|Top
KEY[1] => KEY[1].IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => SW[17].IN1
SRAM_ADDR[0] << Mips:comb_3.addr
SRAM_ADDR[1] << Mips:comb_3.addr
SRAM_ADDR[2] << Mips:comb_3.addr
SRAM_ADDR[3] << Mips:comb_3.addr
SRAM_ADDR[4] << Mips:comb_3.addr
SRAM_ADDR[5] << Mips:comb_3.addr
SRAM_ADDR[6] << Mips:comb_3.addr
SRAM_ADDR[7] << Mips:comb_3.addr
SRAM_ADDR[8] << Mips:comb_3.addr
SRAM_ADDR[9] << Mips:comb_3.addr
SRAM_ADDR[10] << Mips:comb_3.addr
SRAM_ADDR[11] << Mips:comb_3.addr
SRAM_ADDR[12] << Mips:comb_3.addr
SRAM_ADDR[13] << Mips:comb_3.addr
SRAM_ADDR[14] << Mips:comb_3.addr
SRAM_ADDR[15] << Mips:comb_3.addr
SRAM_ADDR[16] << Mips:comb_3.addr
SRAM_ADDR[17] << Mips:comb_3.addr
SRAM_ADDR[18] << Mips:comb_3.addr
SRAM_ADDR[19] << Mips:comb_3.addr
SRAM_WE_N => SRAM_WE_N.IN1
SRAM_DQ[0] << SRAM_DQ[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[1] << SRAM_DQ[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[2] << SRAM_DQ[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[3] << SRAM_DQ[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[4] << SRAM_DQ[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[5] << SRAM_DQ[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[6] << SRAM_DQ[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[7] << SRAM_DQ[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[8] << SRAM_DQ[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[9] << SRAM_DQ[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[10] << SRAM_DQ[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[11] << SRAM_DQ[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[12] << SRAM_DQ[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[13] << SRAM_DQ[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[14] << SRAM_DQ[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[15] << SRAM_DQ[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[16] << SRAM_DQ[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[17] << SRAM_DQ[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[18] << SRAM_DQ[18].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[19] << SRAM_DQ[19].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[20] << SRAM_DQ[20].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[21] << SRAM_DQ[21].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[22] << SRAM_DQ[22].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[23] << SRAM_DQ[23].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[24] << SRAM_DQ[24].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[25] << SRAM_DQ[25].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[26] << SRAM_DQ[26].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[27] << SRAM_DQ[27].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[28] << SRAM_DQ[28].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[29] << SRAM_DQ[29].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[30] << SRAM_DQ[30].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[31] << SRAM_DQ[31].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] << OutConverter:H0.seg
HEX0[1] << OutConverter:H0.seg
HEX0[2] << OutConverter:H0.seg
HEX0[3] << OutConverter:H0.seg
HEX0[4] << OutConverter:H0.seg
HEX0[5] << OutConverter:H0.seg
HEX0[6] << OutConverter:H0.seg
HEX0[7] << OutConverter:H0.seg
HEX1[0] << OutConverter:H1.seg
HEX1[1] << OutConverter:H1.seg
HEX1[2] << OutConverter:H1.seg
HEX1[3] << OutConverter:H1.seg
HEX1[4] << OutConverter:H1.seg
HEX1[5] << OutConverter:H1.seg
HEX1[6] << OutConverter:H1.seg
HEX1[7] << OutConverter:H1.seg
HEX2[0] << OutConverter:H2.seg
HEX2[1] << OutConverter:H2.seg
HEX2[2] << OutConverter:H2.seg
HEX2[3] << OutConverter:H2.seg
HEX2[4] << OutConverter:H2.seg
HEX2[5] << OutConverter:H2.seg
HEX2[6] << OutConverter:H2.seg
HEX2[7] << OutConverter:H2.seg
HEX3[0] << OutConverter:H3.seg
HEX3[1] << OutConverter:H3.seg
HEX3[2] << OutConverter:H3.seg
HEX3[3] << OutConverter:H3.seg
HEX3[4] << OutConverter:H3.seg
HEX3[5] << OutConverter:H3.seg
HEX3[6] << OutConverter:H3.seg
HEX3[7] << OutConverter:H3.seg
HEX4[0] << OutConverter:H4.seg
HEX4[1] << OutConverter:H4.seg
HEX4[2] << OutConverter:H4.seg
HEX4[3] << OutConverter:H4.seg
HEX4[4] << OutConverter:H4.seg
HEX4[5] << OutConverter:H4.seg
HEX4[6] << OutConverter:H4.seg
HEX4[7] << OutConverter:H4.seg
HEX5[0] << OutConverter:H5.seg
HEX5[1] << OutConverter:H5.seg
HEX5[2] << OutConverter:H5.seg
HEX5[3] << OutConverter:H5.seg
HEX5[4] << OutConverter:H5.seg
HEX5[5] << OutConverter:H5.seg
HEX5[6] << OutConverter:H5.seg
HEX5[7] << OutConverter:H5.seg
HEX6[0] << OutConverter:H6.seg
HEX6[1] << OutConverter:H6.seg
HEX6[2] << OutConverter:H6.seg
HEX6[3] << OutConverter:H6.seg
HEX6[4] << OutConverter:H6.seg
HEX6[5] << OutConverter:H6.seg
HEX6[6] << OutConverter:H6.seg
HEX6[7] << OutConverter:H6.seg
HEX7[0] << OutConverter:H7.seg
HEX7[1] << OutConverter:H7.seg
HEX7[2] << OutConverter:H7.seg
HEX7[3] << OutConverter:H7.seg
HEX7[4] << OutConverter:H7.seg
HEX7[5] << OutConverter:H7.seg
HEX7[6] << OutConverter:H7.seg
HEX7[7] << OutConverter:H7.seg
SRAM_OE_N << Mips:comb_3.oute
SRAM_UB_N << Mips:comb_3.hb_mask
SRAM_LB_N << Mips:comb_3.lb_mask
SRAM_CE_N << Mips:comb_3.chip_en


|Top|Mips:comb_3
clock => clock.IN1
reset => reset.IN6
addr[0] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[1] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[2] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[3] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[4] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[5] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[6] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[7] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[8] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[9] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[10] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[11] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[12] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[13] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[14] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[15] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[16] <= MemControler:MEMCONTROLLER.mc_ram_addr
addr[17] <= MemControler:MEMCONTROLLER.mc_ram_addr
data[0] <> MemControler:MEMCONTROLLER.mc_ram_data
data[1] <> MemControler:MEMCONTROLLER.mc_ram_data
data[2] <> MemControler:MEMCONTROLLER.mc_ram_data
data[3] <> MemControler:MEMCONTROLLER.mc_ram_data
data[4] <> MemControler:MEMCONTROLLER.mc_ram_data
data[5] <> MemControler:MEMCONTROLLER.mc_ram_data
data[6] <> MemControler:MEMCONTROLLER.mc_ram_data
data[7] <> MemControler:MEMCONTROLLER.mc_ram_data
data[8] <> MemControler:MEMCONTROLLER.mc_ram_data
data[9] <> MemControler:MEMCONTROLLER.mc_ram_data
data[10] <> MemControler:MEMCONTROLLER.mc_ram_data
data[11] <> MemControler:MEMCONTROLLER.mc_ram_data
data[12] <> MemControler:MEMCONTROLLER.mc_ram_data
data[13] <> MemControler:MEMCONTROLLER.mc_ram_data
data[14] <> MemControler:MEMCONTROLLER.mc_ram_data
data[15] <> MemControler:MEMCONTROLLER.mc_ram_data
wre <= MemControler:MEMCONTROLLER.mc_ram_wre
oute <= <GND>
hb_mask <= <GND>
lb_mask <= <GND>
chip_en <= <GND>
memout[0] <= MemControler:MEMCONTROLLER.mc_if_data
memout[1] <= MemControler:MEMCONTROLLER.mc_if_data
memout[2] <= MemControler:MEMCONTROLLER.mc_if_data
memout[3] <= MemControler:MEMCONTROLLER.mc_if_data
memout[4] <= MemControler:MEMCONTROLLER.mc_if_data
memout[5] <= MemControler:MEMCONTROLLER.mc_if_data
memout[6] <= MemControler:MEMCONTROLLER.mc_if_data
memout[7] <= MemControler:MEMCONTROLLER.mc_if_data
memout[8] <= MemControler:MEMCONTROLLER.mc_if_data
memout[9] <= MemControler:MEMCONTROLLER.mc_if_data
memout[10] <= MemControler:MEMCONTROLLER.mc_if_data
memout[11] <= MemControler:MEMCONTROLLER.mc_if_data
memout[12] <= MemControler:MEMCONTROLLER.mc_if_data
memout[13] <= MemControler:MEMCONTROLLER.mc_if_data
memout[14] <= MemControler:MEMCONTROLLER.mc_if_data
memout[15] <= MemControler:MEMCONTROLLER.mc_if_data
memout[16] <= MemControler:MEMCONTROLLER.mc_if_data
memout[17] <= MemControler:MEMCONTROLLER.mc_if_data
memout[18] <= MemControler:MEMCONTROLLER.mc_if_data
memout[19] <= MemControler:MEMCONTROLLER.mc_if_data
memout[20] <= MemControler:MEMCONTROLLER.mc_if_data
memout[21] <= MemControler:MEMCONTROLLER.mc_if_data
memout[22] <= MemControler:MEMCONTROLLER.mc_if_data
memout[23] <= MemControler:MEMCONTROLLER.mc_if_data
memout[24] <= MemControler:MEMCONTROLLER.mc_if_data
memout[25] <= MemControler:MEMCONTROLLER.mc_if_data
memout[26] <= MemControler:MEMCONTROLLER.mc_if_data
memout[27] <= MemControler:MEMCONTROLLER.mc_if_data
memout[28] <= MemControler:MEMCONTROLLER.mc_if_data
memout[29] <= MemControler:MEMCONTROLLER.mc_if_data
memout[30] <= MemControler:MEMCONTROLLER.mc_if_data
memout[31] <= MemControler:MEMCONTROLLER.mc_if_data
regout[0] <= <GND>
regout[1] <= <GND>
regout[2] <= <GND>
regout[3] <= <GND>
regout[4] <= <GND>
regout[5] <= <GND>
regout[6] <= <GND>
regout[7] <= <GND>
regout[8] <= <GND>
regout[9] <= <GND>
regout[10] <= <GND>
regout[11] <= <GND>
regout[12] <= <GND>
regout[13] <= <GND>
regout[14] <= <GND>
regout[15] <= <GND>
regout[16] <= <GND>
regout[17] <= <GND>
regout[18] <= <GND>
regout[19] <= <GND>
regout[20] <= <GND>
regout[21] <= <GND>
regout[22] <= <GND>
regout[23] <= <GND>
regout[24] <= <GND>
regout[25] <= <GND>
regout[26] <= <GND>
regout[27] <= <GND>
regout[28] <= <GND>
regout[29] <= <GND>
regout[30] <= <GND>
regout[31] <= <GND>
addrout[0] <= <GND>
addrout[1] <= <GND>
addrout[2] <= <GND>
addrout[3] <= <GND>
addrout[4] <= <GND>


|Top|Mips:comb_3|MemControler:MEMCONTROLLER
clock => if_data[0].CLK
clock => if_data[1].CLK
clock => if_data[2].CLK
clock => if_data[3].CLK
clock => if_data[4].CLK
clock => if_data[5].CLK
clock => if_data[6].CLK
clock => if_data[7].CLK
clock => if_data[8].CLK
clock => if_data[9].CLK
clock => if_data[10].CLK
clock => if_data[11].CLK
clock => if_data[12].CLK
clock => if_data[13].CLK
clock => if_data[14].CLK
clock => if_data[15].CLK
clock => ram_data[0].CLK
clock => ram_data[1].CLK
clock => ram_data[2].CLK
clock => ram_data[3].CLK
clock => ram_data[4].CLK
clock => ram_data[5].CLK
clock => ram_data[6].CLK
clock => ram_data[7].CLK
clock => ram_data[8].CLK
clock => ram_data[9].CLK
clock => ram_data[10].CLK
clock => ram_data[11].CLK
clock => ram_data[12].CLK
clock => ram_data[13].CLK
clock => ram_data[14].CLK
clock => ram_data[15].CLK
clock => ram_data[16].CLK
clock => ram_data[17].CLK
clock => ram_data[18].CLK
clock => ram_data[19].CLK
clock => ram_data[20].CLK
clock => ram_data[21].CLK
clock => ram_data[22].CLK
clock => ram_data[23].CLK
clock => ram_data[24].CLK
clock => ram_data[25].CLK
clock => ram_data[26].CLK
clock => ram_data[27].CLK
clock => ram_data[28].CLK
clock => ram_data[29].CLK
clock => ram_data[30].CLK
clock => ram_data[31].CLK
clock => mem_data[0].CLK
clock => mem_data[1].CLK
clock => mem_data[2].CLK
clock => mem_data[3].CLK
clock => mem_data[4].CLK
clock => mem_data[5].CLK
clock => mem_data[6].CLK
clock => mem_data[7].CLK
clock => mem_data[8].CLK
clock => mem_data[9].CLK
clock => mem_data[10].CLK
clock => mem_data[11].CLK
clock => mem_data[12].CLK
clock => mem_data[13].CLK
clock => mem_data[14].CLK
clock => mem_data[15].CLK
clock => counter.CLK
reset => if_data[0].ACLR
reset => if_data[1].ACLR
reset => if_data[2].ACLR
reset => if_data[3].ACLR
reset => if_data[4].ACLR
reset => if_data[5].ACLR
reset => if_data[6].ACLR
reset => if_data[7].ACLR
reset => if_data[8].ACLR
reset => if_data[9].ACLR
reset => if_data[10].ACLR
reset => if_data[11].ACLR
reset => if_data[12].ACLR
reset => if_data[13].ACLR
reset => if_data[14].ACLR
reset => if_data[15].ACLR
reset => ram_data[0].ACLR
reset => ram_data[1].ACLR
reset => ram_data[2].ACLR
reset => ram_data[3].ACLR
reset => ram_data[4].ACLR
reset => ram_data[5].ACLR
reset => ram_data[6].ACLR
reset => ram_data[7].ACLR
reset => ram_data[8].ACLR
reset => ram_data[9].ACLR
reset => ram_data[10].ACLR
reset => ram_data[11].ACLR
reset => ram_data[12].ACLR
reset => ram_data[13].ACLR
reset => ram_data[14].ACLR
reset => ram_data[15].ACLR
reset => ram_data[16].ACLR
reset => ram_data[17].ACLR
reset => ram_data[18].ACLR
reset => ram_data[19].ACLR
reset => ram_data[20].ACLR
reset => ram_data[21].ACLR
reset => ram_data[22].ACLR
reset => ram_data[23].ACLR
reset => ram_data[24].ACLR
reset => ram_data[25].ACLR
reset => ram_data[26].ACLR
reset => ram_data[27].ACLR
reset => ram_data[28].ACLR
reset => ram_data[29].ACLR
reset => ram_data[30].ACLR
reset => ram_data[31].ACLR
reset => mem_data[0].ACLR
reset => mem_data[1].ACLR
reset => mem_data[2].ACLR
reset => mem_data[3].ACLR
reset => mem_data[4].ACLR
reset => mem_data[5].ACLR
reset => mem_data[6].ACLR
reset => mem_data[7].ACLR
reset => mem_data[8].ACLR
reset => mem_data[9].ACLR
reset => mem_data[10].ACLR
reset => mem_data[11].ACLR
reset => mem_data[12].ACLR
reset => mem_data[13].ACLR
reset => mem_data[14].ACLR
reset => mem_data[15].ACLR
reset => counter.ACLR
if_mc_en => always0.IN0
if_mc_addr[0] => ~NO_FANOUT~
if_mc_addr[1] => Add1.IN33
if_mc_addr[2] => Add1.IN32
if_mc_addr[3] => Add1.IN31
if_mc_addr[4] => Add1.IN30
if_mc_addr[5] => Add1.IN29
if_mc_addr[6] => Add1.IN28
if_mc_addr[7] => Add1.IN27
if_mc_addr[8] => Add1.IN26
if_mc_addr[9] => Add1.IN25
if_mc_addr[10] => Add1.IN24
if_mc_addr[11] => Add1.IN23
if_mc_addr[12] => Add1.IN22
if_mc_addr[13] => Add1.IN21
if_mc_addr[14] => Add1.IN20
if_mc_addr[15] => Add1.IN19
if_mc_addr[16] => Add1.IN18
if_mc_addr[17] => Add1.IN17
mc_if_data[0] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[1] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[2] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[3] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[4] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[5] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[6] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[7] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[8] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[9] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[10] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[11] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[12] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[13] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[14] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[15] <= mc_if_data.DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[16] <= if_data[0].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[17] <= if_data[1].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[18] <= if_data[2].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[19] <= if_data[3].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[20] <= if_data[4].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[21] <= if_data[5].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[22] <= if_data[6].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[23] <= if_data[7].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[24] <= if_data[8].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[25] <= if_data[9].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[26] <= if_data[10].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[27] <= if_data[11].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[28] <= if_data[12].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[29] <= if_data[13].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[30] <= if_data[14].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[31] <= if_data[15].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_rw => mem_mc_rw.IN1
mem_mc_en => mem_mc_en.IN1
mem_mc_addr[0] => ~NO_FANOUT~
mem_mc_addr[1] => Add0.IN33
mem_mc_addr[2] => Add0.IN32
mem_mc_addr[3] => Add0.IN31
mem_mc_addr[4] => Add0.IN30
mem_mc_addr[5] => Add0.IN29
mem_mc_addr[6] => Add0.IN28
mem_mc_addr[7] => Add0.IN27
mem_mc_addr[8] => Add0.IN26
mem_mc_addr[9] => Add0.IN25
mem_mc_addr[10] => Add0.IN24
mem_mc_addr[11] => Add0.IN23
mem_mc_addr[12] => Add0.IN22
mem_mc_addr[13] => Add0.IN21
mem_mc_addr[14] => Add0.IN20
mem_mc_addr[15] => Add0.IN19
mem_mc_addr[16] => Add0.IN18
mem_mc_addr[17] => Add0.IN17
mem_mc_data[0] <> mem_mc_data[0]
mem_mc_data[1] <> mem_mc_data[1]
mem_mc_data[2] <> mem_mc_data[2]
mem_mc_data[3] <> mem_mc_data[3]
mem_mc_data[4] <> mem_mc_data[4]
mem_mc_data[5] <> mem_mc_data[5]
mem_mc_data[6] <> mem_mc_data[6]
mem_mc_data[7] <> mem_mc_data[7]
mem_mc_data[8] <> mem_mc_data[8]
mem_mc_data[9] <> mem_mc_data[9]
mem_mc_data[10] <> mem_mc_data[10]
mem_mc_data[11] <> mem_mc_data[11]
mem_mc_data[12] <> mem_mc_data[12]
mem_mc_data[13] <> mem_mc_data[13]
mem_mc_data[14] <> mem_mc_data[14]
mem_mc_data[15] <> mem_mc_data[15]
mem_mc_data[16] <> mem_mc_data[16]
mem_mc_data[17] <> mem_mc_data[17]
mem_mc_data[18] <> mem_mc_data[18]
mem_mc_data[19] <> mem_mc_data[19]
mem_mc_data[20] <> mem_mc_data[20]
mem_mc_data[21] <> mem_mc_data[21]
mem_mc_data[22] <> mem_mc_data[22]
mem_mc_data[23] <> mem_mc_data[23]
mem_mc_data[24] <> mem_mc_data[24]
mem_mc_data[25] <> mem_mc_data[25]
mem_mc_data[26] <> mem_mc_data[26]
mem_mc_data[27] <> mem_mc_data[27]
mem_mc_data[28] <> mem_mc_data[28]
mem_mc_data[29] <> mem_mc_data[29]
mem_mc_data[30] <> mem_mc_data[30]
mem_mc_data[31] <> mem_mc_data[31]
mc_ram_addr[0] <= mc_ram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[1] <= mc_ram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[2] <= mc_ram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[3] <= mc_ram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[4] <= mc_ram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[5] <= mc_ram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[6] <= mc_ram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[7] <= mc_ram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[8] <= mc_ram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[9] <= mc_ram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[10] <= mc_ram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[11] <= mc_ram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[12] <= mc_ram_addr[12].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[13] <= mc_ram_addr[13].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[14] <= mc_ram_addr[14].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[15] <= mc_ram_addr[15].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[16] <= mc_ram_addr[16].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_addr[17] <= mc_ram_addr[17].DB_MAX_OUTPUT_PORT_TYPE
mc_ram_wre <= mc_ram_wre.DB_MAX_OUTPUT_PORT_TYPE
mc_ram_data[0] <> Ram:ram_module.data
mc_ram_data[0] <> mc_ram_data[0]
mc_ram_data[1] <> Ram:ram_module.data
mc_ram_data[1] <> mc_ram_data[1]
mc_ram_data[2] <> Ram:ram_module.data
mc_ram_data[2] <> mc_ram_data[2]
mc_ram_data[3] <> Ram:ram_module.data
mc_ram_data[3] <> mc_ram_data[3]
mc_ram_data[4] <> Ram:ram_module.data
mc_ram_data[4] <> mc_ram_data[4]
mc_ram_data[5] <> Ram:ram_module.data
mc_ram_data[5] <> mc_ram_data[5]
mc_ram_data[6] <> Ram:ram_module.data
mc_ram_data[6] <> mc_ram_data[6]
mc_ram_data[7] <> Ram:ram_module.data
mc_ram_data[7] <> mc_ram_data[7]
mc_ram_data[8] <> Ram:ram_module.data
mc_ram_data[8] <> mc_ram_data[8]
mc_ram_data[9] <> Ram:ram_module.data
mc_ram_data[9] <> mc_ram_data[9]
mc_ram_data[10] <> Ram:ram_module.data
mc_ram_data[10] <> mc_ram_data[10]
mc_ram_data[11] <> Ram:ram_module.data
mc_ram_data[11] <> mc_ram_data[11]
mc_ram_data[12] <> Ram:ram_module.data
mc_ram_data[12] <> mc_ram_data[12]
mc_ram_data[13] <> Ram:ram_module.data
mc_ram_data[13] <> mc_ram_data[13]
mc_ram_data[14] <> Ram:ram_module.data
mc_ram_data[14] <> mc_ram_data[14]
mc_ram_data[15] <> Ram:ram_module.data
mc_ram_data[15] <> mc_ram_data[15]


|Top|Mips:comb_3|MemControler:MEMCONTROLLER|Ram:ram_module
addr[0] => memory.RADDR
addr[0] => memory.WADDR
addr[0] => memory.PORTBRADDR
addr[1] => memory.RADDR1
addr[1] => memory.WADDR1
addr[1] => memory.PORTBRADDR1
addr[2] => memory.RADDR2
addr[2] => memory.WADDR2
addr[2] => memory.PORTBRADDR2
addr[3] => memory.RADDR3
addr[3] => memory.WADDR3
addr[3] => memory.PORTBRADDR3
addr[4] => memory.RADDR4
addr[4] => memory.WADDR4
addr[4] => memory.PORTBRADDR4
addr[5] => memory.RADDR5
addr[5] => memory.WADDR5
addr[5] => memory.PORTBRADDR5
addr[6] => memory.RADDR6
addr[6] => memory.WADDR6
addr[6] => memory.PORTBRADDR6
addr[7] => memory.RADDR7
addr[7] => memory.WADDR7
addr[7] => memory.PORTBRADDR7
addr[8] => memory.RADDR8
addr[8] => memory.WADDR8
addr[8] => memory.PORTBRADDR8
addr[9] => memory.RADDR9
addr[9] => memory.WADDR9
addr[9] => memory.PORTBRADDR9
addr[10] => memory.RADDR10
addr[10] => memory.WADDR10
addr[10] => memory.PORTBRADDR10
addr[11] => memory.RADDR11
addr[11] => memory.WADDR11
addr[11] => memory.PORTBRADDR11
addr[12] => memory.RADDR12
addr[12] => memory.WADDR12
addr[12] => memory.PORTBRADDR12
addr[13] => memory.RADDR13
addr[13] => memory.WADDR13
addr[13] => memory.PORTBRADDR13
addr[14] => memory.RADDR14
addr[14] => memory.WADDR14
addr[14] => memory.PORTBRADDR14
addr[15] => memory.RADDR15
addr[15] => memory.WADDR15
addr[15] => memory.PORTBRADDR15
addr[16] => memory.RADDR16
addr[16] => memory.WADDR16
addr[16] => memory.PORTBRADDR16
addr[17] => memory.RADDR17
addr[17] => memory.WADDR17
addr[17] => memory.PORTBRADDR17
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
data[8] <> data[8]
data[9] <> data[9]
data[10] <> data[10]
data[11] <> data[11]
data[12] <> data[12]
data[13] <> data[13]
data[14] <> data[14]
data[15] <> data[15]
wre => always0.IN0
oute => data.IN0
hb_mask => memory.data_a[15].OUTPUTSELECT
hb_mask => memory.data_a[14].OUTPUTSELECT
hb_mask => memory.data_a[13].OUTPUTSELECT
hb_mask => memory.data_a[12].OUTPUTSELECT
hb_mask => memory.data_a[11].OUTPUTSELECT
hb_mask => memory.data_a[10].OUTPUTSELECT
hb_mask => memory.data_a[9].OUTPUTSELECT
hb_mask => memory.data_a[8].OUTPUTSELECT
hb_mask => data.IN1
lb_mask => memory.data_a[7].OUTPUTSELECT
lb_mask => memory.data_a[6].OUTPUTSELECT
lb_mask => memory.data_a[5].OUTPUTSELECT
lb_mask => memory.data_a[4].OUTPUTSELECT
lb_mask => memory.data_a[3].OUTPUTSELECT
lb_mask => memory.data_a[2].OUTPUTSELECT
lb_mask => memory.data_a[1].OUTPUTSELECT
lb_mask => memory.data_a[0].OUTPUTSELECT
lb_mask => data.IN1
chip_en => data.IN1
chip_en => always0.IN1


|Top|Mips:comb_3|Fetch:FETCH
clock => if_id_instruc[0]~reg0.CLK
clock => if_id_instruc[1]~reg0.CLK
clock => if_id_instruc[2]~reg0.CLK
clock => if_id_instruc[3]~reg0.CLK
clock => if_id_instruc[4]~reg0.CLK
clock => if_id_instruc[5]~reg0.CLK
clock => if_id_instruc[6]~reg0.CLK
clock => if_id_instruc[7]~reg0.CLK
clock => if_id_instruc[8]~reg0.CLK
clock => if_id_instruc[9]~reg0.CLK
clock => if_id_instruc[10]~reg0.CLK
clock => if_id_instruc[11]~reg0.CLK
clock => if_id_instruc[12]~reg0.CLK
clock => if_id_instruc[13]~reg0.CLK
clock => if_id_instruc[14]~reg0.CLK
clock => if_id_instruc[15]~reg0.CLK
clock => if_id_instruc[16]~reg0.CLK
clock => if_id_instruc[17]~reg0.CLK
clock => if_id_instruc[18]~reg0.CLK
clock => if_id_instruc[19]~reg0.CLK
clock => if_id_instruc[20]~reg0.CLK
clock => if_id_instruc[21]~reg0.CLK
clock => if_id_instruc[22]~reg0.CLK
clock => if_id_instruc[23]~reg0.CLK
clock => if_id_instruc[24]~reg0.CLK
clock => if_id_instruc[25]~reg0.CLK
clock => if_id_instruc[26]~reg0.CLK
clock => if_id_instruc[27]~reg0.CLK
clock => if_id_instruc[28]~reg0.CLK
clock => if_id_instruc[29]~reg0.CLK
clock => if_id_instruc[30]~reg0.CLK
clock => if_id_instruc[31]~reg0.CLK
clock => if_id_nextpc[0]~reg0.CLK
clock => if_id_nextpc[1]~reg0.CLK
clock => if_id_nextpc[2]~reg0.CLK
clock => if_id_nextpc[3]~reg0.CLK
clock => if_id_nextpc[4]~reg0.CLK
clock => if_id_nextpc[5]~reg0.CLK
clock => if_id_nextpc[6]~reg0.CLK
clock => if_id_nextpc[7]~reg0.CLK
clock => if_id_nextpc[8]~reg0.CLK
clock => if_id_nextpc[9]~reg0.CLK
clock => if_id_nextpc[10]~reg0.CLK
clock => if_id_nextpc[11]~reg0.CLK
clock => if_id_nextpc[12]~reg0.CLK
clock => if_id_nextpc[13]~reg0.CLK
clock => if_id_nextpc[14]~reg0.CLK
clock => if_id_nextpc[15]~reg0.CLK
clock => if_id_nextpc[16]~reg0.CLK
clock => if_id_nextpc[17]~reg0.CLK
clock => if_id_nextpc[18]~reg0.CLK
clock => if_id_nextpc[19]~reg0.CLK
clock => if_id_nextpc[20]~reg0.CLK
clock => if_id_nextpc[21]~reg0.CLK
clock => if_id_nextpc[22]~reg0.CLK
clock => if_id_nextpc[23]~reg0.CLK
clock => if_id_nextpc[24]~reg0.CLK
clock => if_id_nextpc[25]~reg0.CLK
clock => if_id_nextpc[26]~reg0.CLK
clock => if_id_nextpc[27]~reg0.CLK
clock => if_id_nextpc[28]~reg0.CLK
clock => if_id_nextpc[29]~reg0.CLK
clock => if_id_nextpc[30]~reg0.CLK
clock => if_id_nextpc[31]~reg0.CLK
clock => if_mc_en~reg0.CLK
clock => pc_anterior[0].CLK
clock => pc_anterior[1].CLK
clock => pc_anterior[2].CLK
clock => pc_anterior[3].CLK
clock => pc_anterior[4].CLK
clock => pc_anterior[5].CLK
clock => pc_anterior[6].CLK
clock => pc_anterior[7].CLK
clock => pc_anterior[8].CLK
clock => pc_anterior[9].CLK
clock => pc_anterior[10].CLK
clock => pc_anterior[11].CLK
clock => pc_anterior[12].CLK
clock => pc_anterior[13].CLK
clock => pc_anterior[14].CLK
clock => pc_anterior[15].CLK
clock => pc_anterior[16].CLK
clock => pc_anterior[17].CLK
clock => pc_anterior[18].CLK
clock => pc_anterior[19].CLK
clock => pc_anterior[20].CLK
clock => pc_anterior[21].CLK
clock => pc_anterior[22].CLK
clock => pc_anterior[23].CLK
clock => pc_anterior[24].CLK
clock => pc_anterior[25].CLK
clock => pc_anterior[26].CLK
clock => pc_anterior[27].CLK
clock => pc_anterior[28].CLK
clock => pc_anterior[29].CLK
clock => pc_anterior[30].CLK
clock => pc_anterior[31].CLK
clock => pc[0].CLK
clock => pc[1].CLK
clock => pc[2].CLK
clock => pc[3].CLK
clock => pc[4].CLK
clock => pc[5].CLK
clock => pc[6].CLK
clock => pc[7].CLK
clock => pc[8].CLK
clock => pc[9].CLK
clock => pc[10].CLK
clock => pc[11].CLK
clock => pc[12].CLK
clock => pc[13].CLK
clock => pc[14].CLK
clock => pc[15].CLK
clock => pc[16].CLK
clock => pc[17].CLK
clock => pc[18].CLK
clock => pc[19].CLK
clock => pc[20].CLK
clock => pc[21].CLK
clock => pc[22].CLK
clock => pc[23].CLK
clock => pc[24].CLK
clock => pc[25].CLK
clock => pc[26].CLK
clock => pc[27].CLK
clock => pc[28].CLK
clock => pc[29].CLK
clock => pc[30].CLK
clock => pc[31].CLK
reset => if_id_instruc[0]~reg0.ACLR
reset => if_id_instruc[1]~reg0.ACLR
reset => if_id_instruc[2]~reg0.ACLR
reset => if_id_instruc[3]~reg0.ACLR
reset => if_id_instruc[4]~reg0.ACLR
reset => if_id_instruc[5]~reg0.ACLR
reset => if_id_instruc[6]~reg0.ACLR
reset => if_id_instruc[7]~reg0.ACLR
reset => if_id_instruc[8]~reg0.ACLR
reset => if_id_instruc[9]~reg0.ACLR
reset => if_id_instruc[10]~reg0.ACLR
reset => if_id_instruc[11]~reg0.ACLR
reset => if_id_instruc[12]~reg0.ACLR
reset => if_id_instruc[13]~reg0.ACLR
reset => if_id_instruc[14]~reg0.ACLR
reset => if_id_instruc[15]~reg0.ACLR
reset => if_id_instruc[16]~reg0.ACLR
reset => if_id_instruc[17]~reg0.ACLR
reset => if_id_instruc[18]~reg0.ACLR
reset => if_id_instruc[19]~reg0.ACLR
reset => if_id_instruc[20]~reg0.ACLR
reset => if_id_instruc[21]~reg0.ACLR
reset => if_id_instruc[22]~reg0.ACLR
reset => if_id_instruc[23]~reg0.ACLR
reset => if_id_instruc[24]~reg0.ACLR
reset => if_id_instruc[25]~reg0.ACLR
reset => if_id_instruc[26]~reg0.ACLR
reset => if_id_instruc[27]~reg0.ACLR
reset => if_id_instruc[28]~reg0.ACLR
reset => if_id_instruc[29]~reg0.ACLR
reset => if_id_instruc[30]~reg0.ACLR
reset => if_id_instruc[31]~reg0.ACLR
reset => if_id_nextpc[0]~reg0.ACLR
reset => if_id_nextpc[1]~reg0.ACLR
reset => if_id_nextpc[2]~reg0.ACLR
reset => if_id_nextpc[3]~reg0.ACLR
reset => if_id_nextpc[4]~reg0.ACLR
reset => if_id_nextpc[5]~reg0.ACLR
reset => if_id_nextpc[6]~reg0.ACLR
reset => if_id_nextpc[7]~reg0.ACLR
reset => if_id_nextpc[8]~reg0.ACLR
reset => if_id_nextpc[9]~reg0.ACLR
reset => if_id_nextpc[10]~reg0.ACLR
reset => if_id_nextpc[11]~reg0.ACLR
reset => if_id_nextpc[12]~reg0.ACLR
reset => if_id_nextpc[13]~reg0.ACLR
reset => if_id_nextpc[14]~reg0.ACLR
reset => if_id_nextpc[15]~reg0.ACLR
reset => if_id_nextpc[16]~reg0.ACLR
reset => if_id_nextpc[17]~reg0.ACLR
reset => if_id_nextpc[18]~reg0.ACLR
reset => if_id_nextpc[19]~reg0.ACLR
reset => if_id_nextpc[20]~reg0.ACLR
reset => if_id_nextpc[21]~reg0.ACLR
reset => if_id_nextpc[22]~reg0.ACLR
reset => if_id_nextpc[23]~reg0.ACLR
reset => if_id_nextpc[24]~reg0.ACLR
reset => if_id_nextpc[25]~reg0.ACLR
reset => if_id_nextpc[26]~reg0.ACLR
reset => if_id_nextpc[27]~reg0.ACLR
reset => if_id_nextpc[28]~reg0.ACLR
reset => if_id_nextpc[29]~reg0.ACLR
reset => if_id_nextpc[30]~reg0.ACLR
reset => if_id_nextpc[31]~reg0.ACLR
reset => if_mc_en~reg0.ACLR
reset => pc_anterior[0].ACLR
reset => pc_anterior[1].ACLR
reset => pc_anterior[2].ACLR
reset => pc_anterior[3].ACLR
reset => pc_anterior[4].ACLR
reset => pc_anterior[5].ACLR
reset => pc_anterior[6].ACLR
reset => pc_anterior[7].ACLR
reset => pc_anterior[8].ACLR
reset => pc_anterior[9].ACLR
reset => pc_anterior[10].ACLR
reset => pc_anterior[11].ACLR
reset => pc_anterior[12].ACLR
reset => pc_anterior[13].ACLR
reset => pc_anterior[14].ACLR
reset => pc_anterior[15].ACLR
reset => pc_anterior[16].ACLR
reset => pc_anterior[17].ACLR
reset => pc_anterior[18].ACLR
reset => pc_anterior[19].ACLR
reset => pc_anterior[20].ACLR
reset => pc_anterior[21].ACLR
reset => pc_anterior[22].ACLR
reset => pc_anterior[23].ACLR
reset => pc_anterior[24].ACLR
reset => pc_anterior[25].ACLR
reset => pc_anterior[26].ACLR
reset => pc_anterior[27].ACLR
reset => pc_anterior[28].ACLR
reset => pc_anterior[29].ACLR
reset => pc_anterior[30].ACLR
reset => pc_anterior[31].ACLR
reset => pc[0].ACLR
reset => pc[1].ACLR
reset => pc[2].ACLR
reset => pc[3].ACLR
reset => pc[4].ACLR
reset => pc[5].ACLR
reset => pc[6].ACLR
reset => pc[7].ACLR
reset => pc[8].ACLR
reset => pc[9].ACLR
reset => pc[10].ACLR
reset => pc[11].ACLR
reset => pc[12].ACLR
reset => pc[13].ACLR
reset => pc[14].ACLR
reset => pc[15].ACLR
reset => pc[16].ACLR
reset => pc[17].ACLR
reset => pc[18].ACLR
reset => pc[19].ACLR
reset => pc[20].ACLR
reset => pc[21].ACLR
reset => pc[22].ACLR
reset => pc[23].ACLR
reset => pc[24].ACLR
reset => pc[25].ACLR
reset => pc[26].ACLR
reset => pc[27].ACLR
reset => pc[28].ACLR
reset => pc[29].ACLR
reset => pc[30].ACLR
reset => pc[31].ACLR
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_instruc[0]~reg0.ENA
ex_if_stall => pc[31].ENA
ex_if_stall => pc[30].ENA
ex_if_stall => pc[29].ENA
ex_if_stall => pc[28].ENA
ex_if_stall => pc[27].ENA
ex_if_stall => pc[26].ENA
ex_if_stall => pc[25].ENA
ex_if_stall => pc[24].ENA
ex_if_stall => pc[23].ENA
ex_if_stall => pc[22].ENA
ex_if_stall => pc[21].ENA
ex_if_stall => pc[20].ENA
ex_if_stall => pc[19].ENA
ex_if_stall => pc[18].ENA
ex_if_stall => pc[17].ENA
ex_if_stall => pc[16].ENA
ex_if_stall => pc[15].ENA
ex_if_stall => pc[14].ENA
ex_if_stall => pc[13].ENA
ex_if_stall => pc[12].ENA
ex_if_stall => pc[11].ENA
ex_if_stall => pc[10].ENA
ex_if_stall => pc[9].ENA
ex_if_stall => pc[8].ENA
ex_if_stall => pc[7].ENA
ex_if_stall => pc[6].ENA
ex_if_stall => pc[5].ENA
ex_if_stall => pc[4].ENA
ex_if_stall => pc[3].ENA
ex_if_stall => pc[2].ENA
ex_if_stall => pc[1].ENA
ex_if_stall => pc[0].ENA
ex_if_stall => if_mc_en~reg0.ENA
ex_if_stall => if_id_instruc[31]~reg0.ENA
ex_if_stall => if_id_instruc[30]~reg0.ENA
ex_if_stall => if_id_instruc[29]~reg0.ENA
ex_if_stall => if_id_instruc[28]~reg0.ENA
ex_if_stall => if_id_instruc[27]~reg0.ENA
ex_if_stall => if_id_instruc[26]~reg0.ENA
ex_if_stall => if_id_instruc[25]~reg0.ENA
ex_if_stall => if_id_instruc[24]~reg0.ENA
ex_if_stall => if_id_instruc[23]~reg0.ENA
ex_if_stall => if_id_instruc[22]~reg0.ENA
ex_if_stall => if_id_instruc[21]~reg0.ENA
ex_if_stall => if_id_instruc[20]~reg0.ENA
ex_if_stall => if_id_instruc[19]~reg0.ENA
ex_if_stall => if_id_instruc[18]~reg0.ENA
ex_if_stall => if_id_instruc[17]~reg0.ENA
ex_if_stall => if_id_instruc[16]~reg0.ENA
ex_if_stall => if_id_instruc[15]~reg0.ENA
ex_if_stall => if_id_instruc[14]~reg0.ENA
ex_if_stall => if_id_instruc[13]~reg0.ENA
ex_if_stall => if_id_instruc[12]~reg0.ENA
ex_if_stall => if_id_instruc[11]~reg0.ENA
ex_if_stall => if_id_instruc[10]~reg0.ENA
ex_if_stall => if_id_instruc[9]~reg0.ENA
ex_if_stall => if_id_instruc[8]~reg0.ENA
ex_if_stall => if_id_instruc[7]~reg0.ENA
ex_if_stall => if_id_instruc[6]~reg0.ENA
ex_if_stall => if_id_instruc[5]~reg0.ENA
ex_if_stall => if_id_instruc[4]~reg0.ENA
ex_if_stall => if_id_instruc[3]~reg0.ENA
ex_if_stall => if_id_instruc[2]~reg0.ENA
ex_if_stall => if_id_instruc[1]~reg0.ENA
if_id_nextpc[0] <= if_id_nextpc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[1] <= if_id_nextpc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[2] <= if_id_nextpc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[3] <= if_id_nextpc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[4] <= if_id_nextpc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[5] <= if_id_nextpc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[6] <= if_id_nextpc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[7] <= if_id_nextpc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[8] <= if_id_nextpc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[9] <= if_id_nextpc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[10] <= if_id_nextpc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[11] <= if_id_nextpc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[12] <= if_id_nextpc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[13] <= if_id_nextpc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[14] <= if_id_nextpc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[15] <= if_id_nextpc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[16] <= if_id_nextpc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[17] <= if_id_nextpc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[18] <= if_id_nextpc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[19] <= if_id_nextpc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[20] <= if_id_nextpc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[21] <= if_id_nextpc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[22] <= if_id_nextpc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[23] <= if_id_nextpc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[24] <= if_id_nextpc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[25] <= if_id_nextpc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[26] <= if_id_nextpc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[27] <= if_id_nextpc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[28] <= if_id_nextpc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[29] <= if_id_nextpc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[30] <= if_id_nextpc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[31] <= if_id_nextpc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[0] <= if_id_instruc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[1] <= if_id_instruc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[2] <= if_id_instruc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[3] <= if_id_instruc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[4] <= if_id_instruc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[5] <= if_id_instruc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[6] <= if_id_instruc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[7] <= if_id_instruc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[8] <= if_id_instruc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[9] <= if_id_instruc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[10] <= if_id_instruc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[11] <= if_id_instruc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[12] <= if_id_instruc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[13] <= if_id_instruc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[14] <= if_id_instruc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[15] <= if_id_instruc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[16] <= if_id_instruc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[17] <= if_id_instruc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[18] <= if_id_instruc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[19] <= if_id_instruc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[20] <= if_id_instruc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[21] <= if_id_instruc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[22] <= if_id_instruc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[23] <= if_id_instruc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[24] <= if_id_instruc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[25] <= if_id_instruc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[26] <= if_id_instruc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[27] <= if_id_instruc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[28] <= if_id_instruc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[29] <= if_id_instruc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[30] <= if_id_instruc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[31] <= if_id_instruc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_if_selpcsource => Decoder0.IN0
id_if_rega[0] => Mux31.IN1
id_if_rega[1] => Mux30.IN1
id_if_rega[2] => Mux29.IN1
id_if_rega[3] => Mux28.IN1
id_if_rega[4] => Mux27.IN1
id_if_rega[5] => Mux26.IN1
id_if_rega[6] => Mux25.IN1
id_if_rega[7] => Mux24.IN1
id_if_rega[8] => Mux23.IN1
id_if_rega[9] => Mux22.IN1
id_if_rega[10] => Mux21.IN1
id_if_rega[11] => Mux20.IN1
id_if_rega[12] => Mux19.IN1
id_if_rega[13] => Mux18.IN1
id_if_rega[14] => Mux17.IN1
id_if_rega[15] => Mux16.IN1
id_if_rega[16] => Mux15.IN1
id_if_rega[17] => Mux14.IN1
id_if_rega[18] => Mux13.IN1
id_if_rega[19] => Mux12.IN1
id_if_rega[20] => Mux11.IN1
id_if_rega[21] => Mux10.IN1
id_if_rega[22] => Mux9.IN1
id_if_rega[23] => Mux8.IN1
id_if_rega[24] => Mux7.IN1
id_if_rega[25] => Mux6.IN1
id_if_rega[26] => Mux5.IN1
id_if_rega[27] => Mux4.IN1
id_if_rega[28] => Mux3.IN1
id_if_rega[29] => Mux2.IN1
id_if_rega[30] => Mux1.IN1
id_if_rega[31] => Mux0.IN1
id_if_pcimd2ext[0] => Mux31.IN2
id_if_pcimd2ext[1] => Mux30.IN2
id_if_pcimd2ext[2] => Mux29.IN2
id_if_pcimd2ext[3] => Mux28.IN2
id_if_pcimd2ext[4] => Mux27.IN2
id_if_pcimd2ext[5] => Mux26.IN2
id_if_pcimd2ext[6] => Mux25.IN2
id_if_pcimd2ext[7] => Mux24.IN2
id_if_pcimd2ext[8] => Mux23.IN2
id_if_pcimd2ext[9] => Mux22.IN2
id_if_pcimd2ext[10] => Mux21.IN2
id_if_pcimd2ext[11] => Mux20.IN2
id_if_pcimd2ext[12] => Mux19.IN2
id_if_pcimd2ext[13] => Mux18.IN2
id_if_pcimd2ext[14] => Mux17.IN2
id_if_pcimd2ext[15] => Mux16.IN2
id_if_pcimd2ext[16] => Mux15.IN2
id_if_pcimd2ext[17] => Mux14.IN2
id_if_pcimd2ext[18] => Mux13.IN2
id_if_pcimd2ext[19] => Mux12.IN2
id_if_pcimd2ext[20] => Mux11.IN2
id_if_pcimd2ext[21] => Mux10.IN2
id_if_pcimd2ext[22] => Mux9.IN2
id_if_pcimd2ext[23] => Mux8.IN2
id_if_pcimd2ext[24] => Mux7.IN2
id_if_pcimd2ext[25] => Mux6.IN2
id_if_pcimd2ext[26] => Mux5.IN2
id_if_pcimd2ext[27] => Mux4.IN2
id_if_pcimd2ext[28] => Mux3.IN2
id_if_pcimd2ext[29] => Mux2.IN2
id_if_pcimd2ext[30] => Mux1.IN2
id_if_pcimd2ext[31] => Mux0.IN2
id_if_pcindex[0] => Mux31.IN3
id_if_pcindex[1] => Mux30.IN3
id_if_pcindex[2] => Mux29.IN3
id_if_pcindex[3] => Mux28.IN3
id_if_pcindex[4] => Mux27.IN3
id_if_pcindex[5] => Mux26.IN3
id_if_pcindex[6] => Mux25.IN3
id_if_pcindex[7] => Mux24.IN3
id_if_pcindex[8] => Mux23.IN3
id_if_pcindex[9] => Mux22.IN3
id_if_pcindex[10] => Mux21.IN3
id_if_pcindex[11] => Mux20.IN3
id_if_pcindex[12] => Mux19.IN3
id_if_pcindex[13] => Mux18.IN3
id_if_pcindex[14] => Mux17.IN3
id_if_pcindex[15] => Mux16.IN3
id_if_pcindex[16] => Mux15.IN3
id_if_pcindex[17] => Mux14.IN3
id_if_pcindex[18] => Mux13.IN3
id_if_pcindex[19] => Mux12.IN3
id_if_pcindex[20] => Mux11.IN3
id_if_pcindex[21] => Mux10.IN3
id_if_pcindex[22] => Mux9.IN3
id_if_pcindex[23] => Mux8.IN3
id_if_pcindex[24] => Mux7.IN3
id_if_pcindex[25] => Mux6.IN3
id_if_pcindex[26] => Mux5.IN3
id_if_pcindex[27] => Mux4.IN3
id_if_pcindex[28] => Mux3.IN3
id_if_pcindex[29] => Mux2.IN3
id_if_pcindex[30] => Mux1.IN3
id_if_pcindex[31] => Mux0.IN3
id_if_selpctype[0] => Mux0.IN5
id_if_selpctype[0] => Mux1.IN5
id_if_selpctype[0] => Mux2.IN5
id_if_selpctype[0] => Mux3.IN5
id_if_selpctype[0] => Mux4.IN5
id_if_selpctype[0] => Mux5.IN5
id_if_selpctype[0] => Mux6.IN5
id_if_selpctype[0] => Mux7.IN5
id_if_selpctype[0] => Mux8.IN5
id_if_selpctype[0] => Mux9.IN5
id_if_selpctype[0] => Mux10.IN5
id_if_selpctype[0] => Mux11.IN5
id_if_selpctype[0] => Mux12.IN5
id_if_selpctype[0] => Mux13.IN5
id_if_selpctype[0] => Mux14.IN5
id_if_selpctype[0] => Mux15.IN5
id_if_selpctype[0] => Mux16.IN5
id_if_selpctype[0] => Mux17.IN5
id_if_selpctype[0] => Mux18.IN5
id_if_selpctype[0] => Mux19.IN5
id_if_selpctype[0] => Mux20.IN5
id_if_selpctype[0] => Mux21.IN5
id_if_selpctype[0] => Mux22.IN5
id_if_selpctype[0] => Mux23.IN5
id_if_selpctype[0] => Mux24.IN5
id_if_selpctype[0] => Mux25.IN5
id_if_selpctype[0] => Mux26.IN5
id_if_selpctype[0] => Mux27.IN5
id_if_selpctype[0] => Mux28.IN5
id_if_selpctype[0] => Mux29.IN5
id_if_selpctype[0] => Mux30.IN5
id_if_selpctype[0] => Mux31.IN5
id_if_selpctype[1] => Mux0.IN4
id_if_selpctype[1] => Mux1.IN4
id_if_selpctype[1] => Mux2.IN4
id_if_selpctype[1] => Mux3.IN4
id_if_selpctype[1] => Mux4.IN4
id_if_selpctype[1] => Mux5.IN4
id_if_selpctype[1] => Mux6.IN4
id_if_selpctype[1] => Mux7.IN4
id_if_selpctype[1] => Mux8.IN4
id_if_selpctype[1] => Mux9.IN4
id_if_selpctype[1] => Mux10.IN4
id_if_selpctype[1] => Mux11.IN4
id_if_selpctype[1] => Mux12.IN4
id_if_selpctype[1] => Mux13.IN4
id_if_selpctype[1] => Mux14.IN4
id_if_selpctype[1] => Mux15.IN4
id_if_selpctype[1] => Mux16.IN4
id_if_selpctype[1] => Mux17.IN4
id_if_selpctype[1] => Mux18.IN4
id_if_selpctype[1] => Mux19.IN4
id_if_selpctype[1] => Mux20.IN4
id_if_selpctype[1] => Mux21.IN4
id_if_selpctype[1] => Mux22.IN4
id_if_selpctype[1] => Mux23.IN4
id_if_selpctype[1] => Mux24.IN4
id_if_selpctype[1] => Mux25.IN4
id_if_selpctype[1] => Mux26.IN4
id_if_selpctype[1] => Mux27.IN4
id_if_selpctype[1] => Mux28.IN4
id_if_selpctype[1] => Mux29.IN4
id_if_selpctype[1] => Mux30.IN4
id_if_selpctype[1] => Mux31.IN4
if_mc_en <= if_mc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[0] => ~NO_FANOUT~
mc_if_data[1] => ~NO_FANOUT~
mc_if_data[2] => ~NO_FANOUT~
mc_if_data[3] => ~NO_FANOUT~
mc_if_data[4] => ~NO_FANOUT~
mc_if_data[5] => ~NO_FANOUT~
mc_if_data[6] => ~NO_FANOUT~
mc_if_data[7] => ~NO_FANOUT~
mc_if_data[8] => ~NO_FANOUT~
mc_if_data[9] => ~NO_FANOUT~
mc_if_data[10] => ~NO_FANOUT~
mc_if_data[11] => ~NO_FANOUT~
mc_if_data[12] => ~NO_FANOUT~
mc_if_data[13] => ~NO_FANOUT~
mc_if_data[14] => ~NO_FANOUT~
mc_if_data[15] => ~NO_FANOUT~
mc_if_data[16] => ~NO_FANOUT~
mc_if_data[17] => ~NO_FANOUT~
mc_if_data[18] => ~NO_FANOUT~
mc_if_data[19] => ~NO_FANOUT~
mc_if_data[20] => ~NO_FANOUT~
mc_if_data[21] => ~NO_FANOUT~
mc_if_data[22] => ~NO_FANOUT~
mc_if_data[23] => ~NO_FANOUT~
mc_if_data[24] => ~NO_FANOUT~
mc_if_data[25] => ~NO_FANOUT~
mc_if_data[26] => ~NO_FANOUT~
mc_if_data[27] => ~NO_FANOUT~
mc_if_data[28] => ~NO_FANOUT~
mc_if_data[29] => ~NO_FANOUT~
mc_if_data[30] => ~NO_FANOUT~
mc_if_data[31] => ~NO_FANOUT~


|Top|Mips:comb_3|Memory:MEMORY
clock => mem_wb_wbvalue[0]~reg0.CLK
clock => mem_wb_wbvalue[1]~reg0.CLK
clock => mem_wb_wbvalue[2]~reg0.CLK
clock => mem_wb_wbvalue[3]~reg0.CLK
clock => mem_wb_wbvalue[4]~reg0.CLK
clock => mem_wb_wbvalue[5]~reg0.CLK
clock => mem_wb_wbvalue[6]~reg0.CLK
clock => mem_wb_wbvalue[7]~reg0.CLK
clock => mem_wb_wbvalue[8]~reg0.CLK
clock => mem_wb_wbvalue[9]~reg0.CLK
clock => mem_wb_wbvalue[10]~reg0.CLK
clock => mem_wb_wbvalue[11]~reg0.CLK
clock => mem_wb_wbvalue[12]~reg0.CLK
clock => mem_wb_wbvalue[13]~reg0.CLK
clock => mem_wb_wbvalue[14]~reg0.CLK
clock => mem_wb_wbvalue[15]~reg0.CLK
clock => mem_wb_wbvalue[16]~reg0.CLK
clock => mem_wb_wbvalue[17]~reg0.CLK
clock => mem_wb_wbvalue[18]~reg0.CLK
clock => mem_wb_wbvalue[19]~reg0.CLK
clock => mem_wb_wbvalue[20]~reg0.CLK
clock => mem_wb_wbvalue[21]~reg0.CLK
clock => mem_wb_wbvalue[22]~reg0.CLK
clock => mem_wb_wbvalue[23]~reg0.CLK
clock => mem_wb_wbvalue[24]~reg0.CLK
clock => mem_wb_wbvalue[25]~reg0.CLK
clock => mem_wb_wbvalue[26]~reg0.CLK
clock => mem_wb_wbvalue[27]~reg0.CLK
clock => mem_wb_wbvalue[28]~reg0.CLK
clock => mem_wb_wbvalue[29]~reg0.CLK
clock => mem_wb_wbvalue[30]~reg0.CLK
clock => mem_wb_wbvalue[31]~reg0.CLK
clock => mem_wb_writereg~reg0.CLK
clock => mem_wb_regdest[0]~reg0.CLK
clock => mem_wb_regdest[1]~reg0.CLK
clock => mem_wb_regdest[2]~reg0.CLK
clock => mem_wb_regdest[3]~reg0.CLK
clock => mem_wb_regdest[4]~reg0.CLK
reset => mem_wb_wbvalue[0]~reg0.ACLR
reset => mem_wb_wbvalue[1]~reg0.ACLR
reset => mem_wb_wbvalue[2]~reg0.ACLR
reset => mem_wb_wbvalue[3]~reg0.ACLR
reset => mem_wb_wbvalue[4]~reg0.ACLR
reset => mem_wb_wbvalue[5]~reg0.ACLR
reset => mem_wb_wbvalue[6]~reg0.ACLR
reset => mem_wb_wbvalue[7]~reg0.ACLR
reset => mem_wb_wbvalue[8]~reg0.ACLR
reset => mem_wb_wbvalue[9]~reg0.ACLR
reset => mem_wb_wbvalue[10]~reg0.ACLR
reset => mem_wb_wbvalue[11]~reg0.ACLR
reset => mem_wb_wbvalue[12]~reg0.ACLR
reset => mem_wb_wbvalue[13]~reg0.ACLR
reset => mem_wb_wbvalue[14]~reg0.ACLR
reset => mem_wb_wbvalue[15]~reg0.ACLR
reset => mem_wb_wbvalue[16]~reg0.ACLR
reset => mem_wb_wbvalue[17]~reg0.ACLR
reset => mem_wb_wbvalue[18]~reg0.ACLR
reset => mem_wb_wbvalue[19]~reg0.ACLR
reset => mem_wb_wbvalue[20]~reg0.ACLR
reset => mem_wb_wbvalue[21]~reg0.ACLR
reset => mem_wb_wbvalue[22]~reg0.ACLR
reset => mem_wb_wbvalue[23]~reg0.ACLR
reset => mem_wb_wbvalue[24]~reg0.ACLR
reset => mem_wb_wbvalue[25]~reg0.ACLR
reset => mem_wb_wbvalue[26]~reg0.ACLR
reset => mem_wb_wbvalue[27]~reg0.ACLR
reset => mem_wb_wbvalue[28]~reg0.ACLR
reset => mem_wb_wbvalue[29]~reg0.ACLR
reset => mem_wb_wbvalue[30]~reg0.ACLR
reset => mem_wb_wbvalue[31]~reg0.ACLR
reset => mem_wb_writereg~reg0.ACLR
reset => mem_wb_regdest[0]~reg0.ACLR
reset => mem_wb_regdest[1]~reg0.ACLR
reset => mem_wb_regdest[2]~reg0.ACLR
reset => mem_wb_regdest[3]~reg0.ACLR
reset => mem_wb_regdest[4]~reg0.ACLR
ex_mem_readmem => mem_mc_en.IN0
ex_mem_readmem => mem_mc_rw.IN0
ex_mem_writemem => mem_mc_rw.IN1
ex_mem_writemem => mem_mc_en.IN1
ex_mem_regb[0] => mem_mc_data[0].DATAIN
ex_mem_regb[1] => mem_mc_data[1].DATAIN
ex_mem_regb[2] => mem_mc_data[2].DATAIN
ex_mem_regb[3] => mem_mc_data[3].DATAIN
ex_mem_regb[4] => mem_mc_data[4].DATAIN
ex_mem_regb[5] => mem_mc_data[5].DATAIN
ex_mem_regb[6] => mem_mc_data[6].DATAIN
ex_mem_regb[7] => mem_mc_data[7].DATAIN
ex_mem_regb[8] => mem_mc_data[8].DATAIN
ex_mem_regb[9] => mem_mc_data[9].DATAIN
ex_mem_regb[10] => mem_mc_data[10].DATAIN
ex_mem_regb[11] => mem_mc_data[11].DATAIN
ex_mem_regb[12] => mem_mc_data[12].DATAIN
ex_mem_regb[13] => mem_mc_data[13].DATAIN
ex_mem_regb[14] => mem_mc_data[14].DATAIN
ex_mem_regb[15] => mem_mc_data[15].DATAIN
ex_mem_regb[16] => mem_mc_data[16].DATAIN
ex_mem_regb[17] => mem_mc_data[17].DATAIN
ex_mem_regb[18] => mem_mc_data[18].DATAIN
ex_mem_regb[19] => mem_mc_data[19].DATAIN
ex_mem_regb[20] => mem_mc_data[20].DATAIN
ex_mem_regb[21] => mem_mc_data[21].DATAIN
ex_mem_regb[22] => mem_mc_data[22].DATAIN
ex_mem_regb[23] => mem_mc_data[23].DATAIN
ex_mem_regb[24] => mem_mc_data[24].DATAIN
ex_mem_regb[25] => mem_mc_data[25].DATAIN
ex_mem_regb[26] => mem_mc_data[26].DATAIN
ex_mem_regb[27] => mem_mc_data[27].DATAIN
ex_mem_regb[28] => mem_mc_data[28].DATAIN
ex_mem_regb[29] => mem_mc_data[29].DATAIN
ex_mem_regb[30] => mem_mc_data[30].DATAIN
ex_mem_regb[31] => mem_mc_data[31].DATAIN
ex_mem_selwsource => Decoder0.IN0
ex_mem_regdest[0] => mem_wb_regdest[0]~reg0.DATAIN
ex_mem_regdest[1] => mem_wb_regdest[1]~reg0.DATAIN
ex_mem_regdest[2] => mem_wb_regdest[2]~reg0.DATAIN
ex_mem_regdest[3] => mem_wb_regdest[3]~reg0.DATAIN
ex_mem_regdest[4] => mem_wb_regdest[4]~reg0.DATAIN
ex_mem_writereg => mem_wb_writereg~reg0.DATAIN
ex_mem_wbvalue[0] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[0] => mem_mc_addr[0].DATAIN
ex_mem_wbvalue[1] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[1] => mem_mc_addr[1].DATAIN
ex_mem_wbvalue[2] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[2] => mem_mc_addr[2].DATAIN
ex_mem_wbvalue[3] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[3] => mem_mc_addr[3].DATAIN
ex_mem_wbvalue[4] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[4] => mem_mc_addr[4].DATAIN
ex_mem_wbvalue[5] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[5] => mem_mc_addr[5].DATAIN
ex_mem_wbvalue[6] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[6] => mem_mc_addr[6].DATAIN
ex_mem_wbvalue[7] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[7] => mem_mc_addr[7].DATAIN
ex_mem_wbvalue[8] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[8] => mem_mc_addr[8].DATAIN
ex_mem_wbvalue[9] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[9] => mem_mc_addr[9].DATAIN
ex_mem_wbvalue[10] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[10] => mem_mc_addr[10].DATAIN
ex_mem_wbvalue[11] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[11] => mem_mc_addr[11].DATAIN
ex_mem_wbvalue[12] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[12] => mem_mc_addr[12].DATAIN
ex_mem_wbvalue[13] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[13] => mem_mc_addr[13].DATAIN
ex_mem_wbvalue[14] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[14] => mem_mc_addr[14].DATAIN
ex_mem_wbvalue[15] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[15] => mem_mc_addr[15].DATAIN
ex_mem_wbvalue[16] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[16] => mem_mc_addr[16].DATAIN
ex_mem_wbvalue[17] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[17] => mem_mc_addr[17].DATAIN
ex_mem_wbvalue[18] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[19] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[20] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[21] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[22] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[23] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[24] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[25] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[26] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[27] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[28] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[29] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[30] => mem_wb_wbvalue.DATAA
ex_mem_wbvalue[31] => mem_wb_wbvalue.DATAA
mem_mc_rw <= mem_mc_rw.DB_MAX_OUTPUT_PORT_TYPE
mem_mc_en <= mem_mc_en.DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[0] <= ex_mem_wbvalue[0].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[1] <= ex_mem_wbvalue[1].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[2] <= ex_mem_wbvalue[2].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[3] <= ex_mem_wbvalue[3].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[4] <= ex_mem_wbvalue[4].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[5] <= ex_mem_wbvalue[5].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[6] <= ex_mem_wbvalue[6].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[7] <= ex_mem_wbvalue[7].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[8] <= ex_mem_wbvalue[8].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[9] <= ex_mem_wbvalue[9].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[10] <= ex_mem_wbvalue[10].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[11] <= ex_mem_wbvalue[11].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[12] <= ex_mem_wbvalue[12].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[13] <= ex_mem_wbvalue[13].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[14] <= ex_mem_wbvalue[14].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[15] <= ex_mem_wbvalue[15].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[16] <= ex_mem_wbvalue[16].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_addr[17] <= ex_mem_wbvalue[17].DB_MAX_OUTPUT_PORT_TYPE
mem_mc_data[0] <> mem_mc_data[0]
mem_mc_data[1] <> mem_mc_data[1]
mem_mc_data[2] <> mem_mc_data[2]
mem_mc_data[3] <> mem_mc_data[3]
mem_mc_data[4] <> mem_mc_data[4]
mem_mc_data[5] <> mem_mc_data[5]
mem_mc_data[6] <> mem_mc_data[6]
mem_mc_data[7] <> mem_mc_data[7]
mem_mc_data[8] <> mem_mc_data[8]
mem_mc_data[9] <> mem_mc_data[9]
mem_mc_data[10] <> mem_mc_data[10]
mem_mc_data[11] <> mem_mc_data[11]
mem_mc_data[12] <> mem_mc_data[12]
mem_mc_data[13] <> mem_mc_data[13]
mem_mc_data[14] <> mem_mc_data[14]
mem_mc_data[15] <> mem_mc_data[15]
mem_mc_data[16] <> mem_mc_data[16]
mem_mc_data[17] <> mem_mc_data[17]
mem_mc_data[18] <> mem_mc_data[18]
mem_mc_data[19] <> mem_mc_data[19]
mem_mc_data[20] <> mem_mc_data[20]
mem_mc_data[21] <> mem_mc_data[21]
mem_mc_data[22] <> mem_mc_data[22]
mem_mc_data[23] <> mem_mc_data[23]
mem_mc_data[24] <> mem_mc_data[24]
mem_mc_data[25] <> mem_mc_data[25]
mem_mc_data[26] <> mem_mc_data[26]
mem_mc_data[27] <> mem_mc_data[27]
mem_mc_data[28] <> mem_mc_data[28]
mem_mc_data[29] <> mem_mc_data[29]
mem_mc_data[30] <> mem_mc_data[30]
mem_mc_data[31] <> mem_mc_data[31]
mem_wb_regdest[0] <= mem_wb_regdest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_regdest[1] <= mem_wb_regdest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_regdest[2] <= mem_wb_regdest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_regdest[3] <= mem_wb_regdest[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_regdest[4] <= mem_wb_regdest[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_writereg <= mem_wb_writereg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[0] <= mem_wb_wbvalue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[1] <= mem_wb_wbvalue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[2] <= mem_wb_wbvalue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[3] <= mem_wb_wbvalue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[4] <= mem_wb_wbvalue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[5] <= mem_wb_wbvalue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[6] <= mem_wb_wbvalue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[7] <= mem_wb_wbvalue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[8] <= mem_wb_wbvalue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[9] <= mem_wb_wbvalue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[10] <= mem_wb_wbvalue[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[11] <= mem_wb_wbvalue[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[12] <= mem_wb_wbvalue[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[13] <= mem_wb_wbvalue[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[14] <= mem_wb_wbvalue[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[15] <= mem_wb_wbvalue[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[16] <= mem_wb_wbvalue[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[17] <= mem_wb_wbvalue[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[18] <= mem_wb_wbvalue[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[19] <= mem_wb_wbvalue[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[20] <= mem_wb_wbvalue[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[21] <= mem_wb_wbvalue[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[22] <= mem_wb_wbvalue[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[23] <= mem_wb_wbvalue[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[24] <= mem_wb_wbvalue[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[25] <= mem_wb_wbvalue[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[26] <= mem_wb_wbvalue[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[27] <= mem_wb_wbvalue[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[28] <= mem_wb_wbvalue[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[29] <= mem_wb_wbvalue[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[30] <= mem_wb_wbvalue[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wb_wbvalue[31] <= mem_wb_wbvalue[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Execute:EXECUTE
clock => b[0].CLK
clock => b[1].CLK
clock => b[2].CLK
clock => b[3].CLK
clock => b[4].CLK
clock => b[5].CLK
clock => b[6].CLK
clock => b[7].CLK
clock => b[8].CLK
clock => b[9].CLK
clock => b[10].CLK
clock => b[11].CLK
clock => b[12].CLK
clock => b[13].CLK
clock => b[14].CLK
clock => b[15].CLK
clock => b[16].CLK
clock => b[17].CLK
clock => b[18].CLK
clock => b[19].CLK
clock => b[20].CLK
clock => b[21].CLK
clock => b[22].CLK
clock => b[23].CLK
clock => b[24].CLK
clock => b[25].CLK
clock => b[26].CLK
clock => b[27].CLK
clock => b[28].CLK
clock => b[29].CLK
clock => b[30].CLK
clock => b[31].CLK
clock => ex_mem_writemem~reg0.CLK
clock => ex_mem_wbvalue[0]~reg0.CLK
clock => ex_mem_wbvalue[1]~reg0.CLK
clock => ex_mem_wbvalue[2]~reg0.CLK
clock => ex_mem_wbvalue[3]~reg0.CLK
clock => ex_mem_wbvalue[4]~reg0.CLK
clock => ex_mem_wbvalue[5]~reg0.CLK
clock => ex_mem_wbvalue[6]~reg0.CLK
clock => ex_mem_wbvalue[7]~reg0.CLK
clock => ex_mem_wbvalue[8]~reg0.CLK
clock => ex_mem_wbvalue[9]~reg0.CLK
clock => ex_mem_wbvalue[10]~reg0.CLK
clock => ex_mem_wbvalue[11]~reg0.CLK
clock => ex_mem_wbvalue[12]~reg0.CLK
clock => ex_mem_wbvalue[13]~reg0.CLK
clock => ex_mem_wbvalue[14]~reg0.CLK
clock => ex_mem_wbvalue[15]~reg0.CLK
clock => ex_mem_wbvalue[16]~reg0.CLK
clock => ex_mem_wbvalue[17]~reg0.CLK
clock => ex_mem_wbvalue[18]~reg0.CLK
clock => ex_mem_wbvalue[19]~reg0.CLK
clock => ex_mem_wbvalue[20]~reg0.CLK
clock => ex_mem_wbvalue[21]~reg0.CLK
clock => ex_mem_wbvalue[22]~reg0.CLK
clock => ex_mem_wbvalue[23]~reg0.CLK
clock => ex_mem_wbvalue[24]~reg0.CLK
clock => ex_mem_wbvalue[25]~reg0.CLK
clock => ex_mem_wbvalue[26]~reg0.CLK
clock => ex_mem_wbvalue[27]~reg0.CLK
clock => ex_mem_wbvalue[28]~reg0.CLK
clock => ex_mem_wbvalue[29]~reg0.CLK
clock => ex_mem_wbvalue[30]~reg0.CLK
clock => ex_mem_wbvalue[31]~reg0.CLK
clock => ex_mem_writereg~reg0.CLK
clock => ex_mem_regdest[0]~reg0.CLK
clock => ex_mem_regdest[1]~reg0.CLK
clock => ex_mem_regdest[2]~reg0.CLK
clock => ex_mem_regdest[3]~reg0.CLK
clock => ex_mem_regdest[4]~reg0.CLK
clock => ex_mem_selwsource~reg0.CLK
clock => ex_mem_regb[0]~reg0.CLK
clock => ex_mem_regb[1]~reg0.CLK
clock => ex_mem_regb[2]~reg0.CLK
clock => ex_mem_regb[3]~reg0.CLK
clock => ex_mem_regb[4]~reg0.CLK
clock => ex_mem_regb[5]~reg0.CLK
clock => ex_mem_regb[6]~reg0.CLK
clock => ex_mem_regb[7]~reg0.CLK
clock => ex_mem_regb[8]~reg0.CLK
clock => ex_mem_regb[9]~reg0.CLK
clock => ex_mem_regb[10]~reg0.CLK
clock => ex_mem_regb[11]~reg0.CLK
clock => ex_mem_regb[12]~reg0.CLK
clock => ex_mem_regb[13]~reg0.CLK
clock => ex_mem_regb[14]~reg0.CLK
clock => ex_mem_regb[15]~reg0.CLK
clock => ex_mem_regb[16]~reg0.CLK
clock => ex_mem_regb[17]~reg0.CLK
clock => ex_mem_regb[18]~reg0.CLK
clock => ex_mem_regb[19]~reg0.CLK
clock => ex_mem_regb[20]~reg0.CLK
clock => ex_mem_regb[21]~reg0.CLK
clock => ex_mem_regb[22]~reg0.CLK
clock => ex_mem_regb[23]~reg0.CLK
clock => ex_mem_regb[24]~reg0.CLK
clock => ex_mem_regb[25]~reg0.CLK
clock => ex_mem_regb[26]~reg0.CLK
clock => ex_mem_regb[27]~reg0.CLK
clock => ex_mem_regb[28]~reg0.CLK
clock => ex_mem_regb[29]~reg0.CLK
clock => ex_mem_regb[30]~reg0.CLK
clock => ex_mem_regb[31]~reg0.CLK
clock => ex_mem_readmem~reg0.CLK
clock => ex_if_stall~reg0.CLK
reset => b[0].OUTPUTSELECT
reset => b[1].OUTPUTSELECT
reset => b[2].OUTPUTSELECT
reset => b[3].OUTPUTSELECT
reset => b[4].OUTPUTSELECT
reset => b[5].OUTPUTSELECT
reset => b[6].OUTPUTSELECT
reset => b[7].OUTPUTSELECT
reset => b[8].OUTPUTSELECT
reset => b[9].OUTPUTSELECT
reset => b[10].OUTPUTSELECT
reset => b[11].OUTPUTSELECT
reset => b[12].OUTPUTSELECT
reset => b[13].OUTPUTSELECT
reset => b[14].OUTPUTSELECT
reset => b[15].OUTPUTSELECT
reset => b[16].OUTPUTSELECT
reset => b[17].OUTPUTSELECT
reset => b[18].OUTPUTSELECT
reset => b[19].OUTPUTSELECT
reset => b[20].OUTPUTSELECT
reset => b[21].OUTPUTSELECT
reset => b[22].OUTPUTSELECT
reset => b[23].OUTPUTSELECT
reset => b[24].OUTPUTSELECT
reset => b[25].OUTPUTSELECT
reset => b[26].OUTPUTSELECT
reset => b[27].OUTPUTSELECT
reset => b[28].OUTPUTSELECT
reset => b[29].OUTPUTSELECT
reset => b[30].OUTPUTSELECT
reset => b[31].OUTPUTSELECT
reset => ex_mem_wbvalue[0]~reg0.ACLR
reset => ex_mem_wbvalue[1]~reg0.ACLR
reset => ex_mem_wbvalue[2]~reg0.ACLR
reset => ex_mem_wbvalue[3]~reg0.ACLR
reset => ex_mem_wbvalue[4]~reg0.ACLR
reset => ex_mem_wbvalue[5]~reg0.ACLR
reset => ex_mem_wbvalue[6]~reg0.ACLR
reset => ex_mem_wbvalue[7]~reg0.ACLR
reset => ex_mem_wbvalue[8]~reg0.ACLR
reset => ex_mem_wbvalue[9]~reg0.ACLR
reset => ex_mem_wbvalue[10]~reg0.ACLR
reset => ex_mem_wbvalue[11]~reg0.ACLR
reset => ex_mem_wbvalue[12]~reg0.ACLR
reset => ex_mem_wbvalue[13]~reg0.ACLR
reset => ex_mem_wbvalue[14]~reg0.ACLR
reset => ex_mem_wbvalue[15]~reg0.ACLR
reset => ex_mem_wbvalue[16]~reg0.ACLR
reset => ex_mem_wbvalue[17]~reg0.ACLR
reset => ex_mem_wbvalue[18]~reg0.ACLR
reset => ex_mem_wbvalue[19]~reg0.ACLR
reset => ex_mem_wbvalue[20]~reg0.ACLR
reset => ex_mem_wbvalue[21]~reg0.ACLR
reset => ex_mem_wbvalue[22]~reg0.ACLR
reset => ex_mem_wbvalue[23]~reg0.ACLR
reset => ex_mem_wbvalue[24]~reg0.ACLR
reset => ex_mem_wbvalue[25]~reg0.ACLR
reset => ex_mem_wbvalue[26]~reg0.ACLR
reset => ex_mem_wbvalue[27]~reg0.ACLR
reset => ex_mem_wbvalue[28]~reg0.ACLR
reset => ex_mem_wbvalue[29]~reg0.ACLR
reset => ex_mem_wbvalue[30]~reg0.ACLR
reset => ex_mem_wbvalue[31]~reg0.ACLR
reset => ex_mem_writereg~reg0.ACLR
reset => ex_mem_regdest[0]~reg0.ACLR
reset => ex_mem_regdest[1]~reg0.ACLR
reset => ex_mem_regdest[2]~reg0.ACLR
reset => ex_mem_regdest[3]~reg0.ACLR
reset => ex_mem_regdest[4]~reg0.ACLR
reset => ex_mem_selwsource~reg0.ACLR
reset => ex_mem_regb[0]~reg0.ACLR
reset => ex_mem_regb[1]~reg0.ACLR
reset => ex_mem_regb[2]~reg0.ACLR
reset => ex_mem_regb[3]~reg0.ACLR
reset => ex_mem_regb[4]~reg0.ACLR
reset => ex_mem_regb[5]~reg0.ACLR
reset => ex_mem_regb[6]~reg0.ACLR
reset => ex_mem_regb[7]~reg0.ACLR
reset => ex_mem_regb[8]~reg0.ACLR
reset => ex_mem_regb[9]~reg0.ACLR
reset => ex_mem_regb[10]~reg0.ACLR
reset => ex_mem_regb[11]~reg0.ACLR
reset => ex_mem_regb[12]~reg0.ACLR
reset => ex_mem_regb[13]~reg0.ACLR
reset => ex_mem_regb[14]~reg0.ACLR
reset => ex_mem_regb[15]~reg0.ACLR
reset => ex_mem_regb[16]~reg0.ACLR
reset => ex_mem_regb[17]~reg0.ACLR
reset => ex_mem_regb[18]~reg0.ACLR
reset => ex_mem_regb[19]~reg0.ACLR
reset => ex_mem_regb[20]~reg0.ACLR
reset => ex_mem_regb[21]~reg0.ACLR
reset => ex_mem_regb[22]~reg0.ACLR
reset => ex_mem_regb[23]~reg0.ACLR
reset => ex_mem_regb[24]~reg0.ACLR
reset => ex_mem_regb[25]~reg0.ACLR
reset => ex_mem_regb[26]~reg0.ACLR
reset => ex_mem_regb[27]~reg0.ACLR
reset => ex_mem_regb[28]~reg0.ACLR
reset => ex_mem_regb[29]~reg0.ACLR
reset => ex_mem_regb[30]~reg0.ACLR
reset => ex_mem_regb[31]~reg0.ACLR
reset => ex_mem_readmem~reg0.ACLR
reset => ex_if_stall~reg0.ACLR
reset => ex_mem_writemem~reg0.ENA
id_ex_selalushift => Decoder0.IN0
id_ex_selimregb => Decoder1.IN0
id_ex_aluop[0] => id_ex_aluop[0].IN1
id_ex_aluop[1] => id_ex_aluop[1].IN1
id_ex_aluop[2] => id_ex_aluop[2].IN1
id_ex_unsig => id_ex_unsig.IN1
id_ex_shiftop[0] => id_ex_shiftop[0].IN1
id_ex_shiftop[1] => id_ex_shiftop[1].IN1
id_ex_shiftamt[0] => id_ex_shiftamt[0].IN1
id_ex_shiftamt[1] => id_ex_shiftamt[1].IN1
id_ex_shiftamt[2] => id_ex_shiftamt[2].IN1
id_ex_shiftamt[3] => id_ex_shiftamt[3].IN1
id_ex_shiftamt[4] => id_ex_shiftamt[4].IN1
id_ex_rega[0] => id_ex_rega[0].IN1
id_ex_rega[1] => id_ex_rega[1].IN1
id_ex_rega[2] => id_ex_rega[2].IN1
id_ex_rega[3] => id_ex_rega[3].IN1
id_ex_rega[4] => id_ex_rega[4].IN1
id_ex_rega[5] => id_ex_rega[5].IN1
id_ex_rega[6] => id_ex_rega[6].IN1
id_ex_rega[7] => id_ex_rega[7].IN1
id_ex_rega[8] => id_ex_rega[8].IN1
id_ex_rega[9] => id_ex_rega[9].IN1
id_ex_rega[10] => id_ex_rega[10].IN1
id_ex_rega[11] => id_ex_rega[11].IN1
id_ex_rega[12] => id_ex_rega[12].IN1
id_ex_rega[13] => id_ex_rega[13].IN1
id_ex_rega[14] => id_ex_rega[14].IN1
id_ex_rega[15] => id_ex_rega[15].IN1
id_ex_rega[16] => id_ex_rega[16].IN1
id_ex_rega[17] => id_ex_rega[17].IN1
id_ex_rega[18] => id_ex_rega[18].IN1
id_ex_rega[19] => id_ex_rega[19].IN1
id_ex_rega[20] => id_ex_rega[20].IN1
id_ex_rega[21] => id_ex_rega[21].IN1
id_ex_rega[22] => id_ex_rega[22].IN1
id_ex_rega[23] => id_ex_rega[23].IN1
id_ex_rega[24] => id_ex_rega[24].IN1
id_ex_rega[25] => id_ex_rega[25].IN1
id_ex_rega[26] => id_ex_rega[26].IN1
id_ex_rega[27] => id_ex_rega[27].IN1
id_ex_rega[28] => id_ex_rega[28].IN1
id_ex_rega[29] => id_ex_rega[29].IN1
id_ex_rega[30] => id_ex_rega[30].IN1
id_ex_rega[31] => id_ex_rega[31].IN1
id_ex_readmem => always0.IN0
id_ex_readmem => ex_mem_readmem~reg0.DATAIN
id_ex_writemem => always0.IN1
id_ex_writemem => ex_mem_writemem~reg0.DATAIN
id_ex_regb[0] => id_ex_regb[0].IN1
id_ex_regb[1] => id_ex_regb[1].IN1
id_ex_regb[2] => id_ex_regb[2].IN1
id_ex_regb[3] => id_ex_regb[3].IN1
id_ex_regb[4] => id_ex_regb[4].IN1
id_ex_regb[5] => id_ex_regb[5].IN1
id_ex_regb[6] => id_ex_regb[6].IN1
id_ex_regb[7] => id_ex_regb[7].IN1
id_ex_regb[8] => id_ex_regb[8].IN1
id_ex_regb[9] => id_ex_regb[9].IN1
id_ex_regb[10] => id_ex_regb[10].IN1
id_ex_regb[11] => id_ex_regb[11].IN1
id_ex_regb[12] => id_ex_regb[12].IN1
id_ex_regb[13] => id_ex_regb[13].IN1
id_ex_regb[14] => id_ex_regb[14].IN1
id_ex_regb[15] => id_ex_regb[15].IN1
id_ex_regb[16] => id_ex_regb[16].IN1
id_ex_regb[17] => id_ex_regb[17].IN1
id_ex_regb[18] => id_ex_regb[18].IN1
id_ex_regb[19] => id_ex_regb[19].IN1
id_ex_regb[20] => id_ex_regb[20].IN1
id_ex_regb[21] => id_ex_regb[21].IN1
id_ex_regb[22] => id_ex_regb[22].IN1
id_ex_regb[23] => id_ex_regb[23].IN1
id_ex_regb[24] => id_ex_regb[24].IN1
id_ex_regb[25] => id_ex_regb[25].IN1
id_ex_regb[26] => id_ex_regb[26].IN1
id_ex_regb[27] => id_ex_regb[27].IN1
id_ex_regb[28] => id_ex_regb[28].IN1
id_ex_regb[29] => id_ex_regb[29].IN1
id_ex_regb[30] => id_ex_regb[30].IN1
id_ex_regb[31] => id_ex_regb[31].IN1
id_ex_imedext[0] => b.DATAB
id_ex_imedext[1] => b.DATAB
id_ex_imedext[2] => b.DATAB
id_ex_imedext[3] => b.DATAB
id_ex_imedext[4] => b.DATAB
id_ex_imedext[5] => b.DATAB
id_ex_imedext[6] => b.DATAB
id_ex_imedext[7] => b.DATAB
id_ex_imedext[8] => b.DATAB
id_ex_imedext[9] => b.DATAB
id_ex_imedext[10] => b.DATAB
id_ex_imedext[11] => b.DATAB
id_ex_imedext[12] => b.DATAB
id_ex_imedext[13] => b.DATAB
id_ex_imedext[14] => b.DATAB
id_ex_imedext[15] => b.DATAB
id_ex_imedext[16] => b.DATAB
id_ex_imedext[17] => b.DATAB
id_ex_imedext[18] => b.DATAB
id_ex_imedext[19] => b.DATAB
id_ex_imedext[20] => b.DATAB
id_ex_imedext[21] => b.DATAB
id_ex_imedext[22] => b.DATAB
id_ex_imedext[23] => b.DATAB
id_ex_imedext[24] => b.DATAB
id_ex_imedext[25] => b.DATAB
id_ex_imedext[26] => b.DATAB
id_ex_imedext[27] => b.DATAB
id_ex_imedext[28] => b.DATAB
id_ex_imedext[29] => b.DATAB
id_ex_imedext[30] => b.DATAB
id_ex_imedext[31] => b.DATAB
id_ex_selwsource => ex_mem_selwsource~reg0.DATAIN
id_ex_regdest[0] => ex_mem_regdest[0]~reg0.DATAIN
id_ex_regdest[1] => ex_mem_regdest[1]~reg0.DATAIN
id_ex_regdest[2] => ex_mem_regdest[2]~reg0.DATAIN
id_ex_regdest[3] => ex_mem_regdest[3]~reg0.DATAIN
id_ex_regdest[4] => ex_mem_regdest[4]~reg0.DATAIN
id_ex_writereg => ex_mem_writereg.IN1
id_ex_writeov => ex_mem_writereg.IN1
ex_if_stall <= ex_if_stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_readmem <= ex_mem_readmem~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_writemem <= ex_mem_writemem~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[0] <= ex_mem_regb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[1] <= ex_mem_regb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[2] <= ex_mem_regb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[3] <= ex_mem_regb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[4] <= ex_mem_regb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[5] <= ex_mem_regb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[6] <= ex_mem_regb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[7] <= ex_mem_regb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[8] <= ex_mem_regb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[9] <= ex_mem_regb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[10] <= ex_mem_regb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[11] <= ex_mem_regb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[12] <= ex_mem_regb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[13] <= ex_mem_regb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[14] <= ex_mem_regb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[15] <= ex_mem_regb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[16] <= ex_mem_regb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[17] <= ex_mem_regb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[18] <= ex_mem_regb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[19] <= ex_mem_regb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[20] <= ex_mem_regb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[21] <= ex_mem_regb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[22] <= ex_mem_regb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[23] <= ex_mem_regb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[24] <= ex_mem_regb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[25] <= ex_mem_regb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[26] <= ex_mem_regb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[27] <= ex_mem_regb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[28] <= ex_mem_regb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[29] <= ex_mem_regb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[30] <= ex_mem_regb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[31] <= ex_mem_regb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_selwsource <= ex_mem_selwsource~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[0] <= ex_mem_regdest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[1] <= ex_mem_regdest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[2] <= ex_mem_regdest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[3] <= ex_mem_regdest[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[4] <= ex_mem_regdest[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_writereg <= ex_mem_writereg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[0] <= ex_mem_wbvalue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[1] <= ex_mem_wbvalue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[2] <= ex_mem_wbvalue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[3] <= ex_mem_wbvalue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[4] <= ex_mem_wbvalue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[5] <= ex_mem_wbvalue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[6] <= ex_mem_wbvalue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[7] <= ex_mem_wbvalue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[8] <= ex_mem_wbvalue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[9] <= ex_mem_wbvalue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[10] <= ex_mem_wbvalue[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[11] <= ex_mem_wbvalue[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[12] <= ex_mem_wbvalue[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[13] <= ex_mem_wbvalue[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[14] <= ex_mem_wbvalue[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[15] <= ex_mem_wbvalue[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[16] <= ex_mem_wbvalue[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[17] <= ex_mem_wbvalue[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[18] <= ex_mem_wbvalue[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[19] <= ex_mem_wbvalue[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[20] <= ex_mem_wbvalue[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[21] <= ex_mem_wbvalue[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[22] <= ex_mem_wbvalue[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[23] <= ex_mem_wbvalue[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[24] <= ex_mem_wbvalue[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[25] <= ex_mem_wbvalue[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[26] <= ex_mem_wbvalue[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[27] <= ex_mem_wbvalue[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[28] <= ex_mem_wbvalue[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[29] <= ex_mem_wbvalue[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[30] <= ex_mem_wbvalue[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[31] <= ex_mem_wbvalue[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Execute:EXECUTE|Alu:ALU
a[0] => aluout.IN0
a[0] => Add0.IN32
a[0] => aluout.IN0
a[0] => aluout.IN0
a[0] => Add1.IN64
a[0] => LessThan2.IN64
a[0] => LessThan5.IN64
a[0] => LessThan8.IN32
a[0] => LessThan9.IN32
a[1] => aluout.IN0
a[1] => Add0.IN31
a[1] => aluout.IN0
a[1] => aluout.IN0
a[1] => Add1.IN63
a[1] => LessThan2.IN63
a[1] => LessThan5.IN63
a[1] => LessThan8.IN31
a[1] => LessThan9.IN31
a[2] => aluout.IN0
a[2] => Add0.IN30
a[2] => aluout.IN0
a[2] => aluout.IN0
a[2] => Add1.IN62
a[2] => LessThan2.IN62
a[2] => LessThan5.IN62
a[2] => LessThan8.IN30
a[2] => LessThan9.IN30
a[3] => aluout.IN0
a[3] => Add0.IN29
a[3] => aluout.IN0
a[3] => aluout.IN0
a[3] => Add1.IN61
a[3] => LessThan2.IN61
a[3] => LessThan5.IN61
a[3] => LessThan8.IN29
a[3] => LessThan9.IN29
a[4] => aluout.IN0
a[4] => Add0.IN28
a[4] => aluout.IN0
a[4] => aluout.IN0
a[4] => Add1.IN60
a[4] => LessThan2.IN60
a[4] => LessThan5.IN60
a[4] => LessThan8.IN28
a[4] => LessThan9.IN28
a[5] => aluout.IN0
a[5] => Add0.IN27
a[5] => aluout.IN0
a[5] => aluout.IN0
a[5] => Add1.IN59
a[5] => LessThan2.IN59
a[5] => LessThan5.IN59
a[5] => LessThan8.IN27
a[5] => LessThan9.IN27
a[6] => aluout.IN0
a[6] => Add0.IN26
a[6] => aluout.IN0
a[6] => aluout.IN0
a[6] => Add1.IN58
a[6] => LessThan2.IN58
a[6] => LessThan5.IN58
a[6] => LessThan8.IN26
a[6] => LessThan9.IN26
a[7] => aluout.IN0
a[7] => Add0.IN25
a[7] => aluout.IN0
a[7] => aluout.IN0
a[7] => Add1.IN57
a[7] => LessThan2.IN57
a[7] => LessThan5.IN57
a[7] => LessThan8.IN25
a[7] => LessThan9.IN25
a[8] => aluout.IN0
a[8] => Add0.IN24
a[8] => aluout.IN0
a[8] => aluout.IN0
a[8] => Add1.IN56
a[8] => LessThan2.IN56
a[8] => LessThan5.IN56
a[8] => LessThan8.IN24
a[8] => LessThan9.IN24
a[9] => aluout.IN0
a[9] => Add0.IN23
a[9] => aluout.IN0
a[9] => aluout.IN0
a[9] => Add1.IN55
a[9] => LessThan2.IN55
a[9] => LessThan5.IN55
a[9] => LessThan8.IN23
a[9] => LessThan9.IN23
a[10] => aluout.IN0
a[10] => Add0.IN22
a[10] => aluout.IN0
a[10] => aluout.IN0
a[10] => Add1.IN54
a[10] => LessThan2.IN54
a[10] => LessThan5.IN54
a[10] => LessThan8.IN22
a[10] => LessThan9.IN22
a[11] => aluout.IN0
a[11] => Add0.IN21
a[11] => aluout.IN0
a[11] => aluout.IN0
a[11] => Add1.IN53
a[11] => LessThan2.IN53
a[11] => LessThan5.IN53
a[11] => LessThan8.IN21
a[11] => LessThan9.IN21
a[12] => aluout.IN0
a[12] => Add0.IN20
a[12] => aluout.IN0
a[12] => aluout.IN0
a[12] => Add1.IN52
a[12] => LessThan2.IN52
a[12] => LessThan5.IN52
a[12] => LessThan8.IN20
a[12] => LessThan9.IN20
a[13] => aluout.IN0
a[13] => Add0.IN19
a[13] => aluout.IN0
a[13] => aluout.IN0
a[13] => Add1.IN51
a[13] => LessThan2.IN51
a[13] => LessThan5.IN51
a[13] => LessThan8.IN19
a[13] => LessThan9.IN19
a[14] => aluout.IN0
a[14] => Add0.IN18
a[14] => aluout.IN0
a[14] => aluout.IN0
a[14] => Add1.IN50
a[14] => LessThan2.IN50
a[14] => LessThan5.IN50
a[14] => LessThan8.IN18
a[14] => LessThan9.IN18
a[15] => aluout.IN0
a[15] => Add0.IN17
a[15] => aluout.IN0
a[15] => aluout.IN0
a[15] => Add1.IN49
a[15] => LessThan2.IN49
a[15] => LessThan5.IN49
a[15] => LessThan8.IN17
a[15] => LessThan9.IN17
a[16] => aluout.IN0
a[16] => Add0.IN16
a[16] => aluout.IN0
a[16] => aluout.IN0
a[16] => Add1.IN48
a[16] => LessThan2.IN48
a[16] => LessThan5.IN48
a[16] => LessThan8.IN16
a[16] => LessThan9.IN16
a[17] => aluout.IN0
a[17] => Add0.IN15
a[17] => aluout.IN0
a[17] => aluout.IN0
a[17] => Add1.IN47
a[17] => LessThan2.IN47
a[17] => LessThan5.IN47
a[17] => LessThan8.IN15
a[17] => LessThan9.IN15
a[18] => aluout.IN0
a[18] => Add0.IN14
a[18] => aluout.IN0
a[18] => aluout.IN0
a[18] => Add1.IN46
a[18] => LessThan2.IN46
a[18] => LessThan5.IN46
a[18] => LessThan8.IN14
a[18] => LessThan9.IN14
a[19] => aluout.IN0
a[19] => Add0.IN13
a[19] => aluout.IN0
a[19] => aluout.IN0
a[19] => Add1.IN45
a[19] => LessThan2.IN45
a[19] => LessThan5.IN45
a[19] => LessThan8.IN13
a[19] => LessThan9.IN13
a[20] => aluout.IN0
a[20] => Add0.IN12
a[20] => aluout.IN0
a[20] => aluout.IN0
a[20] => Add1.IN44
a[20] => LessThan2.IN44
a[20] => LessThan5.IN44
a[20] => LessThan8.IN12
a[20] => LessThan9.IN12
a[21] => aluout.IN0
a[21] => Add0.IN11
a[21] => aluout.IN0
a[21] => aluout.IN0
a[21] => Add1.IN43
a[21] => LessThan2.IN43
a[21] => LessThan5.IN43
a[21] => LessThan8.IN11
a[21] => LessThan9.IN11
a[22] => aluout.IN0
a[22] => Add0.IN10
a[22] => aluout.IN0
a[22] => aluout.IN0
a[22] => Add1.IN42
a[22] => LessThan2.IN42
a[22] => LessThan5.IN42
a[22] => LessThan8.IN10
a[22] => LessThan9.IN10
a[23] => aluout.IN0
a[23] => Add0.IN9
a[23] => aluout.IN0
a[23] => aluout.IN0
a[23] => Add1.IN41
a[23] => LessThan2.IN41
a[23] => LessThan5.IN41
a[23] => LessThan8.IN9
a[23] => LessThan9.IN9
a[24] => aluout.IN0
a[24] => Add0.IN8
a[24] => aluout.IN0
a[24] => aluout.IN0
a[24] => Add1.IN40
a[24] => LessThan2.IN40
a[24] => LessThan5.IN40
a[24] => LessThan8.IN8
a[24] => LessThan9.IN8
a[25] => aluout.IN0
a[25] => Add0.IN7
a[25] => aluout.IN0
a[25] => aluout.IN0
a[25] => Add1.IN39
a[25] => LessThan2.IN39
a[25] => LessThan5.IN39
a[25] => LessThan8.IN7
a[25] => LessThan9.IN7
a[26] => aluout.IN0
a[26] => Add0.IN6
a[26] => aluout.IN0
a[26] => aluout.IN0
a[26] => Add1.IN38
a[26] => LessThan2.IN38
a[26] => LessThan5.IN38
a[26] => LessThan8.IN6
a[26] => LessThan9.IN6
a[27] => aluout.IN0
a[27] => Add0.IN5
a[27] => aluout.IN0
a[27] => aluout.IN0
a[27] => Add1.IN37
a[27] => LessThan2.IN37
a[27] => LessThan5.IN37
a[27] => LessThan8.IN5
a[27] => LessThan9.IN5
a[28] => aluout.IN0
a[28] => Add0.IN4
a[28] => aluout.IN0
a[28] => aluout.IN0
a[28] => Add1.IN36
a[28] => LessThan2.IN36
a[28] => LessThan5.IN36
a[28] => LessThan8.IN4
a[28] => LessThan9.IN4
a[29] => aluout.IN0
a[29] => Add0.IN3
a[29] => aluout.IN0
a[29] => aluout.IN0
a[29] => Add1.IN35
a[29] => LessThan2.IN35
a[29] => LessThan5.IN35
a[29] => LessThan8.IN3
a[29] => LessThan9.IN3
a[30] => aluout.IN0
a[30] => Add0.IN2
a[30] => aluout.IN0
a[30] => aluout.IN0
a[30] => Add1.IN34
a[30] => LessThan2.IN34
a[30] => LessThan5.IN34
a[30] => LessThan8.IN2
a[30] => LessThan9.IN2
a[31] => aluout.IN0
a[31] => Add0.IN1
a[31] => aluout.IN0
a[31] => aluout.IN0
a[31] => Add1.IN33
a[31] => LessThan2.IN33
a[31] => LessThan5.IN33
a[31] => LessThan8.IN1
a[31] => LessThan9.IN1
b[0] => aluout.IN1
b[0] => Add0.IN64
b[0] => aluout.IN1
b[0] => aluout.IN1
b[0] => LessThan3.IN64
b[0] => LessThan6.IN64
b[0] => LessThan8.IN64
b[0] => LessThan9.IN64
b[0] => Add1.IN32
b[1] => aluout.IN1
b[1] => Add0.IN63
b[1] => aluout.IN1
b[1] => aluout.IN1
b[1] => LessThan3.IN63
b[1] => LessThan6.IN63
b[1] => LessThan8.IN63
b[1] => LessThan9.IN63
b[1] => Add1.IN31
b[2] => aluout.IN1
b[2] => Add0.IN62
b[2] => aluout.IN1
b[2] => aluout.IN1
b[2] => LessThan3.IN62
b[2] => LessThan6.IN62
b[2] => LessThan8.IN62
b[2] => LessThan9.IN62
b[2] => Add1.IN30
b[3] => aluout.IN1
b[3] => Add0.IN61
b[3] => aluout.IN1
b[3] => aluout.IN1
b[3] => LessThan3.IN61
b[3] => LessThan6.IN61
b[3] => LessThan8.IN61
b[3] => LessThan9.IN61
b[3] => Add1.IN29
b[4] => aluout.IN1
b[4] => Add0.IN60
b[4] => aluout.IN1
b[4] => aluout.IN1
b[4] => LessThan3.IN60
b[4] => LessThan6.IN60
b[4] => LessThan8.IN60
b[4] => LessThan9.IN60
b[4] => Add1.IN28
b[5] => aluout.IN1
b[5] => Add0.IN59
b[5] => aluout.IN1
b[5] => aluout.IN1
b[5] => LessThan3.IN59
b[5] => LessThan6.IN59
b[5] => LessThan8.IN59
b[5] => LessThan9.IN59
b[5] => Add1.IN27
b[6] => aluout.IN1
b[6] => Add0.IN58
b[6] => aluout.IN1
b[6] => aluout.IN1
b[6] => LessThan3.IN58
b[6] => LessThan6.IN58
b[6] => LessThan8.IN58
b[6] => LessThan9.IN58
b[6] => Add1.IN26
b[7] => aluout.IN1
b[7] => Add0.IN57
b[7] => aluout.IN1
b[7] => aluout.IN1
b[7] => LessThan3.IN57
b[7] => LessThan6.IN57
b[7] => LessThan8.IN57
b[7] => LessThan9.IN57
b[7] => Add1.IN25
b[8] => aluout.IN1
b[8] => Add0.IN56
b[8] => aluout.IN1
b[8] => aluout.IN1
b[8] => LessThan3.IN56
b[8] => LessThan6.IN56
b[8] => LessThan8.IN56
b[8] => LessThan9.IN56
b[8] => Add1.IN24
b[9] => aluout.IN1
b[9] => Add0.IN55
b[9] => aluout.IN1
b[9] => aluout.IN1
b[9] => LessThan3.IN55
b[9] => LessThan6.IN55
b[9] => LessThan8.IN55
b[9] => LessThan9.IN55
b[9] => Add1.IN23
b[10] => aluout.IN1
b[10] => Add0.IN54
b[10] => aluout.IN1
b[10] => aluout.IN1
b[10] => LessThan3.IN54
b[10] => LessThan6.IN54
b[10] => LessThan8.IN54
b[10] => LessThan9.IN54
b[10] => Add1.IN22
b[11] => aluout.IN1
b[11] => Add0.IN53
b[11] => aluout.IN1
b[11] => aluout.IN1
b[11] => LessThan3.IN53
b[11] => LessThan6.IN53
b[11] => LessThan8.IN53
b[11] => LessThan9.IN53
b[11] => Add1.IN21
b[12] => aluout.IN1
b[12] => Add0.IN52
b[12] => aluout.IN1
b[12] => aluout.IN1
b[12] => LessThan3.IN52
b[12] => LessThan6.IN52
b[12] => LessThan8.IN52
b[12] => LessThan9.IN52
b[12] => Add1.IN20
b[13] => aluout.IN1
b[13] => Add0.IN51
b[13] => aluout.IN1
b[13] => aluout.IN1
b[13] => LessThan3.IN51
b[13] => LessThan6.IN51
b[13] => LessThan8.IN51
b[13] => LessThan9.IN51
b[13] => Add1.IN19
b[14] => aluout.IN1
b[14] => Add0.IN50
b[14] => aluout.IN1
b[14] => aluout.IN1
b[14] => LessThan3.IN50
b[14] => LessThan6.IN50
b[14] => LessThan8.IN50
b[14] => LessThan9.IN50
b[14] => Add1.IN18
b[15] => aluout.IN1
b[15] => Add0.IN49
b[15] => aluout.IN1
b[15] => aluout.IN1
b[15] => LessThan3.IN49
b[15] => LessThan6.IN49
b[15] => LessThan8.IN49
b[15] => LessThan9.IN49
b[15] => Add1.IN17
b[16] => aluout.IN1
b[16] => Add0.IN48
b[16] => aluout.IN1
b[16] => aluout.IN1
b[16] => LessThan3.IN48
b[16] => LessThan6.IN48
b[16] => LessThan8.IN48
b[16] => LessThan9.IN48
b[16] => Add1.IN16
b[17] => aluout.IN1
b[17] => Add0.IN47
b[17] => aluout.IN1
b[17] => aluout.IN1
b[17] => LessThan3.IN47
b[17] => LessThan6.IN47
b[17] => LessThan8.IN47
b[17] => LessThan9.IN47
b[17] => Add1.IN15
b[18] => aluout.IN1
b[18] => Add0.IN46
b[18] => aluout.IN1
b[18] => aluout.IN1
b[18] => LessThan3.IN46
b[18] => LessThan6.IN46
b[18] => LessThan8.IN46
b[18] => LessThan9.IN46
b[18] => Add1.IN14
b[19] => aluout.IN1
b[19] => Add0.IN45
b[19] => aluout.IN1
b[19] => aluout.IN1
b[19] => LessThan3.IN45
b[19] => LessThan6.IN45
b[19] => LessThan8.IN45
b[19] => LessThan9.IN45
b[19] => Add1.IN13
b[20] => aluout.IN1
b[20] => Add0.IN44
b[20] => aluout.IN1
b[20] => aluout.IN1
b[20] => LessThan3.IN44
b[20] => LessThan6.IN44
b[20] => LessThan8.IN44
b[20] => LessThan9.IN44
b[20] => Add1.IN12
b[21] => aluout.IN1
b[21] => Add0.IN43
b[21] => aluout.IN1
b[21] => aluout.IN1
b[21] => LessThan3.IN43
b[21] => LessThan6.IN43
b[21] => LessThan8.IN43
b[21] => LessThan9.IN43
b[21] => Add1.IN11
b[22] => aluout.IN1
b[22] => Add0.IN42
b[22] => aluout.IN1
b[22] => aluout.IN1
b[22] => LessThan3.IN42
b[22] => LessThan6.IN42
b[22] => LessThan8.IN42
b[22] => LessThan9.IN42
b[22] => Add1.IN10
b[23] => aluout.IN1
b[23] => Add0.IN41
b[23] => aluout.IN1
b[23] => aluout.IN1
b[23] => LessThan3.IN41
b[23] => LessThan6.IN41
b[23] => LessThan8.IN41
b[23] => LessThan9.IN41
b[23] => Add1.IN9
b[24] => aluout.IN1
b[24] => Add0.IN40
b[24] => aluout.IN1
b[24] => aluout.IN1
b[24] => LessThan3.IN40
b[24] => LessThan6.IN40
b[24] => LessThan8.IN40
b[24] => LessThan9.IN40
b[24] => Add1.IN8
b[25] => aluout.IN1
b[25] => Add0.IN39
b[25] => aluout.IN1
b[25] => aluout.IN1
b[25] => LessThan3.IN39
b[25] => LessThan6.IN39
b[25] => LessThan8.IN39
b[25] => LessThan9.IN39
b[25] => Add1.IN7
b[26] => aluout.IN1
b[26] => Add0.IN38
b[26] => aluout.IN1
b[26] => aluout.IN1
b[26] => LessThan3.IN38
b[26] => LessThan6.IN38
b[26] => LessThan8.IN38
b[26] => LessThan9.IN38
b[26] => Add1.IN6
b[27] => aluout.IN1
b[27] => Add0.IN37
b[27] => aluout.IN1
b[27] => aluout.IN1
b[27] => LessThan3.IN37
b[27] => LessThan6.IN37
b[27] => LessThan8.IN37
b[27] => LessThan9.IN37
b[27] => Add1.IN5
b[28] => aluout.IN1
b[28] => Add0.IN36
b[28] => aluout.IN1
b[28] => aluout.IN1
b[28] => LessThan3.IN36
b[28] => LessThan6.IN36
b[28] => LessThan8.IN36
b[28] => LessThan9.IN36
b[28] => Add1.IN4
b[29] => aluout.IN1
b[29] => Add0.IN35
b[29] => aluout.IN1
b[29] => aluout.IN1
b[29] => LessThan3.IN35
b[29] => LessThan6.IN35
b[29] => LessThan8.IN35
b[29] => LessThan9.IN35
b[29] => Add1.IN3
b[30] => aluout.IN1
b[30] => Add0.IN34
b[30] => aluout.IN1
b[30] => aluout.IN1
b[30] => LessThan3.IN34
b[30] => LessThan6.IN34
b[30] => LessThan8.IN34
b[30] => LessThan9.IN34
b[30] => Add1.IN2
b[31] => aluout.IN1
b[31] => Add0.IN33
b[31] => aluout.IN1
b[31] => aluout.IN1
b[31] => LessThan3.IN33
b[31] => LessThan6.IN33
b[31] => LessThan8.IN33
b[31] => LessThan9.IN33
b[31] => Add1.IN1
aluout[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux2.IN10
op[0] => Mux3.IN10
op[0] => Mux4.IN10
op[0] => Mux5.IN10
op[0] => Mux6.IN10
op[0] => Mux7.IN10
op[0] => Mux8.IN10
op[0] => Mux9.IN10
op[0] => Mux10.IN10
op[0] => Mux11.IN10
op[0] => Mux12.IN10
op[0] => Mux13.IN10
op[0] => Mux14.IN10
op[0] => Mux15.IN10
op[0] => Mux16.IN10
op[0] => Mux17.IN10
op[0] => Mux18.IN10
op[0] => Mux19.IN10
op[0] => Mux20.IN10
op[0] => Mux21.IN10
op[0] => Mux22.IN10
op[0] => Mux23.IN10
op[0] => Mux24.IN10
op[0] => Mux25.IN10
op[0] => Mux26.IN10
op[0] => Mux27.IN10
op[0] => Mux28.IN10
op[0] => Mux29.IN10
op[0] => Mux30.IN10
op[0] => Mux31.IN10
op[0] => Mux32.IN10
op[0] => Mux33.IN10
op[0] => Mux1.IN10
op[0] => Mux0.IN10
op[1] => Mux2.IN9
op[1] => Mux3.IN9
op[1] => Mux4.IN9
op[1] => Mux5.IN9
op[1] => Mux6.IN9
op[1] => Mux7.IN9
op[1] => Mux8.IN9
op[1] => Mux9.IN9
op[1] => Mux10.IN9
op[1] => Mux11.IN9
op[1] => Mux12.IN9
op[1] => Mux13.IN9
op[1] => Mux14.IN9
op[1] => Mux15.IN9
op[1] => Mux16.IN9
op[1] => Mux17.IN9
op[1] => Mux18.IN9
op[1] => Mux19.IN9
op[1] => Mux20.IN9
op[1] => Mux21.IN9
op[1] => Mux22.IN9
op[1] => Mux23.IN9
op[1] => Mux24.IN9
op[1] => Mux25.IN9
op[1] => Mux26.IN9
op[1] => Mux27.IN9
op[1] => Mux28.IN9
op[1] => Mux29.IN9
op[1] => Mux30.IN9
op[1] => Mux31.IN9
op[1] => Mux32.IN9
op[1] => Mux33.IN9
op[1] => Mux1.IN9
op[1] => Mux0.IN9
op[2] => Mux2.IN8
op[2] => Mux3.IN8
op[2] => Mux4.IN8
op[2] => Mux5.IN8
op[2] => Mux6.IN8
op[2] => Mux7.IN8
op[2] => Mux8.IN8
op[2] => Mux9.IN8
op[2] => Mux10.IN8
op[2] => Mux11.IN8
op[2] => Mux12.IN8
op[2] => Mux13.IN8
op[2] => Mux14.IN8
op[2] => Mux15.IN8
op[2] => Mux16.IN8
op[2] => Mux17.IN8
op[2] => Mux18.IN8
op[2] => Mux19.IN8
op[2] => Mux20.IN8
op[2] => Mux21.IN8
op[2] => Mux22.IN8
op[2] => Mux23.IN8
op[2] => Mux24.IN8
op[2] => Mux25.IN8
op[2] => Mux26.IN8
op[2] => Mux27.IN8
op[2] => Mux28.IN8
op[2] => Mux29.IN8
op[2] => Mux30.IN8
op[2] => Mux31.IN8
op[2] => Mux32.IN8
op[2] => Mux33.IN8
op[2] => Mux1.IN8
op[2] => Mux0.IN8
unsig => compout.OUTPUTSELECT
compout <= compout.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow$latch.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Execute:EXECUTE|Shifter:SHIFTER
in[0] => ShiftRight0.IN32
in[0] => ShiftLeft0.IN32
in[1] => ShiftRight0.IN31
in[1] => ShiftLeft0.IN31
in[2] => ShiftRight0.IN30
in[2] => ShiftLeft0.IN30
in[3] => ShiftRight0.IN29
in[3] => ShiftLeft0.IN29
in[4] => ShiftRight0.IN28
in[4] => ShiftLeft0.IN28
in[5] => ShiftRight0.IN27
in[5] => ShiftLeft0.IN27
in[6] => ShiftRight0.IN26
in[6] => ShiftLeft0.IN26
in[7] => ShiftRight0.IN25
in[7] => ShiftLeft0.IN25
in[8] => ShiftRight0.IN24
in[8] => ShiftLeft0.IN24
in[9] => ShiftRight0.IN23
in[9] => ShiftLeft0.IN23
in[10] => ShiftRight0.IN22
in[10] => ShiftLeft0.IN22
in[11] => ShiftRight0.IN21
in[11] => ShiftLeft0.IN21
in[12] => ShiftRight0.IN20
in[12] => ShiftLeft0.IN20
in[13] => ShiftRight0.IN19
in[13] => ShiftLeft0.IN19
in[14] => ShiftRight0.IN18
in[14] => ShiftLeft0.IN18
in[15] => ShiftRight0.IN17
in[15] => ShiftLeft0.IN17
in[16] => ShiftRight0.IN16
in[16] => ShiftLeft0.IN16
in[17] => ShiftRight0.IN15
in[17] => ShiftLeft0.IN15
in[18] => ShiftRight0.IN14
in[18] => ShiftLeft0.IN14
in[19] => ShiftRight0.IN13
in[19] => ShiftLeft0.IN13
in[20] => ShiftRight0.IN12
in[20] => ShiftLeft0.IN12
in[21] => ShiftRight0.IN11
in[21] => ShiftLeft0.IN11
in[22] => ShiftRight0.IN10
in[22] => ShiftLeft0.IN10
in[23] => ShiftRight0.IN9
in[23] => ShiftLeft0.IN9
in[24] => ShiftRight0.IN8
in[24] => ShiftLeft0.IN8
in[25] => ShiftRight0.IN7
in[25] => ShiftLeft0.IN7
in[26] => ShiftRight0.IN6
in[26] => ShiftLeft0.IN6
in[27] => ShiftRight0.IN5
in[27] => ShiftLeft0.IN5
in[28] => ShiftRight0.IN4
in[28] => ShiftLeft0.IN4
in[29] => ShiftRight0.IN3
in[29] => ShiftLeft0.IN3
in[30] => ShiftRight0.IN2
in[30] => ShiftLeft0.IN2
in[31] => ShiftRight0.IN1
in[31] => ShiftLeft0.IN1
shiftop[0] => Mux0.IN5
shiftop[0] => Mux1.IN5
shiftop[0] => Mux2.IN5
shiftop[0] => Mux3.IN5
shiftop[0] => Mux4.IN5
shiftop[0] => Mux5.IN5
shiftop[0] => Mux6.IN5
shiftop[0] => Mux7.IN5
shiftop[0] => Mux8.IN5
shiftop[0] => Mux9.IN5
shiftop[0] => Mux10.IN5
shiftop[0] => Mux11.IN5
shiftop[0] => Mux12.IN5
shiftop[0] => Mux13.IN5
shiftop[0] => Mux14.IN5
shiftop[0] => Mux15.IN5
shiftop[0] => Mux16.IN5
shiftop[0] => Mux17.IN5
shiftop[0] => Mux18.IN5
shiftop[0] => Mux19.IN5
shiftop[0] => Mux20.IN5
shiftop[0] => Mux21.IN5
shiftop[0] => Mux22.IN5
shiftop[0] => Mux23.IN5
shiftop[0] => Mux24.IN5
shiftop[0] => Mux25.IN5
shiftop[0] => Mux26.IN5
shiftop[0] => Mux27.IN5
shiftop[0] => Mux28.IN5
shiftop[0] => Mux29.IN5
shiftop[0] => Mux30.IN5
shiftop[0] => Mux31.IN5
shiftop[1] => Mux0.IN4
shiftop[1] => Mux1.IN4
shiftop[1] => Mux2.IN4
shiftop[1] => Mux3.IN4
shiftop[1] => Mux4.IN4
shiftop[1] => Mux5.IN4
shiftop[1] => Mux6.IN4
shiftop[1] => Mux7.IN4
shiftop[1] => Mux8.IN4
shiftop[1] => Mux9.IN4
shiftop[1] => Mux10.IN4
shiftop[1] => Mux11.IN4
shiftop[1] => Mux12.IN4
shiftop[1] => Mux13.IN4
shiftop[1] => Mux14.IN4
shiftop[1] => Mux15.IN4
shiftop[1] => Mux16.IN4
shiftop[1] => Mux17.IN4
shiftop[1] => Mux18.IN4
shiftop[1] => Mux19.IN4
shiftop[1] => Mux20.IN4
shiftop[1] => Mux21.IN4
shiftop[1] => Mux22.IN4
shiftop[1] => Mux23.IN4
shiftop[1] => Mux24.IN4
shiftop[1] => Mux25.IN4
shiftop[1] => Mux26.IN4
shiftop[1] => Mux27.IN4
shiftop[1] => Mux28.IN4
shiftop[1] => Mux29.IN4
shiftop[1] => Mux30.IN4
shiftop[1] => Mux31.IN4
shiftamt[0] => ShiftRight0.IN37
shiftamt[0] => ShiftLeft0.IN37
shiftamt[1] => ShiftRight0.IN36
shiftamt[1] => ShiftLeft0.IN36
shiftamt[2] => ShiftRight0.IN35
shiftamt[2] => ShiftLeft0.IN35
shiftamt[3] => ShiftRight0.IN34
shiftamt[3] => ShiftLeft0.IN34
shiftamt[4] => ShiftRight0.IN33
shiftamt[4] => ShiftLeft0.IN33
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Decode:DECODE
clock => clock.IN3
reset => reset.IN3
if_id_instruc[0] <> Control:ControlModule.fn
if_id_instruc[0] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[1] <> Control:ControlModule.fn
if_id_instruc[1] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[2] <> Control:ControlModule.fn
if_id_instruc[2] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[3] <> Control:ControlModule.fn
if_id_instruc[3] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[4] <> Control:ControlModule.fn
if_id_instruc[4] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[5] <> Control:ControlModule.fn
if_id_instruc[5] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[6] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[7] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[8] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[9] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[10] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[11] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[12] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[13] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[14] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[15] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[16] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[17] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[18] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[19] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[20] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[21] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[22] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[23] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[24] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[25] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[26] <> Control:ControlModule.op
if_id_instruc[26] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[27] <> Control:ControlModule.op
if_id_instruc[27] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[28] <> Control:ControlModule.op
if_id_instruc[28] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[29] <> Control:ControlModule.op
if_id_instruc[29] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[30] <> Control:ControlModule.op
if_id_instruc[30] <> Fetch:FetchModule.if_id_instruc
if_id_instruc[31] <> Control:ControlModule.op
if_id_instruc[31] <> Fetch:FetchModule.if_id_instruc
if_id_nextpc[0] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[1] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[2] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[3] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[4] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[5] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[6] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[7] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[8] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[9] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[10] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[11] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[12] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[13] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[14] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[15] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[16] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[17] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[18] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[19] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[20] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[21] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[22] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[23] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[24] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[25] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[26] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[27] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[28] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[29] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[30] <> Fetch:FetchModule.if_id_nextpc
if_id_nextpc[31] <> Fetch:FetchModule.if_id_nextpc
id_if_selpcsource <= id_if_selpcsource.DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[0] <= reg_id_ass_dataa[0].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[1] <= reg_id_ass_dataa[1].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[2] <= reg_id_ass_dataa[2].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[3] <= reg_id_ass_dataa[3].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[4] <= reg_id_ass_dataa[4].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[5] <= reg_id_ass_dataa[5].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[6] <= reg_id_ass_dataa[6].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[7] <= reg_id_ass_dataa[7].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[8] <= reg_id_ass_dataa[8].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[9] <= reg_id_ass_dataa[9].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[10] <= reg_id_ass_dataa[10].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[11] <= reg_id_ass_dataa[11].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[12] <= reg_id_ass_dataa[12].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[13] <= reg_id_ass_dataa[13].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[14] <= reg_id_ass_dataa[14].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[15] <= reg_id_ass_dataa[15].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[16] <= reg_id_ass_dataa[16].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[17] <= reg_id_ass_dataa[17].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[18] <= reg_id_ass_dataa[18].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[19] <= reg_id_ass_dataa[19].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[20] <= reg_id_ass_dataa[20].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[21] <= reg_id_ass_dataa[21].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[22] <= reg_id_ass_dataa[22].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[23] <= reg_id_ass_dataa[23].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[24] <= reg_id_ass_dataa[24].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[25] <= reg_id_ass_dataa[25].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[26] <= reg_id_ass_dataa[26].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[27] <= reg_id_ass_dataa[27].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[28] <= reg_id_ass_dataa[28].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[29] <= reg_id_ass_dataa[29].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[30] <= reg_id_ass_dataa[30].DB_MAX_OUTPUT_PORT_TYPE
id_if_rega[31] <= reg_id_ass_dataa[31].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[0] <= id_if_pcimd2ext[0].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[1] <= id_if_pcimd2ext[1].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[2] <= id_if_pcimd2ext[2].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[3] <= id_if_pcimd2ext[3].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[4] <= id_if_pcimd2ext[4].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[5] <= id_if_pcimd2ext[5].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[6] <= id_if_pcimd2ext[6].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[7] <= id_if_pcimd2ext[7].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[8] <= id_if_pcimd2ext[8].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[9] <= id_if_pcimd2ext[9].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[10] <= id_if_pcimd2ext[10].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[11] <= id_if_pcimd2ext[11].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[12] <= id_if_pcimd2ext[12].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[13] <= id_if_pcimd2ext[13].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[14] <= id_if_pcimd2ext[14].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[15] <= id_if_pcimd2ext[15].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[16] <= id_if_pcimd2ext[16].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[17] <= id_if_pcimd2ext[17].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[18] <= id_if_pcimd2ext[18].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[19] <= id_if_pcimd2ext[19].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[20] <= id_if_pcimd2ext[20].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[21] <= id_if_pcimd2ext[21].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[22] <= id_if_pcimd2ext[22].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[23] <= id_if_pcimd2ext[23].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[24] <= id_if_pcimd2ext[24].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[25] <= id_if_pcimd2ext[25].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[26] <= id_if_pcimd2ext[26].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[27] <= id_if_pcimd2ext[27].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[28] <= id_if_pcimd2ext[28].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[29] <= id_if_pcimd2ext[29].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[30] <= id_if_pcimd2ext[30].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcimd2ext[31] <= id_if_pcimd2ext[31].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[0] <= id_if_pcindex[0].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[1] <= id_if_pcindex[1].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[2] <= id_if_pcindex[2].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[3] <= id_if_pcindex[3].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[4] <= id_if_pcindex[4].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[5] <= id_if_pcindex[5].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[6] <= id_if_pcindex[6].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[7] <= id_if_pcindex[7].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[8] <= id_if_pcindex[8].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[9] <= id_if_pcindex[9].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[10] <= id_if_pcindex[10].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[11] <= id_if_pcindex[11].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[12] <= id_if_pcindex[12].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[13] <= id_if_pcindex[13].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[14] <= id_if_pcindex[14].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[15] <= id_if_pcindex[15].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[16] <= id_if_pcindex[16].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[17] <= id_if_pcindex[17].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[18] <= id_if_pcindex[18].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[19] <= id_if_pcindex[19].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[20] <= id_if_pcindex[20].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[21] <= id_if_pcindex[21].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[22] <= id_if_pcindex[22].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[23] <= id_if_pcindex[23].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[24] <= id_if_pcindex[24].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[25] <= id_if_pcindex[25].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[26] <= id_if_pcindex[26].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[27] <= id_if_pcindex[27].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[28] <= id_if_pcindex[28].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[29] <= id_if_pcindex[29].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[30] <= id_if_pcindex[30].DB_MAX_OUTPUT_PORT_TYPE
id_if_pcindex[31] <= id_if_pcindex[31].DB_MAX_OUTPUT_PORT_TYPE
id_if_selpctype[0] <= id_if_selpctype[0].DB_MAX_OUTPUT_PORT_TYPE
id_if_selpctype[1] <= id_if_selpctype[1].DB_MAX_OUTPUT_PORT_TYPE
id_ex_selalushift <= id_ex_selalushift.DB_MAX_OUTPUT_PORT_TYPE
id_ex_selimregb <= id_ex_selimregb~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_ex_aluop[0] <= id_ex_aluop[0].DB_MAX_OUTPUT_PORT_TYPE
id_ex_aluop[1] <= id_ex_aluop[1].DB_MAX_OUTPUT_PORT_TYPE
id_ex_aluop[2] <= id_ex_aluop[2].DB_MAX_OUTPUT_PORT_TYPE
id_ex_unsig <= id_ex_unsig.DB_MAX_OUTPUT_PORT_TYPE
id_ex_shiftop[0] <= id_ex_shiftop[0].DB_MAX_OUTPUT_PORT_TYPE
id_ex_shiftop[1] <= id_ex_shiftop[1].DB_MAX_OUTPUT_PORT_TYPE
id_ex_shiftamt[0] <= id_ex_shiftamt[0].DB_MAX_OUTPUT_PORT_TYPE
id_ex_shiftamt[1] <= id_ex_shiftamt[1].DB_MAX_OUTPUT_PORT_TYPE
id_ex_shiftamt[2] <= id_ex_shiftamt[2].DB_MAX_OUTPUT_PORT_TYPE
id_ex_shiftamt[3] <= id_ex_shiftamt[3].DB_MAX_OUTPUT_PORT_TYPE
id_ex_shiftamt[4] <= id_ex_shiftamt[4].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[0] <= id_ex_rega[0].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[1] <= id_ex_rega[1].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[2] <= id_ex_rega[2].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[3] <= id_ex_rega[3].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[4] <= id_ex_rega[4].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[5] <= id_ex_rega[5].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[6] <= id_ex_rega[6].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[7] <= id_ex_rega[7].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[8] <= id_ex_rega[8].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[9] <= id_ex_rega[9].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[10] <= id_ex_rega[10].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[11] <= id_ex_rega[11].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[12] <= id_ex_rega[12].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[13] <= id_ex_rega[13].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[14] <= id_ex_rega[14].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[15] <= id_ex_rega[15].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[16] <= id_ex_rega[16].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[17] <= id_ex_rega[17].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[18] <= id_ex_rega[18].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[19] <= id_ex_rega[19].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[20] <= id_ex_rega[20].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[21] <= id_ex_rega[21].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[22] <= id_ex_rega[22].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[23] <= id_ex_rega[23].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[24] <= id_ex_rega[24].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[25] <= id_ex_rega[25].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[26] <= id_ex_rega[26].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[27] <= id_ex_rega[27].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[28] <= id_ex_rega[28].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[29] <= id_ex_rega[29].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[30] <= id_ex_rega[30].DB_MAX_OUTPUT_PORT_TYPE
id_ex_rega[31] <= id_ex_rega[31].DB_MAX_OUTPUT_PORT_TYPE
id_ex_readmem <= id_ex_readmem.DB_MAX_OUTPUT_PORT_TYPE
id_ex_writemem <= id_ex_writemem.DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[0] <= id_ex_regb[0].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[1] <= id_ex_regb[1].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[2] <= id_ex_regb[2].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[3] <= id_ex_regb[3].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[4] <= id_ex_regb[4].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[5] <= id_ex_regb[5].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[6] <= id_ex_regb[6].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[7] <= id_ex_regb[7].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[8] <= id_ex_regb[8].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[9] <= id_ex_regb[9].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[10] <= id_ex_regb[10].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[11] <= id_ex_regb[11].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[12] <= id_ex_regb[12].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[13] <= id_ex_regb[13].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[14] <= id_ex_regb[14].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[15] <= id_ex_regb[15].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[16] <= id_ex_regb[16].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[17] <= id_ex_regb[17].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[18] <= id_ex_regb[18].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[19] <= id_ex_regb[19].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[20] <= id_ex_regb[20].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[21] <= id_ex_regb[21].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[22] <= id_ex_regb[22].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[23] <= id_ex_regb[23].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[24] <= id_ex_regb[24].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[25] <= id_ex_regb[25].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[26] <= id_ex_regb[26].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[27] <= id_ex_regb[27].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[28] <= id_ex_regb[28].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[29] <= id_ex_regb[29].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[30] <= id_ex_regb[30].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regb[31] <= id_ex_regb[31].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[0] <= id_ex_imedext[0].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[1] <= id_ex_imedext[1].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[2] <= id_ex_imedext[2].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[3] <= id_ex_imedext[3].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[4] <= id_ex_imedext[4].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[5] <= id_ex_imedext[5].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[6] <= id_ex_imedext[6].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[7] <= id_ex_imedext[7].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[8] <= id_ex_imedext[8].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[9] <= id_ex_imedext[9].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[10] <= id_ex_imedext[10].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[11] <= id_ex_imedext[11].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[12] <= id_ex_imedext[12].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[13] <= id_ex_imedext[13].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[14] <= id_ex_imedext[14].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[15] <= id_ex_imedext[15].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[16] <= id_ex_imedext[16].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[17] <= id_ex_imedext[17].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[18] <= id_ex_imedext[18].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[19] <= id_ex_imedext[19].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[20] <= id_ex_imedext[20].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[21] <= id_ex_imedext[21].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[22] <= id_ex_imedext[22].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[23] <= id_ex_imedext[23].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[24] <= id_ex_imedext[24].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[25] <= id_ex_imedext[25].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[26] <= id_ex_imedext[26].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[27] <= id_ex_imedext[27].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[28] <= id_ex_imedext[28].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[29] <= id_ex_imedext[29].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[30] <= id_ex_imedext[30].DB_MAX_OUTPUT_PORT_TYPE
id_ex_imedext[31] <= id_ex_imedext[31].DB_MAX_OUTPUT_PORT_TYPE
id_ex_selwsource <= id_ex_selwsource.DB_MAX_OUTPUT_PORT_TYPE
id_ex_regdest[0] <= id_ex_regdest[0].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regdest[1] <= id_ex_regdest[1].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regdest[2] <= id_ex_regdest[2].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regdest[3] <= id_ex_regdest[3].DB_MAX_OUTPUT_PORT_TYPE
id_ex_regdest[4] <= id_ex_regdest[4].DB_MAX_OUTPUT_PORT_TYPE
id_ex_writereg <= id_ex_writereg.DB_MAX_OUTPUT_PORT_TYPE
id_ex_writeov <= id_ex_writeov~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_reg_addra[0] <= id_reg_addra[0].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addra[1] <= id_reg_addra[1].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addra[2] <= id_reg_addra[2].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addra[3] <= id_reg_addra[3].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addra[4] <= id_reg_addra[4].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addrb[0] <= id_reg_addrb[0].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addrb[1] <= id_reg_addrb[1].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addrb[2] <= id_reg_addrb[2].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addrb[3] <= id_reg_addrb[3].DB_MAX_OUTPUT_PORT_TYPE
id_reg_addrb[4] <= id_reg_addrb[4].DB_MAX_OUTPUT_PORT_TYPE
reg_id_dataa[0] <> Registers:RegisterModule.dataa
reg_id_dataa[1] <> Registers:RegisterModule.dataa
reg_id_dataa[2] <> Registers:RegisterModule.dataa
reg_id_dataa[3] <> Registers:RegisterModule.dataa
reg_id_dataa[4] <> Registers:RegisterModule.dataa
reg_id_dataa[5] <> Registers:RegisterModule.dataa
reg_id_dataa[6] <> Registers:RegisterModule.dataa
reg_id_dataa[7] <> Registers:RegisterModule.dataa
reg_id_dataa[8] <> Registers:RegisterModule.dataa
reg_id_dataa[9] <> Registers:RegisterModule.dataa
reg_id_dataa[10] <> Registers:RegisterModule.dataa
reg_id_dataa[11] <> Registers:RegisterModule.dataa
reg_id_dataa[12] <> Registers:RegisterModule.dataa
reg_id_dataa[13] <> Registers:RegisterModule.dataa
reg_id_dataa[14] <> Registers:RegisterModule.dataa
reg_id_dataa[15] <> Registers:RegisterModule.dataa
reg_id_dataa[16] <> Registers:RegisterModule.dataa
reg_id_dataa[17] <> Registers:RegisterModule.dataa
reg_id_dataa[18] <> Registers:RegisterModule.dataa
reg_id_dataa[19] <> Registers:RegisterModule.dataa
reg_id_dataa[20] <> Registers:RegisterModule.dataa
reg_id_dataa[21] <> Registers:RegisterModule.dataa
reg_id_dataa[22] <> Registers:RegisterModule.dataa
reg_id_dataa[23] <> Registers:RegisterModule.dataa
reg_id_dataa[24] <> Registers:RegisterModule.dataa
reg_id_dataa[25] <> Registers:RegisterModule.dataa
reg_id_dataa[26] <> Registers:RegisterModule.dataa
reg_id_dataa[27] <> Registers:RegisterModule.dataa
reg_id_dataa[28] <> Registers:RegisterModule.dataa
reg_id_dataa[29] <> Registers:RegisterModule.dataa
reg_id_dataa[30] <> Registers:RegisterModule.dataa
reg_id_dataa[31] <> Registers:RegisterModule.dataa
reg_id_datab[0] <> Registers:RegisterModule.datab
reg_id_datab[1] <> Registers:RegisterModule.datab
reg_id_datab[2] <> Registers:RegisterModule.datab
reg_id_datab[3] <> Registers:RegisterModule.datab
reg_id_datab[4] <> Registers:RegisterModule.datab
reg_id_datab[5] <> Registers:RegisterModule.datab
reg_id_datab[6] <> Registers:RegisterModule.datab
reg_id_datab[7] <> Registers:RegisterModule.datab
reg_id_datab[8] <> Registers:RegisterModule.datab
reg_id_datab[9] <> Registers:RegisterModule.datab
reg_id_datab[10] <> Registers:RegisterModule.datab
reg_id_datab[11] <> Registers:RegisterModule.datab
reg_id_datab[12] <> Registers:RegisterModule.datab
reg_id_datab[13] <> Registers:RegisterModule.datab
reg_id_datab[14] <> Registers:RegisterModule.datab
reg_id_datab[15] <> Registers:RegisterModule.datab
reg_id_datab[16] <> Registers:RegisterModule.datab
reg_id_datab[17] <> Registers:RegisterModule.datab
reg_id_datab[18] <> Registers:RegisterModule.datab
reg_id_datab[19] <> Registers:RegisterModule.datab
reg_id_datab[20] <> Registers:RegisterModule.datab
reg_id_datab[21] <> Registers:RegisterModule.datab
reg_id_datab[22] <> Registers:RegisterModule.datab
reg_id_datab[23] <> Registers:RegisterModule.datab
reg_id_datab[24] <> Registers:RegisterModule.datab
reg_id_datab[25] <> Registers:RegisterModule.datab
reg_id_datab[26] <> Registers:RegisterModule.datab
reg_id_datab[27] <> Registers:RegisterModule.datab
reg_id_datab[28] <> Registers:RegisterModule.datab
reg_id_datab[29] <> Registers:RegisterModule.datab
reg_id_datab[30] <> Registers:RegisterModule.datab
reg_id_datab[31] <> Registers:RegisterModule.datab
reg_id_ass_dataa[0] => reg_id_ass_dataa[0].IN3
reg_id_ass_dataa[1] => reg_id_ass_dataa[1].IN3
reg_id_ass_dataa[2] => reg_id_ass_dataa[2].IN3
reg_id_ass_dataa[3] => reg_id_ass_dataa[3].IN3
reg_id_ass_dataa[4] => reg_id_ass_dataa[4].IN3
reg_id_ass_dataa[5] => reg_id_ass_dataa[5].IN3
reg_id_ass_dataa[6] => reg_id_ass_dataa[6].IN3
reg_id_ass_dataa[7] => reg_id_ass_dataa[7].IN3
reg_id_ass_dataa[8] => reg_id_ass_dataa[8].IN3
reg_id_ass_dataa[9] => reg_id_ass_dataa[9].IN3
reg_id_ass_dataa[10] => reg_id_ass_dataa[10].IN3
reg_id_ass_dataa[11] => reg_id_ass_dataa[11].IN3
reg_id_ass_dataa[12] => reg_id_ass_dataa[12].IN3
reg_id_ass_dataa[13] => reg_id_ass_dataa[13].IN3
reg_id_ass_dataa[14] => reg_id_ass_dataa[14].IN3
reg_id_ass_dataa[15] => reg_id_ass_dataa[15].IN3
reg_id_ass_dataa[16] => reg_id_ass_dataa[16].IN3
reg_id_ass_dataa[17] => reg_id_ass_dataa[17].IN3
reg_id_ass_dataa[18] => reg_id_ass_dataa[18].IN3
reg_id_ass_dataa[19] => reg_id_ass_dataa[19].IN3
reg_id_ass_dataa[20] => reg_id_ass_dataa[20].IN3
reg_id_ass_dataa[21] => reg_id_ass_dataa[21].IN3
reg_id_ass_dataa[22] => reg_id_ass_dataa[22].IN3
reg_id_ass_dataa[23] => reg_id_ass_dataa[23].IN3
reg_id_ass_dataa[24] => reg_id_ass_dataa[24].IN3
reg_id_ass_dataa[25] => reg_id_ass_dataa[25].IN3
reg_id_ass_dataa[26] => reg_id_ass_dataa[26].IN3
reg_id_ass_dataa[27] => reg_id_ass_dataa[27].IN3
reg_id_ass_dataa[28] => reg_id_ass_dataa[28].IN3
reg_id_ass_dataa[29] => reg_id_ass_dataa[29].IN3
reg_id_ass_dataa[30] => reg_id_ass_dataa[30].IN3
reg_id_ass_dataa[31] => reg_id_ass_dataa[31].IN3
reg_id_ass_datab[0] => reg_id_ass_datab[0].IN2
reg_id_ass_datab[1] => reg_id_ass_datab[1].IN2
reg_id_ass_datab[2] => reg_id_ass_datab[2].IN2
reg_id_ass_datab[3] => reg_id_ass_datab[3].IN2
reg_id_ass_datab[4] => reg_id_ass_datab[4].IN2
reg_id_ass_datab[5] => reg_id_ass_datab[5].IN2
reg_id_ass_datab[6] => reg_id_ass_datab[6].IN2
reg_id_ass_datab[7] => reg_id_ass_datab[7].IN2
reg_id_ass_datab[8] => reg_id_ass_datab[8].IN2
reg_id_ass_datab[9] => reg_id_ass_datab[9].IN2
reg_id_ass_datab[10] => reg_id_ass_datab[10].IN2
reg_id_ass_datab[11] => reg_id_ass_datab[11].IN2
reg_id_ass_datab[12] => reg_id_ass_datab[12].IN2
reg_id_ass_datab[13] => reg_id_ass_datab[13].IN2
reg_id_ass_datab[14] => reg_id_ass_datab[14].IN2
reg_id_ass_datab[15] => reg_id_ass_datab[15].IN2
reg_id_ass_datab[16] => reg_id_ass_datab[16].IN2
reg_id_ass_datab[17] => reg_id_ass_datab[17].IN2
reg_id_ass_datab[18] => reg_id_ass_datab[18].IN2
reg_id_ass_datab[19] => reg_id_ass_datab[19].IN2
reg_id_ass_datab[20] => reg_id_ass_datab[20].IN2
reg_id_ass_datab[21] => reg_id_ass_datab[21].IN2
reg_id_ass_datab[22] => reg_id_ass_datab[22].IN2
reg_id_ass_datab[23] => reg_id_ass_datab[23].IN2
reg_id_ass_datab[24] => reg_id_ass_datab[24].IN2
reg_id_ass_datab[25] => reg_id_ass_datab[25].IN2
reg_id_ass_datab[26] => reg_id_ass_datab[26].IN2
reg_id_ass_datab[27] => reg_id_ass_datab[27].IN2
reg_id_ass_datab[28] => reg_id_ass_datab[28].IN2
reg_id_ass_datab[29] => reg_id_ass_datab[29].IN2
reg_id_ass_datab[30] => reg_id_ass_datab[30].IN2
reg_id_ass_datab[31] => reg_id_ass_datab[31].IN2


|Top|Mips:comb_3|Decode:DECODE|Control:ControlModule
op[0] => Decoder1.IN5
op[1] => Decoder1.IN4
op[2] => Decoder1.IN3
op[3] => Decoder1.IN2
op[4] => Decoder1.IN1
op[5] => Decoder1.IN0
fn[0] => Decoder0.IN5
fn[1] => Decoder0.IN4
fn[2] => Decoder0.IN3
fn[3] => Decoder0.IN2
fn[4] => Decoder0.IN1
fn[5] => Decoder0.IN0
selwsource[0] <= selwsource[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selwsource[1] <= <GND>
selwsource[2] <= <GND>
selregdest[0] <= selregdest[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selregdest[1] <= <GND>
writereg <= writereg$latch.DB_MAX_OUTPUT_PORT_TYPE
writeov <= writeov$latch.DB_MAX_OUTPUT_PORT_TYPE
selimregb <= selimregb$latch.DB_MAX_OUTPUT_PORT_TYPE
selalushift <= selalushift$latch.DB_MAX_OUTPUT_PORT_TYPE
aluop[0] <= aluop[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= aluop[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluop[2] <= aluop[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
shiftop[0] <= shiftop[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
shiftop[1] <= shiftop[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
readmem <= readmem$latch.DB_MAX_OUTPUT_PORT_TYPE
writemem <= writemem$latch.DB_MAX_OUTPUT_PORT_TYPE
selbrjumpz[0] <= selbrjumpz[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selbrjumpz[1] <= selbrjumpz[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
selpctype[0] <= selpctype[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selpctype[1] <= selpctype[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
compop[0] <= compop[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
compop[1] <= compop[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
compop[2] <= compop[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
unsig <= unsig$latch.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Decode:DECODE|Registers:RegisterModule
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => registers[0][16].CLK
clock => registers[0][17].CLK
clock => registers[0][18].CLK
clock => registers[0][19].CLK
clock => registers[0][20].CLK
clock => registers[0][21].CLK
clock => registers[0][22].CLK
clock => registers[0][23].CLK
clock => registers[0][24].CLK
clock => registers[0][25].CLK
clock => registers[0][26].CLK
clock => registers[0][27].CLK
clock => registers[0][28].CLK
clock => registers[0][29].CLK
clock => registers[0][30].CLK
clock => registers[0][31].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[1][8].CLK
clock => registers[1][9].CLK
clock => registers[1][10].CLK
clock => registers[1][11].CLK
clock => registers[1][12].CLK
clock => registers[1][13].CLK
clock => registers[1][14].CLK
clock => registers[1][15].CLK
clock => registers[1][16].CLK
clock => registers[1][17].CLK
clock => registers[1][18].CLK
clock => registers[1][19].CLK
clock => registers[1][20].CLK
clock => registers[1][21].CLK
clock => registers[1][22].CLK
clock => registers[1][23].CLK
clock => registers[1][24].CLK
clock => registers[1][25].CLK
clock => registers[1][26].CLK
clock => registers[1][27].CLK
clock => registers[1][28].CLK
clock => registers[1][29].CLK
clock => registers[1][30].CLK
clock => registers[1][31].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[2][16].CLK
clock => registers[2][17].CLK
clock => registers[2][18].CLK
clock => registers[2][19].CLK
clock => registers[2][20].CLK
clock => registers[2][21].CLK
clock => registers[2][22].CLK
clock => registers[2][23].CLK
clock => registers[2][24].CLK
clock => registers[2][25].CLK
clock => registers[2][26].CLK
clock => registers[2][27].CLK
clock => registers[2][28].CLK
clock => registers[2][29].CLK
clock => registers[2][30].CLK
clock => registers[2][31].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[3][16].CLK
clock => registers[3][17].CLK
clock => registers[3][18].CLK
clock => registers[3][19].CLK
clock => registers[3][20].CLK
clock => registers[3][21].CLK
clock => registers[3][22].CLK
clock => registers[3][23].CLK
clock => registers[3][24].CLK
clock => registers[3][25].CLK
clock => registers[3][26].CLK
clock => registers[3][27].CLK
clock => registers[3][28].CLK
clock => registers[3][29].CLK
clock => registers[3][30].CLK
clock => registers[3][31].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[4][16].CLK
clock => registers[4][17].CLK
clock => registers[4][18].CLK
clock => registers[4][19].CLK
clock => registers[4][20].CLK
clock => registers[4][21].CLK
clock => registers[4][22].CLK
clock => registers[4][23].CLK
clock => registers[4][24].CLK
clock => registers[4][25].CLK
clock => registers[4][26].CLK
clock => registers[4][27].CLK
clock => registers[4][28].CLK
clock => registers[4][29].CLK
clock => registers[4][30].CLK
clock => registers[4][31].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[5][16].CLK
clock => registers[5][17].CLK
clock => registers[5][18].CLK
clock => registers[5][19].CLK
clock => registers[5][20].CLK
clock => registers[5][21].CLK
clock => registers[5][22].CLK
clock => registers[5][23].CLK
clock => registers[5][24].CLK
clock => registers[5][25].CLK
clock => registers[5][26].CLK
clock => registers[5][27].CLK
clock => registers[5][28].CLK
clock => registers[5][29].CLK
clock => registers[5][30].CLK
clock => registers[5][31].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[6][16].CLK
clock => registers[6][17].CLK
clock => registers[6][18].CLK
clock => registers[6][19].CLK
clock => registers[6][20].CLK
clock => registers[6][21].CLK
clock => registers[6][22].CLK
clock => registers[6][23].CLK
clock => registers[6][24].CLK
clock => registers[6][25].CLK
clock => registers[6][26].CLK
clock => registers[6][27].CLK
clock => registers[6][28].CLK
clock => registers[6][29].CLK
clock => registers[6][30].CLK
clock => registers[6][31].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
clock => registers[7][16].CLK
clock => registers[7][17].CLK
clock => registers[7][18].CLK
clock => registers[7][19].CLK
clock => registers[7][20].CLK
clock => registers[7][21].CLK
clock => registers[7][22].CLK
clock => registers[7][23].CLK
clock => registers[7][24].CLK
clock => registers[7][25].CLK
clock => registers[7][26].CLK
clock => registers[7][27].CLK
clock => registers[7][28].CLK
clock => registers[7][29].CLK
clock => registers[7][30].CLK
clock => registers[7][31].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[8][8].CLK
clock => registers[8][9].CLK
clock => registers[8][10].CLK
clock => registers[8][11].CLK
clock => registers[8][12].CLK
clock => registers[8][13].CLK
clock => registers[8][14].CLK
clock => registers[8][15].CLK
clock => registers[8][16].CLK
clock => registers[8][17].CLK
clock => registers[8][18].CLK
clock => registers[8][19].CLK
clock => registers[8][20].CLK
clock => registers[8][21].CLK
clock => registers[8][22].CLK
clock => registers[8][23].CLK
clock => registers[8][24].CLK
clock => registers[8][25].CLK
clock => registers[8][26].CLK
clock => registers[8][27].CLK
clock => registers[8][28].CLK
clock => registers[8][29].CLK
clock => registers[8][30].CLK
clock => registers[8][31].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[9][8].CLK
clock => registers[9][9].CLK
clock => registers[9][10].CLK
clock => registers[9][11].CLK
clock => registers[9][12].CLK
clock => registers[9][13].CLK
clock => registers[9][14].CLK
clock => registers[9][15].CLK
clock => registers[9][16].CLK
clock => registers[9][17].CLK
clock => registers[9][18].CLK
clock => registers[9][19].CLK
clock => registers[9][20].CLK
clock => registers[9][21].CLK
clock => registers[9][22].CLK
clock => registers[9][23].CLK
clock => registers[9][24].CLK
clock => registers[9][25].CLK
clock => registers[9][26].CLK
clock => registers[9][27].CLK
clock => registers[9][28].CLK
clock => registers[9][29].CLK
clock => registers[9][30].CLK
clock => registers[9][31].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[10][8].CLK
clock => registers[10][9].CLK
clock => registers[10][10].CLK
clock => registers[10][11].CLK
clock => registers[10][12].CLK
clock => registers[10][13].CLK
clock => registers[10][14].CLK
clock => registers[10][15].CLK
clock => registers[10][16].CLK
clock => registers[10][17].CLK
clock => registers[10][18].CLK
clock => registers[10][19].CLK
clock => registers[10][20].CLK
clock => registers[10][21].CLK
clock => registers[10][22].CLK
clock => registers[10][23].CLK
clock => registers[10][24].CLK
clock => registers[10][25].CLK
clock => registers[10][26].CLK
clock => registers[10][27].CLK
clock => registers[10][28].CLK
clock => registers[10][29].CLK
clock => registers[10][30].CLK
clock => registers[10][31].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[11][8].CLK
clock => registers[11][9].CLK
clock => registers[11][10].CLK
clock => registers[11][11].CLK
clock => registers[11][12].CLK
clock => registers[11][13].CLK
clock => registers[11][14].CLK
clock => registers[11][15].CLK
clock => registers[11][16].CLK
clock => registers[11][17].CLK
clock => registers[11][18].CLK
clock => registers[11][19].CLK
clock => registers[11][20].CLK
clock => registers[11][21].CLK
clock => registers[11][22].CLK
clock => registers[11][23].CLK
clock => registers[11][24].CLK
clock => registers[11][25].CLK
clock => registers[11][26].CLK
clock => registers[11][27].CLK
clock => registers[11][28].CLK
clock => registers[11][29].CLK
clock => registers[11][30].CLK
clock => registers[11][31].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[12][8].CLK
clock => registers[12][9].CLK
clock => registers[12][10].CLK
clock => registers[12][11].CLK
clock => registers[12][12].CLK
clock => registers[12][13].CLK
clock => registers[12][14].CLK
clock => registers[12][15].CLK
clock => registers[12][16].CLK
clock => registers[12][17].CLK
clock => registers[12][18].CLK
clock => registers[12][19].CLK
clock => registers[12][20].CLK
clock => registers[12][21].CLK
clock => registers[12][22].CLK
clock => registers[12][23].CLK
clock => registers[12][24].CLK
clock => registers[12][25].CLK
clock => registers[12][26].CLK
clock => registers[12][27].CLK
clock => registers[12][28].CLK
clock => registers[12][29].CLK
clock => registers[12][30].CLK
clock => registers[12][31].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[13][8].CLK
clock => registers[13][9].CLK
clock => registers[13][10].CLK
clock => registers[13][11].CLK
clock => registers[13][12].CLK
clock => registers[13][13].CLK
clock => registers[13][14].CLK
clock => registers[13][15].CLK
clock => registers[13][16].CLK
clock => registers[13][17].CLK
clock => registers[13][18].CLK
clock => registers[13][19].CLK
clock => registers[13][20].CLK
clock => registers[13][21].CLK
clock => registers[13][22].CLK
clock => registers[13][23].CLK
clock => registers[13][24].CLK
clock => registers[13][25].CLK
clock => registers[13][26].CLK
clock => registers[13][27].CLK
clock => registers[13][28].CLK
clock => registers[13][29].CLK
clock => registers[13][30].CLK
clock => registers[13][31].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[14][8].CLK
clock => registers[14][9].CLK
clock => registers[14][10].CLK
clock => registers[14][11].CLK
clock => registers[14][12].CLK
clock => registers[14][13].CLK
clock => registers[14][14].CLK
clock => registers[14][15].CLK
clock => registers[14][16].CLK
clock => registers[14][17].CLK
clock => registers[14][18].CLK
clock => registers[14][19].CLK
clock => registers[14][20].CLK
clock => registers[14][21].CLK
clock => registers[14][22].CLK
clock => registers[14][23].CLK
clock => registers[14][24].CLK
clock => registers[14][25].CLK
clock => registers[14][26].CLK
clock => registers[14][27].CLK
clock => registers[14][28].CLK
clock => registers[14][29].CLK
clock => registers[14][30].CLK
clock => registers[14][31].CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[15][8].CLK
clock => registers[15][9].CLK
clock => registers[15][10].CLK
clock => registers[15][11].CLK
clock => registers[15][12].CLK
clock => registers[15][13].CLK
clock => registers[15][14].CLK
clock => registers[15][15].CLK
clock => registers[15][16].CLK
clock => registers[15][17].CLK
clock => registers[15][18].CLK
clock => registers[15][19].CLK
clock => registers[15][20].CLK
clock => registers[15][21].CLK
clock => registers[15][22].CLK
clock => registers[15][23].CLK
clock => registers[15][24].CLK
clock => registers[15][25].CLK
clock => registers[15][26].CLK
clock => registers[15][27].CLK
clock => registers[15][28].CLK
clock => registers[15][29].CLK
clock => registers[15][30].CLK
clock => registers[15][31].CLK
clock => registers[16][0].CLK
clock => registers[16][1].CLK
clock => registers[16][2].CLK
clock => registers[16][3].CLK
clock => registers[16][4].CLK
clock => registers[16][5].CLK
clock => registers[16][6].CLK
clock => registers[16][7].CLK
clock => registers[16][8].CLK
clock => registers[16][9].CLK
clock => registers[16][10].CLK
clock => registers[16][11].CLK
clock => registers[16][12].CLK
clock => registers[16][13].CLK
clock => registers[16][14].CLK
clock => registers[16][15].CLK
clock => registers[16][16].CLK
clock => registers[16][17].CLK
clock => registers[16][18].CLK
clock => registers[16][19].CLK
clock => registers[16][20].CLK
clock => registers[16][21].CLK
clock => registers[16][22].CLK
clock => registers[16][23].CLK
clock => registers[16][24].CLK
clock => registers[16][25].CLK
clock => registers[16][26].CLK
clock => registers[16][27].CLK
clock => registers[16][28].CLK
clock => registers[16][29].CLK
clock => registers[16][30].CLK
clock => registers[16][31].CLK
clock => registers[17][0].CLK
clock => registers[17][1].CLK
clock => registers[17][2].CLK
clock => registers[17][3].CLK
clock => registers[17][4].CLK
clock => registers[17][5].CLK
clock => registers[17][6].CLK
clock => registers[17][7].CLK
clock => registers[17][8].CLK
clock => registers[17][9].CLK
clock => registers[17][10].CLK
clock => registers[17][11].CLK
clock => registers[17][12].CLK
clock => registers[17][13].CLK
clock => registers[17][14].CLK
clock => registers[17][15].CLK
clock => registers[17][16].CLK
clock => registers[17][17].CLK
clock => registers[17][18].CLK
clock => registers[17][19].CLK
clock => registers[17][20].CLK
clock => registers[17][21].CLK
clock => registers[17][22].CLK
clock => registers[17][23].CLK
clock => registers[17][24].CLK
clock => registers[17][25].CLK
clock => registers[17][26].CLK
clock => registers[17][27].CLK
clock => registers[17][28].CLK
clock => registers[17][29].CLK
clock => registers[17][30].CLK
clock => registers[17][31].CLK
clock => registers[18][0].CLK
clock => registers[18][1].CLK
clock => registers[18][2].CLK
clock => registers[18][3].CLK
clock => registers[18][4].CLK
clock => registers[18][5].CLK
clock => registers[18][6].CLK
clock => registers[18][7].CLK
clock => registers[18][8].CLK
clock => registers[18][9].CLK
clock => registers[18][10].CLK
clock => registers[18][11].CLK
clock => registers[18][12].CLK
clock => registers[18][13].CLK
clock => registers[18][14].CLK
clock => registers[18][15].CLK
clock => registers[18][16].CLK
clock => registers[18][17].CLK
clock => registers[18][18].CLK
clock => registers[18][19].CLK
clock => registers[18][20].CLK
clock => registers[18][21].CLK
clock => registers[18][22].CLK
clock => registers[18][23].CLK
clock => registers[18][24].CLK
clock => registers[18][25].CLK
clock => registers[18][26].CLK
clock => registers[18][27].CLK
clock => registers[18][28].CLK
clock => registers[18][29].CLK
clock => registers[18][30].CLK
clock => registers[18][31].CLK
clock => registers[19][0].CLK
clock => registers[19][1].CLK
clock => registers[19][2].CLK
clock => registers[19][3].CLK
clock => registers[19][4].CLK
clock => registers[19][5].CLK
clock => registers[19][6].CLK
clock => registers[19][7].CLK
clock => registers[19][8].CLK
clock => registers[19][9].CLK
clock => registers[19][10].CLK
clock => registers[19][11].CLK
clock => registers[19][12].CLK
clock => registers[19][13].CLK
clock => registers[19][14].CLK
clock => registers[19][15].CLK
clock => registers[19][16].CLK
clock => registers[19][17].CLK
clock => registers[19][18].CLK
clock => registers[19][19].CLK
clock => registers[19][20].CLK
clock => registers[19][21].CLK
clock => registers[19][22].CLK
clock => registers[19][23].CLK
clock => registers[19][24].CLK
clock => registers[19][25].CLK
clock => registers[19][26].CLK
clock => registers[19][27].CLK
clock => registers[19][28].CLK
clock => registers[19][29].CLK
clock => registers[19][30].CLK
clock => registers[19][31].CLK
clock => registers[20][0].CLK
clock => registers[20][1].CLK
clock => registers[20][2].CLK
clock => registers[20][3].CLK
clock => registers[20][4].CLK
clock => registers[20][5].CLK
clock => registers[20][6].CLK
clock => registers[20][7].CLK
clock => registers[20][8].CLK
clock => registers[20][9].CLK
clock => registers[20][10].CLK
clock => registers[20][11].CLK
clock => registers[20][12].CLK
clock => registers[20][13].CLK
clock => registers[20][14].CLK
clock => registers[20][15].CLK
clock => registers[20][16].CLK
clock => registers[20][17].CLK
clock => registers[20][18].CLK
clock => registers[20][19].CLK
clock => registers[20][20].CLK
clock => registers[20][21].CLK
clock => registers[20][22].CLK
clock => registers[20][23].CLK
clock => registers[20][24].CLK
clock => registers[20][25].CLK
clock => registers[20][26].CLK
clock => registers[20][27].CLK
clock => registers[20][28].CLK
clock => registers[20][29].CLK
clock => registers[20][30].CLK
clock => registers[20][31].CLK
clock => registers[21][0].CLK
clock => registers[21][1].CLK
clock => registers[21][2].CLK
clock => registers[21][3].CLK
clock => registers[21][4].CLK
clock => registers[21][5].CLK
clock => registers[21][6].CLK
clock => registers[21][7].CLK
clock => registers[21][8].CLK
clock => registers[21][9].CLK
clock => registers[21][10].CLK
clock => registers[21][11].CLK
clock => registers[21][12].CLK
clock => registers[21][13].CLK
clock => registers[21][14].CLK
clock => registers[21][15].CLK
clock => registers[21][16].CLK
clock => registers[21][17].CLK
clock => registers[21][18].CLK
clock => registers[21][19].CLK
clock => registers[21][20].CLK
clock => registers[21][21].CLK
clock => registers[21][22].CLK
clock => registers[21][23].CLK
clock => registers[21][24].CLK
clock => registers[21][25].CLK
clock => registers[21][26].CLK
clock => registers[21][27].CLK
clock => registers[21][28].CLK
clock => registers[21][29].CLK
clock => registers[21][30].CLK
clock => registers[21][31].CLK
clock => registers[22][0].CLK
clock => registers[22][1].CLK
clock => registers[22][2].CLK
clock => registers[22][3].CLK
clock => registers[22][4].CLK
clock => registers[22][5].CLK
clock => registers[22][6].CLK
clock => registers[22][7].CLK
clock => registers[22][8].CLK
clock => registers[22][9].CLK
clock => registers[22][10].CLK
clock => registers[22][11].CLK
clock => registers[22][12].CLK
clock => registers[22][13].CLK
clock => registers[22][14].CLK
clock => registers[22][15].CLK
clock => registers[22][16].CLK
clock => registers[22][17].CLK
clock => registers[22][18].CLK
clock => registers[22][19].CLK
clock => registers[22][20].CLK
clock => registers[22][21].CLK
clock => registers[22][22].CLK
clock => registers[22][23].CLK
clock => registers[22][24].CLK
clock => registers[22][25].CLK
clock => registers[22][26].CLK
clock => registers[22][27].CLK
clock => registers[22][28].CLK
clock => registers[22][29].CLK
clock => registers[22][30].CLK
clock => registers[22][31].CLK
clock => registers[23][0].CLK
clock => registers[23][1].CLK
clock => registers[23][2].CLK
clock => registers[23][3].CLK
clock => registers[23][4].CLK
clock => registers[23][5].CLK
clock => registers[23][6].CLK
clock => registers[23][7].CLK
clock => registers[23][8].CLK
clock => registers[23][9].CLK
clock => registers[23][10].CLK
clock => registers[23][11].CLK
clock => registers[23][12].CLK
clock => registers[23][13].CLK
clock => registers[23][14].CLK
clock => registers[23][15].CLK
clock => registers[23][16].CLK
clock => registers[23][17].CLK
clock => registers[23][18].CLK
clock => registers[23][19].CLK
clock => registers[23][20].CLK
clock => registers[23][21].CLK
clock => registers[23][22].CLK
clock => registers[23][23].CLK
clock => registers[23][24].CLK
clock => registers[23][25].CLK
clock => registers[23][26].CLK
clock => registers[23][27].CLK
clock => registers[23][28].CLK
clock => registers[23][29].CLK
clock => registers[23][30].CLK
clock => registers[23][31].CLK
clock => registers[24][0].CLK
clock => registers[24][1].CLK
clock => registers[24][2].CLK
clock => registers[24][3].CLK
clock => registers[24][4].CLK
clock => registers[24][5].CLK
clock => registers[24][6].CLK
clock => registers[24][7].CLK
clock => registers[24][8].CLK
clock => registers[24][9].CLK
clock => registers[24][10].CLK
clock => registers[24][11].CLK
clock => registers[24][12].CLK
clock => registers[24][13].CLK
clock => registers[24][14].CLK
clock => registers[24][15].CLK
clock => registers[24][16].CLK
clock => registers[24][17].CLK
clock => registers[24][18].CLK
clock => registers[24][19].CLK
clock => registers[24][20].CLK
clock => registers[24][21].CLK
clock => registers[24][22].CLK
clock => registers[24][23].CLK
clock => registers[24][24].CLK
clock => registers[24][25].CLK
clock => registers[24][26].CLK
clock => registers[24][27].CLK
clock => registers[24][28].CLK
clock => registers[24][29].CLK
clock => registers[24][30].CLK
clock => registers[24][31].CLK
clock => registers[25][0].CLK
clock => registers[25][1].CLK
clock => registers[25][2].CLK
clock => registers[25][3].CLK
clock => registers[25][4].CLK
clock => registers[25][5].CLK
clock => registers[25][6].CLK
clock => registers[25][7].CLK
clock => registers[25][8].CLK
clock => registers[25][9].CLK
clock => registers[25][10].CLK
clock => registers[25][11].CLK
clock => registers[25][12].CLK
clock => registers[25][13].CLK
clock => registers[25][14].CLK
clock => registers[25][15].CLK
clock => registers[25][16].CLK
clock => registers[25][17].CLK
clock => registers[25][18].CLK
clock => registers[25][19].CLK
clock => registers[25][20].CLK
clock => registers[25][21].CLK
clock => registers[25][22].CLK
clock => registers[25][23].CLK
clock => registers[25][24].CLK
clock => registers[25][25].CLK
clock => registers[25][26].CLK
clock => registers[25][27].CLK
clock => registers[25][28].CLK
clock => registers[25][29].CLK
clock => registers[25][30].CLK
clock => registers[25][31].CLK
clock => registers[26][0].CLK
clock => registers[26][1].CLK
clock => registers[26][2].CLK
clock => registers[26][3].CLK
clock => registers[26][4].CLK
clock => registers[26][5].CLK
clock => registers[26][6].CLK
clock => registers[26][7].CLK
clock => registers[26][8].CLK
clock => registers[26][9].CLK
clock => registers[26][10].CLK
clock => registers[26][11].CLK
clock => registers[26][12].CLK
clock => registers[26][13].CLK
clock => registers[26][14].CLK
clock => registers[26][15].CLK
clock => registers[26][16].CLK
clock => registers[26][17].CLK
clock => registers[26][18].CLK
clock => registers[26][19].CLK
clock => registers[26][20].CLK
clock => registers[26][21].CLK
clock => registers[26][22].CLK
clock => registers[26][23].CLK
clock => registers[26][24].CLK
clock => registers[26][25].CLK
clock => registers[26][26].CLK
clock => registers[26][27].CLK
clock => registers[26][28].CLK
clock => registers[26][29].CLK
clock => registers[26][30].CLK
clock => registers[26][31].CLK
clock => registers[27][0].CLK
clock => registers[27][1].CLK
clock => registers[27][2].CLK
clock => registers[27][3].CLK
clock => registers[27][4].CLK
clock => registers[27][5].CLK
clock => registers[27][6].CLK
clock => registers[27][7].CLK
clock => registers[27][8].CLK
clock => registers[27][9].CLK
clock => registers[27][10].CLK
clock => registers[27][11].CLK
clock => registers[27][12].CLK
clock => registers[27][13].CLK
clock => registers[27][14].CLK
clock => registers[27][15].CLK
clock => registers[27][16].CLK
clock => registers[27][17].CLK
clock => registers[27][18].CLK
clock => registers[27][19].CLK
clock => registers[27][20].CLK
clock => registers[27][21].CLK
clock => registers[27][22].CLK
clock => registers[27][23].CLK
clock => registers[27][24].CLK
clock => registers[27][25].CLK
clock => registers[27][26].CLK
clock => registers[27][27].CLK
clock => registers[27][28].CLK
clock => registers[27][29].CLK
clock => registers[27][30].CLK
clock => registers[27][31].CLK
clock => registers[28][0].CLK
clock => registers[28][1].CLK
clock => registers[28][2].CLK
clock => registers[28][3].CLK
clock => registers[28][4].CLK
clock => registers[28][5].CLK
clock => registers[28][6].CLK
clock => registers[28][7].CLK
clock => registers[28][8].CLK
clock => registers[28][9].CLK
clock => registers[28][10].CLK
clock => registers[28][11].CLK
clock => registers[28][12].CLK
clock => registers[28][13].CLK
clock => registers[28][14].CLK
clock => registers[28][15].CLK
clock => registers[28][16].CLK
clock => registers[28][17].CLK
clock => registers[28][18].CLK
clock => registers[28][19].CLK
clock => registers[28][20].CLK
clock => registers[28][21].CLK
clock => registers[28][22].CLK
clock => registers[28][23].CLK
clock => registers[28][24].CLK
clock => registers[28][25].CLK
clock => registers[28][26].CLK
clock => registers[28][27].CLK
clock => registers[28][28].CLK
clock => registers[28][29].CLK
clock => registers[28][30].CLK
clock => registers[28][31].CLK
clock => registers[29][0].CLK
clock => registers[29][1].CLK
clock => registers[29][2].CLK
clock => registers[29][3].CLK
clock => registers[29][4].CLK
clock => registers[29][5].CLK
clock => registers[29][6].CLK
clock => registers[29][7].CLK
clock => registers[29][8].CLK
clock => registers[29][9].CLK
clock => registers[29][10].CLK
clock => registers[29][11].CLK
clock => registers[29][12].CLK
clock => registers[29][13].CLK
clock => registers[29][14].CLK
clock => registers[29][15].CLK
clock => registers[29][16].CLK
clock => registers[29][17].CLK
clock => registers[29][18].CLK
clock => registers[29][19].CLK
clock => registers[29][20].CLK
clock => registers[29][21].CLK
clock => registers[29][22].CLK
clock => registers[29][23].CLK
clock => registers[29][24].CLK
clock => registers[29][25].CLK
clock => registers[29][26].CLK
clock => registers[29][27].CLK
clock => registers[29][28].CLK
clock => registers[29][29].CLK
clock => registers[29][30].CLK
clock => registers[29][31].CLK
clock => registers[30][0].CLK
clock => registers[30][1].CLK
clock => registers[30][2].CLK
clock => registers[30][3].CLK
clock => registers[30][4].CLK
clock => registers[30][5].CLK
clock => registers[30][6].CLK
clock => registers[30][7].CLK
clock => registers[30][8].CLK
clock => registers[30][9].CLK
clock => registers[30][10].CLK
clock => registers[30][11].CLK
clock => registers[30][12].CLK
clock => registers[30][13].CLK
clock => registers[30][14].CLK
clock => registers[30][15].CLK
clock => registers[30][16].CLK
clock => registers[30][17].CLK
clock => registers[30][18].CLK
clock => registers[30][19].CLK
clock => registers[30][20].CLK
clock => registers[30][21].CLK
clock => registers[30][22].CLK
clock => registers[30][23].CLK
clock => registers[30][24].CLK
clock => registers[30][25].CLK
clock => registers[30][26].CLK
clock => registers[30][27].CLK
clock => registers[30][28].CLK
clock => registers[30][29].CLK
clock => registers[30][30].CLK
clock => registers[30][31].CLK
clock => registers[31][0].CLK
clock => registers[31][1].CLK
clock => registers[31][2].CLK
clock => registers[31][3].CLK
clock => registers[31][4].CLK
clock => registers[31][5].CLK
clock => registers[31][6].CLK
clock => registers[31][7].CLK
clock => registers[31][8].CLK
clock => registers[31][9].CLK
clock => registers[31][10].CLK
clock => registers[31][11].CLK
clock => registers[31][12].CLK
clock => registers[31][13].CLK
clock => registers[31][14].CLK
clock => registers[31][15].CLK
clock => registers[31][16].CLK
clock => registers[31][17].CLK
clock => registers[31][18].CLK
clock => registers[31][19].CLK
clock => registers[31][20].CLK
clock => registers[31][21].CLK
clock => registers[31][22].CLK
clock => registers[31][23].CLK
clock => registers[31][24].CLK
clock => registers[31][25].CLK
clock => registers[31][26].CLK
clock => registers[31][27].CLK
clock => registers[31][28].CLK
clock => registers[31][29].CLK
clock => registers[31][30].CLK
clock => registers[31][31].CLK
clock => datab[0]~reg0.CLK
clock => datab[1]~reg0.CLK
clock => datab[2]~reg0.CLK
clock => datab[3]~reg0.CLK
clock => datab[4]~reg0.CLK
clock => datab[5]~reg0.CLK
clock => datab[6]~reg0.CLK
clock => datab[7]~reg0.CLK
clock => datab[8]~reg0.CLK
clock => datab[9]~reg0.CLK
clock => datab[10]~reg0.CLK
clock => datab[11]~reg0.CLK
clock => datab[12]~reg0.CLK
clock => datab[13]~reg0.CLK
clock => datab[14]~reg0.CLK
clock => datab[15]~reg0.CLK
clock => datab[16]~reg0.CLK
clock => datab[17]~reg0.CLK
clock => datab[18]~reg0.CLK
clock => datab[19]~reg0.CLK
clock => datab[20]~reg0.CLK
clock => datab[21]~reg0.CLK
clock => datab[22]~reg0.CLK
clock => datab[23]~reg0.CLK
clock => datab[24]~reg0.CLK
clock => datab[25]~reg0.CLK
clock => datab[26]~reg0.CLK
clock => datab[27]~reg0.CLK
clock => datab[28]~reg0.CLK
clock => datab[29]~reg0.CLK
clock => datab[30]~reg0.CLK
clock => datab[31]~reg0.CLK
clock => dataa[0]~reg0.CLK
clock => dataa[1]~reg0.CLK
clock => dataa[2]~reg0.CLK
clock => dataa[3]~reg0.CLK
clock => dataa[4]~reg0.CLK
clock => dataa[5]~reg0.CLK
clock => dataa[6]~reg0.CLK
clock => dataa[7]~reg0.CLK
clock => dataa[8]~reg0.CLK
clock => dataa[9]~reg0.CLK
clock => dataa[10]~reg0.CLK
clock => dataa[11]~reg0.CLK
clock => dataa[12]~reg0.CLK
clock => dataa[13]~reg0.CLK
clock => dataa[14]~reg0.CLK
clock => dataa[15]~reg0.CLK
clock => dataa[16]~reg0.CLK
clock => dataa[17]~reg0.CLK
clock => dataa[18]~reg0.CLK
clock => dataa[19]~reg0.CLK
clock => dataa[20]~reg0.CLK
clock => dataa[21]~reg0.CLK
clock => dataa[22]~reg0.CLK
clock => dataa[23]~reg0.CLK
clock => dataa[24]~reg0.CLK
clock => dataa[25]~reg0.CLK
clock => dataa[26]~reg0.CLK
clock => dataa[27]~reg0.CLK
clock => dataa[28]~reg0.CLK
clock => dataa[29]~reg0.CLK
clock => dataa[30]~reg0.CLK
clock => dataa[31]~reg0.CLK
reset => ~NO_FANOUT~
addra[0] => Mux32.IN4
addra[0] => Mux33.IN4
addra[0] => Mux34.IN4
addra[0] => Mux35.IN4
addra[0] => Mux36.IN4
addra[0] => Mux37.IN4
addra[0] => Mux38.IN4
addra[0] => Mux39.IN4
addra[0] => Mux40.IN4
addra[0] => Mux41.IN4
addra[0] => Mux42.IN4
addra[0] => Mux43.IN4
addra[0] => Mux44.IN4
addra[0] => Mux45.IN4
addra[0] => Mux46.IN4
addra[0] => Mux47.IN4
addra[0] => Mux48.IN4
addra[0] => Mux49.IN4
addra[0] => Mux50.IN4
addra[0] => Mux51.IN4
addra[0] => Mux52.IN4
addra[0] => Mux53.IN4
addra[0] => Mux54.IN4
addra[0] => Mux55.IN4
addra[0] => Mux56.IN4
addra[0] => Mux57.IN4
addra[0] => Mux58.IN4
addra[0] => Mux59.IN4
addra[0] => Mux60.IN4
addra[0] => Mux61.IN4
addra[0] => Mux62.IN4
addra[0] => Mux63.IN4
addra[1] => Mux32.IN3
addra[1] => Mux33.IN3
addra[1] => Mux34.IN3
addra[1] => Mux35.IN3
addra[1] => Mux36.IN3
addra[1] => Mux37.IN3
addra[1] => Mux38.IN3
addra[1] => Mux39.IN3
addra[1] => Mux40.IN3
addra[1] => Mux41.IN3
addra[1] => Mux42.IN3
addra[1] => Mux43.IN3
addra[1] => Mux44.IN3
addra[1] => Mux45.IN3
addra[1] => Mux46.IN3
addra[1] => Mux47.IN3
addra[1] => Mux48.IN3
addra[1] => Mux49.IN3
addra[1] => Mux50.IN3
addra[1] => Mux51.IN3
addra[1] => Mux52.IN3
addra[1] => Mux53.IN3
addra[1] => Mux54.IN3
addra[1] => Mux55.IN3
addra[1] => Mux56.IN3
addra[1] => Mux57.IN3
addra[1] => Mux58.IN3
addra[1] => Mux59.IN3
addra[1] => Mux60.IN3
addra[1] => Mux61.IN3
addra[1] => Mux62.IN3
addra[1] => Mux63.IN3
addra[2] => Mux32.IN2
addra[2] => Mux33.IN2
addra[2] => Mux34.IN2
addra[2] => Mux35.IN2
addra[2] => Mux36.IN2
addra[2] => Mux37.IN2
addra[2] => Mux38.IN2
addra[2] => Mux39.IN2
addra[2] => Mux40.IN2
addra[2] => Mux41.IN2
addra[2] => Mux42.IN2
addra[2] => Mux43.IN2
addra[2] => Mux44.IN2
addra[2] => Mux45.IN2
addra[2] => Mux46.IN2
addra[2] => Mux47.IN2
addra[2] => Mux48.IN2
addra[2] => Mux49.IN2
addra[2] => Mux50.IN2
addra[2] => Mux51.IN2
addra[2] => Mux52.IN2
addra[2] => Mux53.IN2
addra[2] => Mux54.IN2
addra[2] => Mux55.IN2
addra[2] => Mux56.IN2
addra[2] => Mux57.IN2
addra[2] => Mux58.IN2
addra[2] => Mux59.IN2
addra[2] => Mux60.IN2
addra[2] => Mux61.IN2
addra[2] => Mux62.IN2
addra[2] => Mux63.IN2
addra[3] => Mux32.IN1
addra[3] => Mux33.IN1
addra[3] => Mux34.IN1
addra[3] => Mux35.IN1
addra[3] => Mux36.IN1
addra[3] => Mux37.IN1
addra[3] => Mux38.IN1
addra[3] => Mux39.IN1
addra[3] => Mux40.IN1
addra[3] => Mux41.IN1
addra[3] => Mux42.IN1
addra[3] => Mux43.IN1
addra[3] => Mux44.IN1
addra[3] => Mux45.IN1
addra[3] => Mux46.IN1
addra[3] => Mux47.IN1
addra[3] => Mux48.IN1
addra[3] => Mux49.IN1
addra[3] => Mux50.IN1
addra[3] => Mux51.IN1
addra[3] => Mux52.IN1
addra[3] => Mux53.IN1
addra[3] => Mux54.IN1
addra[3] => Mux55.IN1
addra[3] => Mux56.IN1
addra[3] => Mux57.IN1
addra[3] => Mux58.IN1
addra[3] => Mux59.IN1
addra[3] => Mux60.IN1
addra[3] => Mux61.IN1
addra[3] => Mux62.IN1
addra[3] => Mux63.IN1
addra[4] => Mux32.IN0
addra[4] => Mux33.IN0
addra[4] => Mux34.IN0
addra[4] => Mux35.IN0
addra[4] => Mux36.IN0
addra[4] => Mux37.IN0
addra[4] => Mux38.IN0
addra[4] => Mux39.IN0
addra[4] => Mux40.IN0
addra[4] => Mux41.IN0
addra[4] => Mux42.IN0
addra[4] => Mux43.IN0
addra[4] => Mux44.IN0
addra[4] => Mux45.IN0
addra[4] => Mux46.IN0
addra[4] => Mux47.IN0
addra[4] => Mux48.IN0
addra[4] => Mux49.IN0
addra[4] => Mux50.IN0
addra[4] => Mux51.IN0
addra[4] => Mux52.IN0
addra[4] => Mux53.IN0
addra[4] => Mux54.IN0
addra[4] => Mux55.IN0
addra[4] => Mux56.IN0
addra[4] => Mux57.IN0
addra[4] => Mux58.IN0
addra[4] => Mux59.IN0
addra[4] => Mux60.IN0
addra[4] => Mux61.IN0
addra[4] => Mux62.IN0
addra[4] => Mux63.IN0
dataa[0] <= dataa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[1] <= dataa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[2] <= dataa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[3] <= dataa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[4] <= dataa[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[5] <= dataa[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[6] <= dataa[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[7] <= dataa[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] <= dataa[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[9] <= dataa[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] <= dataa[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[11] <= dataa[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[12] <= dataa[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[13] <= dataa[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[14] <= dataa[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[15] <= dataa[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[16] <= dataa[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[17] <= dataa[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[18] <= dataa[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[19] <= dataa[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[20] <= dataa[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[21] <= dataa[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[22] <= dataa[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[23] <= dataa[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[24] <= dataa[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[25] <= dataa[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[26] <= dataa[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[27] <= dataa[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[28] <= dataa[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[29] <= dataa[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[30] <= dataa[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[31] <= dataa[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
addrb[0] => Mux64.IN4
addrb[0] => Mux65.IN4
addrb[0] => Mux66.IN4
addrb[0] => Mux67.IN4
addrb[0] => Mux68.IN4
addrb[0] => Mux69.IN4
addrb[0] => Mux70.IN4
addrb[0] => Mux71.IN4
addrb[0] => Mux72.IN4
addrb[0] => Mux73.IN4
addrb[0] => Mux74.IN4
addrb[0] => Mux75.IN4
addrb[0] => Mux76.IN4
addrb[0] => Mux77.IN4
addrb[0] => Mux78.IN4
addrb[0] => Mux79.IN4
addrb[0] => Mux80.IN4
addrb[0] => Mux81.IN4
addrb[0] => Mux82.IN4
addrb[0] => Mux83.IN4
addrb[0] => Mux84.IN4
addrb[0] => Mux85.IN4
addrb[0] => Mux86.IN4
addrb[0] => Mux87.IN4
addrb[0] => Mux88.IN4
addrb[0] => Mux89.IN4
addrb[0] => Mux90.IN4
addrb[0] => Mux91.IN4
addrb[0] => Mux92.IN4
addrb[0] => Mux93.IN4
addrb[0] => Mux94.IN4
addrb[0] => Mux95.IN4
addrb[1] => Mux64.IN3
addrb[1] => Mux65.IN3
addrb[1] => Mux66.IN3
addrb[1] => Mux67.IN3
addrb[1] => Mux68.IN3
addrb[1] => Mux69.IN3
addrb[1] => Mux70.IN3
addrb[1] => Mux71.IN3
addrb[1] => Mux72.IN3
addrb[1] => Mux73.IN3
addrb[1] => Mux74.IN3
addrb[1] => Mux75.IN3
addrb[1] => Mux76.IN3
addrb[1] => Mux77.IN3
addrb[1] => Mux78.IN3
addrb[1] => Mux79.IN3
addrb[1] => Mux80.IN3
addrb[1] => Mux81.IN3
addrb[1] => Mux82.IN3
addrb[1] => Mux83.IN3
addrb[1] => Mux84.IN3
addrb[1] => Mux85.IN3
addrb[1] => Mux86.IN3
addrb[1] => Mux87.IN3
addrb[1] => Mux88.IN3
addrb[1] => Mux89.IN3
addrb[1] => Mux90.IN3
addrb[1] => Mux91.IN3
addrb[1] => Mux92.IN3
addrb[1] => Mux93.IN3
addrb[1] => Mux94.IN3
addrb[1] => Mux95.IN3
addrb[2] => Mux64.IN2
addrb[2] => Mux65.IN2
addrb[2] => Mux66.IN2
addrb[2] => Mux67.IN2
addrb[2] => Mux68.IN2
addrb[2] => Mux69.IN2
addrb[2] => Mux70.IN2
addrb[2] => Mux71.IN2
addrb[2] => Mux72.IN2
addrb[2] => Mux73.IN2
addrb[2] => Mux74.IN2
addrb[2] => Mux75.IN2
addrb[2] => Mux76.IN2
addrb[2] => Mux77.IN2
addrb[2] => Mux78.IN2
addrb[2] => Mux79.IN2
addrb[2] => Mux80.IN2
addrb[2] => Mux81.IN2
addrb[2] => Mux82.IN2
addrb[2] => Mux83.IN2
addrb[2] => Mux84.IN2
addrb[2] => Mux85.IN2
addrb[2] => Mux86.IN2
addrb[2] => Mux87.IN2
addrb[2] => Mux88.IN2
addrb[2] => Mux89.IN2
addrb[2] => Mux90.IN2
addrb[2] => Mux91.IN2
addrb[2] => Mux92.IN2
addrb[2] => Mux93.IN2
addrb[2] => Mux94.IN2
addrb[2] => Mux95.IN2
addrb[3] => Mux64.IN1
addrb[3] => Mux65.IN1
addrb[3] => Mux66.IN1
addrb[3] => Mux67.IN1
addrb[3] => Mux68.IN1
addrb[3] => Mux69.IN1
addrb[3] => Mux70.IN1
addrb[3] => Mux71.IN1
addrb[3] => Mux72.IN1
addrb[3] => Mux73.IN1
addrb[3] => Mux74.IN1
addrb[3] => Mux75.IN1
addrb[3] => Mux76.IN1
addrb[3] => Mux77.IN1
addrb[3] => Mux78.IN1
addrb[3] => Mux79.IN1
addrb[3] => Mux80.IN1
addrb[3] => Mux81.IN1
addrb[3] => Mux82.IN1
addrb[3] => Mux83.IN1
addrb[3] => Mux84.IN1
addrb[3] => Mux85.IN1
addrb[3] => Mux86.IN1
addrb[3] => Mux87.IN1
addrb[3] => Mux88.IN1
addrb[3] => Mux89.IN1
addrb[3] => Mux90.IN1
addrb[3] => Mux91.IN1
addrb[3] => Mux92.IN1
addrb[3] => Mux93.IN1
addrb[3] => Mux94.IN1
addrb[3] => Mux95.IN1
addrb[4] => Mux64.IN0
addrb[4] => Mux65.IN0
addrb[4] => Mux66.IN0
addrb[4] => Mux67.IN0
addrb[4] => Mux68.IN0
addrb[4] => Mux69.IN0
addrb[4] => Mux70.IN0
addrb[4] => Mux71.IN0
addrb[4] => Mux72.IN0
addrb[4] => Mux73.IN0
addrb[4] => Mux74.IN0
addrb[4] => Mux75.IN0
addrb[4] => Mux76.IN0
addrb[4] => Mux77.IN0
addrb[4] => Mux78.IN0
addrb[4] => Mux79.IN0
addrb[4] => Mux80.IN0
addrb[4] => Mux81.IN0
addrb[4] => Mux82.IN0
addrb[4] => Mux83.IN0
addrb[4] => Mux84.IN0
addrb[4] => Mux85.IN0
addrb[4] => Mux86.IN0
addrb[4] => Mux87.IN0
addrb[4] => Mux88.IN0
addrb[4] => Mux89.IN0
addrb[4] => Mux90.IN0
addrb[4] => Mux91.IN0
addrb[4] => Mux92.IN0
addrb[4] => Mux93.IN0
addrb[4] => Mux94.IN0
addrb[4] => Mux95.IN0
datab[0] <= datab[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[1] <= datab[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[2] <= datab[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[3] <= datab[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[4] <= datab[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[5] <= datab[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[6] <= datab[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[7] <= datab[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[8] <= datab[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[9] <= datab[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[10] <= datab[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[11] <= datab[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[12] <= datab[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[13] <= datab[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[14] <= datab[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[15] <= datab[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[16] <= datab[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[17] <= datab[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[18] <= datab[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[19] <= datab[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[20] <= datab[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[21] <= datab[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[22] <= datab[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[23] <= datab[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[24] <= datab[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[25] <= datab[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[26] <= datab[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[27] <= datab[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[28] <= datab[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[29] <= datab[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[30] <= datab[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[31] <= datab[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
enc => registers[0][0].ENA
enc => registers[0][1].ENA
enc => registers[0][2].ENA
enc => registers[0][3].ENA
enc => registers[0][4].ENA
enc => registers[0][5].ENA
enc => registers[0][6].ENA
enc => registers[0][7].ENA
enc => registers[0][8].ENA
enc => registers[0][9].ENA
enc => registers[0][10].ENA
enc => registers[0][11].ENA
enc => registers[0][12].ENA
enc => registers[0][13].ENA
enc => registers[0][14].ENA
enc => registers[0][15].ENA
enc => registers[0][16].ENA
enc => registers[0][17].ENA
enc => registers[0][18].ENA
enc => registers[0][19].ENA
enc => registers[0][20].ENA
enc => registers[0][21].ENA
enc => registers[0][22].ENA
enc => registers[0][23].ENA
enc => registers[0][24].ENA
enc => registers[0][25].ENA
enc => registers[0][26].ENA
enc => registers[0][27].ENA
enc => registers[0][28].ENA
enc => registers[0][29].ENA
enc => registers[0][30].ENA
enc => registers[0][31].ENA
enc => registers[1][0].ENA
enc => registers[1][1].ENA
enc => registers[1][2].ENA
enc => registers[1][3].ENA
enc => registers[1][4].ENA
enc => registers[1][5].ENA
enc => registers[1][6].ENA
enc => registers[1][7].ENA
enc => registers[1][8].ENA
enc => registers[1][9].ENA
enc => registers[1][10].ENA
enc => registers[1][11].ENA
enc => registers[1][12].ENA
enc => registers[1][13].ENA
enc => registers[1][14].ENA
enc => registers[1][15].ENA
enc => registers[1][16].ENA
enc => registers[1][17].ENA
enc => registers[1][18].ENA
enc => registers[1][19].ENA
enc => registers[1][20].ENA
enc => registers[1][21].ENA
enc => registers[1][22].ENA
enc => registers[1][23].ENA
enc => registers[1][24].ENA
enc => registers[1][25].ENA
enc => registers[1][26].ENA
enc => registers[1][27].ENA
enc => registers[1][28].ENA
enc => registers[1][29].ENA
enc => registers[1][30].ENA
enc => registers[1][31].ENA
enc => registers[2][0].ENA
enc => registers[2][1].ENA
enc => registers[2][2].ENA
enc => registers[2][3].ENA
enc => registers[2][4].ENA
enc => registers[2][5].ENA
enc => registers[2][6].ENA
enc => registers[2][7].ENA
enc => registers[2][8].ENA
enc => registers[2][9].ENA
enc => registers[2][10].ENA
enc => registers[2][11].ENA
enc => registers[2][12].ENA
enc => registers[2][13].ENA
enc => registers[2][14].ENA
enc => registers[2][15].ENA
enc => registers[2][16].ENA
enc => registers[2][17].ENA
enc => registers[2][18].ENA
enc => registers[2][19].ENA
enc => registers[2][20].ENA
enc => registers[2][21].ENA
enc => registers[2][22].ENA
enc => registers[2][23].ENA
enc => registers[2][24].ENA
enc => registers[2][25].ENA
enc => registers[2][26].ENA
enc => registers[2][27].ENA
enc => registers[2][28].ENA
enc => registers[2][29].ENA
enc => registers[2][30].ENA
enc => registers[2][31].ENA
enc => registers[3][0].ENA
enc => registers[3][1].ENA
enc => registers[3][2].ENA
enc => registers[3][3].ENA
enc => registers[3][4].ENA
enc => registers[3][5].ENA
enc => registers[3][6].ENA
enc => registers[3][7].ENA
enc => registers[3][8].ENA
enc => registers[3][9].ENA
enc => registers[3][10].ENA
enc => registers[3][11].ENA
enc => registers[3][12].ENA
enc => registers[3][13].ENA
enc => registers[3][14].ENA
enc => registers[3][15].ENA
enc => registers[3][16].ENA
enc => registers[3][17].ENA
enc => registers[3][18].ENA
enc => registers[3][19].ENA
enc => registers[3][20].ENA
enc => registers[3][21].ENA
enc => registers[3][22].ENA
enc => registers[3][23].ENA
enc => registers[3][24].ENA
enc => registers[3][25].ENA
enc => registers[3][26].ENA
enc => registers[3][27].ENA
enc => registers[3][28].ENA
enc => registers[3][29].ENA
enc => registers[3][30].ENA
enc => registers[3][31].ENA
enc => registers[4][0].ENA
enc => registers[4][1].ENA
enc => registers[4][2].ENA
enc => registers[4][3].ENA
enc => registers[4][4].ENA
enc => registers[4][5].ENA
enc => registers[4][6].ENA
enc => registers[4][7].ENA
enc => registers[4][8].ENA
enc => registers[4][9].ENA
enc => registers[4][10].ENA
enc => registers[4][11].ENA
enc => registers[4][12].ENA
enc => registers[4][13].ENA
enc => registers[4][14].ENA
enc => registers[4][15].ENA
enc => registers[4][16].ENA
enc => registers[4][17].ENA
enc => registers[4][18].ENA
enc => registers[4][19].ENA
enc => registers[4][20].ENA
enc => registers[4][21].ENA
enc => registers[4][22].ENA
enc => registers[4][23].ENA
enc => registers[4][24].ENA
enc => registers[4][25].ENA
enc => registers[4][26].ENA
enc => registers[4][27].ENA
enc => registers[4][28].ENA
enc => registers[4][29].ENA
enc => registers[4][30].ENA
enc => registers[4][31].ENA
enc => registers[5][0].ENA
enc => registers[5][1].ENA
enc => registers[5][2].ENA
enc => registers[5][3].ENA
enc => registers[5][4].ENA
enc => registers[5][5].ENA
enc => registers[5][6].ENA
enc => registers[5][7].ENA
enc => registers[5][8].ENA
enc => registers[5][9].ENA
enc => registers[5][10].ENA
enc => registers[5][11].ENA
enc => registers[5][12].ENA
enc => registers[5][13].ENA
enc => registers[5][14].ENA
enc => registers[5][15].ENA
enc => registers[5][16].ENA
enc => registers[5][17].ENA
enc => registers[5][18].ENA
enc => registers[5][19].ENA
enc => registers[5][20].ENA
enc => registers[5][21].ENA
enc => registers[5][22].ENA
enc => registers[5][23].ENA
enc => registers[5][24].ENA
enc => registers[5][25].ENA
enc => registers[5][26].ENA
enc => registers[5][27].ENA
enc => registers[5][28].ENA
enc => registers[5][29].ENA
enc => registers[5][30].ENA
enc => registers[5][31].ENA
enc => registers[6][0].ENA
enc => registers[6][1].ENA
enc => registers[6][2].ENA
enc => registers[6][3].ENA
enc => registers[6][4].ENA
enc => registers[6][5].ENA
enc => registers[6][6].ENA
enc => registers[6][7].ENA
enc => registers[6][8].ENA
enc => registers[6][9].ENA
enc => registers[6][10].ENA
enc => registers[6][11].ENA
enc => registers[6][12].ENA
enc => registers[6][13].ENA
enc => registers[6][14].ENA
enc => registers[6][15].ENA
enc => registers[6][16].ENA
enc => registers[6][17].ENA
enc => registers[6][18].ENA
enc => registers[6][19].ENA
enc => registers[6][20].ENA
enc => registers[6][21].ENA
enc => registers[6][22].ENA
enc => registers[6][23].ENA
enc => registers[6][24].ENA
enc => registers[6][25].ENA
enc => registers[6][26].ENA
enc => registers[6][27].ENA
enc => registers[6][28].ENA
enc => registers[6][29].ENA
enc => registers[6][30].ENA
enc => registers[6][31].ENA
enc => registers[7][0].ENA
enc => registers[7][1].ENA
enc => registers[7][2].ENA
enc => registers[7][3].ENA
enc => registers[7][4].ENA
enc => registers[7][5].ENA
enc => registers[7][6].ENA
enc => registers[7][7].ENA
enc => registers[7][8].ENA
enc => registers[7][9].ENA
enc => registers[7][10].ENA
enc => registers[7][11].ENA
enc => registers[7][12].ENA
enc => registers[7][13].ENA
enc => registers[7][14].ENA
enc => registers[7][15].ENA
enc => registers[7][16].ENA
enc => registers[7][17].ENA
enc => registers[7][18].ENA
enc => registers[7][19].ENA
enc => registers[7][20].ENA
enc => registers[7][21].ENA
enc => registers[7][22].ENA
enc => registers[7][23].ENA
enc => registers[7][24].ENA
enc => registers[7][25].ENA
enc => registers[7][26].ENA
enc => registers[7][27].ENA
enc => registers[7][28].ENA
enc => registers[7][29].ENA
enc => registers[7][30].ENA
enc => registers[7][31].ENA
enc => registers[8][0].ENA
enc => registers[8][1].ENA
enc => registers[8][2].ENA
enc => registers[8][3].ENA
enc => registers[8][4].ENA
enc => registers[8][5].ENA
enc => registers[8][6].ENA
enc => registers[8][7].ENA
enc => registers[8][8].ENA
enc => registers[8][9].ENA
enc => registers[8][10].ENA
enc => registers[8][11].ENA
enc => registers[8][12].ENA
enc => registers[8][13].ENA
enc => registers[8][14].ENA
enc => registers[8][15].ENA
enc => registers[8][16].ENA
enc => registers[8][17].ENA
enc => registers[8][18].ENA
enc => registers[8][19].ENA
enc => registers[8][20].ENA
enc => registers[8][21].ENA
enc => registers[8][22].ENA
enc => registers[8][23].ENA
enc => registers[8][24].ENA
enc => registers[8][25].ENA
enc => registers[8][26].ENA
enc => registers[8][27].ENA
enc => registers[8][28].ENA
enc => registers[8][29].ENA
enc => registers[8][30].ENA
enc => registers[8][31].ENA
enc => registers[9][0].ENA
enc => registers[9][1].ENA
enc => registers[9][2].ENA
enc => registers[9][3].ENA
enc => registers[9][4].ENA
enc => registers[9][5].ENA
enc => registers[9][6].ENA
enc => registers[9][7].ENA
enc => registers[9][8].ENA
enc => registers[9][9].ENA
enc => registers[9][10].ENA
enc => registers[9][11].ENA
enc => registers[9][12].ENA
enc => registers[9][13].ENA
enc => registers[9][14].ENA
enc => registers[9][15].ENA
enc => registers[9][16].ENA
enc => registers[9][17].ENA
enc => registers[9][18].ENA
enc => registers[9][19].ENA
enc => registers[9][20].ENA
enc => registers[9][21].ENA
enc => registers[9][22].ENA
enc => registers[9][23].ENA
enc => registers[9][24].ENA
enc => registers[9][25].ENA
enc => registers[9][26].ENA
enc => registers[9][27].ENA
enc => registers[9][28].ENA
enc => registers[9][29].ENA
enc => registers[9][30].ENA
enc => registers[9][31].ENA
enc => registers[10][0].ENA
enc => registers[10][1].ENA
enc => registers[10][2].ENA
enc => registers[10][3].ENA
enc => registers[10][4].ENA
enc => registers[10][5].ENA
enc => registers[10][6].ENA
enc => registers[10][7].ENA
enc => registers[10][8].ENA
enc => registers[10][9].ENA
enc => registers[10][10].ENA
enc => registers[10][11].ENA
enc => registers[10][12].ENA
enc => registers[10][13].ENA
enc => registers[10][14].ENA
enc => registers[10][15].ENA
enc => registers[10][16].ENA
enc => registers[10][17].ENA
enc => registers[10][18].ENA
enc => registers[10][19].ENA
enc => registers[10][20].ENA
enc => registers[10][21].ENA
enc => registers[10][22].ENA
enc => registers[10][23].ENA
enc => registers[10][24].ENA
enc => registers[10][25].ENA
enc => registers[10][26].ENA
enc => registers[10][27].ENA
enc => registers[10][28].ENA
enc => registers[10][29].ENA
enc => registers[10][30].ENA
enc => registers[10][31].ENA
enc => registers[11][0].ENA
enc => registers[11][1].ENA
enc => registers[11][2].ENA
enc => registers[11][3].ENA
enc => registers[11][4].ENA
enc => registers[11][5].ENA
enc => registers[11][6].ENA
enc => registers[11][7].ENA
enc => registers[11][8].ENA
enc => registers[11][9].ENA
enc => registers[11][10].ENA
enc => registers[11][11].ENA
enc => registers[11][12].ENA
enc => registers[11][13].ENA
enc => registers[11][14].ENA
enc => registers[11][15].ENA
enc => registers[11][16].ENA
enc => registers[11][17].ENA
enc => registers[11][18].ENA
enc => registers[11][19].ENA
enc => registers[11][20].ENA
enc => registers[11][21].ENA
enc => registers[11][22].ENA
enc => registers[11][23].ENA
enc => registers[11][24].ENA
enc => registers[11][25].ENA
enc => registers[11][26].ENA
enc => registers[11][27].ENA
enc => registers[11][28].ENA
enc => registers[11][29].ENA
enc => registers[11][30].ENA
enc => registers[11][31].ENA
enc => registers[12][0].ENA
enc => registers[12][1].ENA
enc => registers[12][2].ENA
enc => registers[12][3].ENA
enc => registers[12][4].ENA
enc => registers[12][5].ENA
enc => registers[12][6].ENA
enc => registers[12][7].ENA
enc => registers[12][8].ENA
enc => registers[12][9].ENA
enc => registers[12][10].ENA
enc => registers[12][11].ENA
enc => registers[12][12].ENA
enc => registers[12][13].ENA
enc => registers[12][14].ENA
enc => registers[12][15].ENA
enc => registers[12][16].ENA
enc => registers[12][17].ENA
enc => registers[12][18].ENA
enc => registers[12][19].ENA
enc => registers[12][20].ENA
enc => registers[12][21].ENA
enc => registers[12][22].ENA
enc => registers[12][23].ENA
enc => registers[12][24].ENA
enc => registers[12][25].ENA
enc => registers[12][26].ENA
enc => registers[12][27].ENA
enc => registers[12][28].ENA
enc => registers[12][29].ENA
enc => registers[12][30].ENA
enc => registers[12][31].ENA
enc => registers[13][0].ENA
enc => registers[13][1].ENA
enc => registers[13][2].ENA
enc => registers[13][3].ENA
enc => registers[13][4].ENA
enc => registers[13][5].ENA
enc => registers[13][6].ENA
enc => registers[13][7].ENA
enc => registers[13][8].ENA
enc => registers[13][9].ENA
enc => registers[13][10].ENA
enc => registers[13][11].ENA
enc => registers[13][12].ENA
enc => registers[13][13].ENA
enc => registers[13][14].ENA
enc => registers[13][15].ENA
enc => registers[13][16].ENA
enc => registers[13][17].ENA
enc => registers[13][18].ENA
enc => registers[13][19].ENA
enc => registers[13][20].ENA
enc => registers[13][21].ENA
enc => registers[13][22].ENA
enc => registers[13][23].ENA
enc => registers[13][24].ENA
enc => registers[13][25].ENA
enc => registers[13][26].ENA
enc => registers[13][27].ENA
enc => registers[13][28].ENA
enc => registers[13][29].ENA
enc => registers[13][30].ENA
enc => registers[13][31].ENA
enc => registers[14][0].ENA
enc => registers[14][1].ENA
enc => registers[14][2].ENA
enc => registers[14][3].ENA
enc => registers[14][4].ENA
enc => registers[14][5].ENA
enc => registers[14][6].ENA
enc => registers[14][7].ENA
enc => registers[14][8].ENA
enc => registers[14][9].ENA
enc => registers[14][10].ENA
enc => registers[14][11].ENA
enc => registers[14][12].ENA
enc => registers[14][13].ENA
enc => registers[14][14].ENA
enc => registers[14][15].ENA
enc => registers[14][16].ENA
enc => registers[14][17].ENA
enc => registers[14][18].ENA
enc => registers[14][19].ENA
enc => registers[14][20].ENA
enc => registers[14][21].ENA
enc => registers[14][22].ENA
enc => registers[14][23].ENA
enc => registers[14][24].ENA
enc => registers[14][25].ENA
enc => registers[14][26].ENA
enc => registers[14][27].ENA
enc => registers[14][28].ENA
enc => registers[14][29].ENA
enc => registers[14][30].ENA
enc => registers[14][31].ENA
enc => registers[15][0].ENA
enc => registers[15][1].ENA
enc => registers[15][2].ENA
enc => registers[15][3].ENA
enc => registers[15][4].ENA
enc => registers[15][5].ENA
enc => registers[15][6].ENA
enc => registers[15][7].ENA
enc => registers[15][8].ENA
enc => registers[15][9].ENA
enc => registers[15][10].ENA
enc => registers[15][11].ENA
enc => registers[15][12].ENA
enc => registers[15][13].ENA
enc => registers[15][14].ENA
enc => registers[15][15].ENA
enc => registers[15][16].ENA
enc => registers[15][17].ENA
enc => registers[15][18].ENA
enc => registers[15][19].ENA
enc => registers[15][20].ENA
enc => registers[15][21].ENA
enc => registers[15][22].ENA
enc => registers[15][23].ENA
enc => registers[15][24].ENA
enc => registers[15][25].ENA
enc => registers[15][26].ENA
enc => registers[15][27].ENA
enc => registers[15][28].ENA
enc => registers[15][29].ENA
enc => registers[15][30].ENA
enc => registers[15][31].ENA
enc => registers[16][0].ENA
enc => registers[16][1].ENA
enc => registers[16][2].ENA
enc => registers[16][3].ENA
enc => registers[16][4].ENA
enc => registers[16][5].ENA
enc => registers[16][6].ENA
enc => registers[16][7].ENA
enc => registers[16][8].ENA
enc => registers[16][9].ENA
enc => registers[16][10].ENA
enc => registers[16][11].ENA
enc => registers[16][12].ENA
enc => registers[16][13].ENA
enc => registers[16][14].ENA
enc => registers[16][15].ENA
enc => registers[16][16].ENA
enc => registers[16][17].ENA
enc => registers[16][18].ENA
enc => registers[16][19].ENA
enc => registers[16][20].ENA
enc => registers[16][21].ENA
enc => registers[16][22].ENA
enc => registers[16][23].ENA
enc => registers[16][24].ENA
enc => registers[16][25].ENA
enc => registers[16][26].ENA
enc => registers[16][27].ENA
enc => registers[16][28].ENA
enc => registers[16][29].ENA
enc => registers[16][30].ENA
enc => registers[16][31].ENA
enc => registers[17][0].ENA
enc => registers[17][1].ENA
enc => registers[17][2].ENA
enc => registers[17][3].ENA
enc => registers[17][4].ENA
enc => registers[17][5].ENA
enc => registers[17][6].ENA
enc => registers[17][7].ENA
enc => registers[17][8].ENA
enc => registers[17][9].ENA
enc => registers[17][10].ENA
enc => registers[17][11].ENA
enc => registers[17][12].ENA
enc => registers[17][13].ENA
enc => registers[17][14].ENA
enc => registers[17][15].ENA
enc => registers[17][16].ENA
enc => registers[17][17].ENA
enc => registers[17][18].ENA
enc => registers[17][19].ENA
enc => registers[17][20].ENA
enc => registers[17][21].ENA
enc => registers[17][22].ENA
enc => registers[17][23].ENA
enc => registers[17][24].ENA
enc => registers[17][25].ENA
enc => registers[17][26].ENA
enc => registers[17][27].ENA
enc => registers[17][28].ENA
enc => registers[17][29].ENA
enc => registers[17][30].ENA
enc => registers[17][31].ENA
enc => registers[18][0].ENA
enc => registers[18][1].ENA
enc => registers[18][2].ENA
enc => registers[18][3].ENA
enc => registers[18][4].ENA
enc => registers[18][5].ENA
enc => registers[18][6].ENA
enc => registers[18][7].ENA
enc => registers[18][8].ENA
enc => registers[18][9].ENA
enc => registers[18][10].ENA
enc => registers[18][11].ENA
enc => registers[18][12].ENA
enc => registers[18][13].ENA
enc => registers[18][14].ENA
enc => registers[18][15].ENA
enc => registers[18][16].ENA
enc => registers[18][17].ENA
enc => registers[18][18].ENA
enc => registers[18][19].ENA
enc => registers[18][20].ENA
enc => registers[18][21].ENA
enc => registers[18][22].ENA
enc => registers[18][23].ENA
enc => registers[18][24].ENA
enc => registers[18][25].ENA
enc => registers[18][26].ENA
enc => registers[18][27].ENA
enc => registers[18][28].ENA
enc => registers[18][29].ENA
enc => registers[18][30].ENA
enc => registers[18][31].ENA
enc => registers[19][0].ENA
enc => registers[19][1].ENA
enc => registers[19][2].ENA
enc => registers[19][3].ENA
enc => registers[19][4].ENA
enc => registers[19][5].ENA
enc => registers[19][6].ENA
enc => registers[19][7].ENA
enc => registers[19][8].ENA
enc => registers[19][9].ENA
enc => registers[19][10].ENA
enc => registers[19][11].ENA
enc => registers[19][12].ENA
enc => registers[19][13].ENA
enc => registers[19][14].ENA
enc => registers[19][15].ENA
enc => registers[19][16].ENA
enc => registers[19][17].ENA
enc => registers[19][18].ENA
enc => registers[19][19].ENA
enc => registers[19][20].ENA
enc => registers[19][21].ENA
enc => registers[19][22].ENA
enc => registers[19][23].ENA
enc => registers[19][24].ENA
enc => registers[19][25].ENA
enc => registers[19][26].ENA
enc => registers[19][27].ENA
enc => registers[19][28].ENA
enc => registers[19][29].ENA
enc => registers[19][30].ENA
enc => registers[19][31].ENA
enc => registers[20][0].ENA
enc => registers[20][1].ENA
enc => registers[20][2].ENA
enc => registers[20][3].ENA
enc => registers[20][4].ENA
enc => registers[20][5].ENA
enc => registers[20][6].ENA
enc => registers[20][7].ENA
enc => registers[20][8].ENA
enc => registers[20][9].ENA
enc => registers[20][10].ENA
enc => registers[20][11].ENA
enc => registers[20][12].ENA
enc => registers[20][13].ENA
enc => registers[20][14].ENA
enc => registers[20][15].ENA
enc => registers[20][16].ENA
enc => registers[20][17].ENA
enc => registers[20][18].ENA
enc => registers[20][19].ENA
enc => registers[20][20].ENA
enc => registers[20][21].ENA
enc => registers[20][22].ENA
enc => registers[20][23].ENA
enc => registers[20][24].ENA
enc => registers[20][25].ENA
enc => registers[20][26].ENA
enc => registers[20][27].ENA
enc => registers[20][28].ENA
enc => registers[20][29].ENA
enc => registers[20][30].ENA
enc => registers[20][31].ENA
enc => registers[21][0].ENA
enc => registers[21][1].ENA
enc => registers[21][2].ENA
enc => registers[21][3].ENA
enc => registers[21][4].ENA
enc => registers[21][5].ENA
enc => registers[21][6].ENA
enc => registers[21][7].ENA
enc => registers[21][8].ENA
enc => registers[21][9].ENA
enc => registers[21][10].ENA
enc => registers[21][11].ENA
enc => registers[21][12].ENA
enc => registers[21][13].ENA
enc => registers[21][14].ENA
enc => registers[21][15].ENA
enc => registers[21][16].ENA
enc => registers[21][17].ENA
enc => registers[21][18].ENA
enc => registers[21][19].ENA
enc => registers[21][20].ENA
enc => registers[21][21].ENA
enc => registers[21][22].ENA
enc => registers[21][23].ENA
enc => registers[21][24].ENA
enc => registers[21][25].ENA
enc => registers[21][26].ENA
enc => registers[21][27].ENA
enc => registers[21][28].ENA
enc => registers[21][29].ENA
enc => registers[21][30].ENA
enc => registers[21][31].ENA
enc => registers[22][0].ENA
enc => registers[22][1].ENA
enc => registers[22][2].ENA
enc => registers[22][3].ENA
enc => registers[22][4].ENA
enc => registers[22][5].ENA
enc => registers[22][6].ENA
enc => registers[22][7].ENA
enc => registers[22][8].ENA
enc => registers[22][9].ENA
enc => registers[22][10].ENA
enc => registers[22][11].ENA
enc => registers[22][12].ENA
enc => registers[22][13].ENA
enc => registers[22][14].ENA
enc => registers[22][15].ENA
enc => registers[22][16].ENA
enc => registers[22][17].ENA
enc => registers[22][18].ENA
enc => registers[22][19].ENA
enc => registers[22][20].ENA
enc => registers[22][21].ENA
enc => registers[22][22].ENA
enc => registers[22][23].ENA
enc => registers[22][24].ENA
enc => registers[22][25].ENA
enc => registers[22][26].ENA
enc => registers[22][27].ENA
enc => registers[22][28].ENA
enc => registers[22][29].ENA
enc => registers[22][30].ENA
enc => registers[22][31].ENA
enc => registers[23][0].ENA
enc => registers[23][1].ENA
enc => registers[23][2].ENA
enc => registers[23][3].ENA
enc => registers[23][4].ENA
enc => registers[23][5].ENA
enc => registers[23][6].ENA
enc => registers[23][7].ENA
enc => registers[23][8].ENA
enc => registers[23][9].ENA
enc => registers[23][10].ENA
enc => registers[23][11].ENA
enc => registers[23][12].ENA
enc => registers[23][13].ENA
enc => registers[23][14].ENA
enc => registers[23][15].ENA
enc => registers[23][16].ENA
enc => registers[23][17].ENA
enc => registers[23][18].ENA
enc => registers[23][19].ENA
enc => registers[23][20].ENA
enc => registers[23][21].ENA
enc => registers[23][22].ENA
enc => registers[23][23].ENA
enc => registers[23][24].ENA
enc => registers[23][25].ENA
enc => registers[23][26].ENA
enc => registers[23][27].ENA
enc => registers[23][28].ENA
enc => registers[23][29].ENA
enc => registers[23][30].ENA
enc => registers[23][31].ENA
enc => registers[24][0].ENA
enc => registers[24][1].ENA
enc => registers[24][2].ENA
enc => registers[24][3].ENA
enc => registers[24][4].ENA
enc => registers[24][5].ENA
enc => registers[24][6].ENA
enc => registers[24][7].ENA
enc => registers[24][8].ENA
enc => registers[24][9].ENA
enc => registers[24][10].ENA
enc => registers[24][11].ENA
enc => registers[24][12].ENA
enc => registers[24][13].ENA
enc => registers[24][14].ENA
enc => registers[24][15].ENA
enc => registers[24][16].ENA
enc => registers[24][17].ENA
enc => registers[24][18].ENA
enc => registers[24][19].ENA
enc => registers[24][20].ENA
enc => registers[24][21].ENA
enc => registers[24][22].ENA
enc => registers[24][23].ENA
enc => registers[24][24].ENA
enc => registers[24][25].ENA
enc => registers[24][26].ENA
enc => registers[24][27].ENA
enc => registers[24][28].ENA
enc => registers[24][29].ENA
enc => registers[24][30].ENA
enc => registers[24][31].ENA
enc => registers[25][0].ENA
enc => registers[25][1].ENA
enc => registers[25][2].ENA
enc => registers[25][3].ENA
enc => registers[25][4].ENA
enc => registers[25][5].ENA
enc => registers[25][6].ENA
enc => registers[25][7].ENA
enc => registers[25][8].ENA
enc => registers[25][9].ENA
enc => registers[25][10].ENA
enc => registers[25][11].ENA
enc => registers[25][12].ENA
enc => registers[25][13].ENA
enc => registers[25][14].ENA
enc => registers[25][15].ENA
enc => registers[25][16].ENA
enc => registers[25][17].ENA
enc => registers[25][18].ENA
enc => registers[25][19].ENA
enc => registers[25][20].ENA
enc => registers[25][21].ENA
enc => registers[25][22].ENA
enc => registers[25][23].ENA
enc => registers[25][24].ENA
enc => registers[25][25].ENA
enc => registers[25][26].ENA
enc => registers[25][27].ENA
enc => registers[25][28].ENA
enc => registers[25][29].ENA
enc => registers[25][30].ENA
enc => registers[25][31].ENA
enc => registers[26][0].ENA
enc => registers[26][1].ENA
enc => registers[26][2].ENA
enc => registers[26][3].ENA
enc => registers[26][4].ENA
enc => registers[26][5].ENA
enc => registers[26][6].ENA
enc => registers[26][7].ENA
enc => registers[26][8].ENA
enc => registers[26][9].ENA
enc => registers[26][10].ENA
enc => registers[26][11].ENA
enc => registers[26][12].ENA
enc => registers[26][13].ENA
enc => registers[26][14].ENA
enc => registers[26][15].ENA
enc => registers[26][16].ENA
enc => registers[26][17].ENA
enc => registers[26][18].ENA
enc => registers[26][19].ENA
enc => registers[26][20].ENA
enc => registers[26][21].ENA
enc => registers[26][22].ENA
enc => registers[26][23].ENA
enc => registers[26][24].ENA
enc => registers[26][25].ENA
enc => registers[26][26].ENA
enc => registers[26][27].ENA
enc => registers[26][28].ENA
enc => registers[26][29].ENA
enc => registers[26][30].ENA
enc => registers[26][31].ENA
enc => registers[27][0].ENA
enc => registers[27][1].ENA
enc => registers[27][2].ENA
enc => registers[27][3].ENA
enc => registers[27][4].ENA
enc => registers[27][5].ENA
enc => registers[27][6].ENA
enc => registers[27][7].ENA
enc => registers[27][8].ENA
enc => registers[27][9].ENA
enc => registers[27][10].ENA
enc => registers[27][11].ENA
enc => registers[27][12].ENA
enc => registers[27][13].ENA
enc => registers[27][14].ENA
enc => registers[27][15].ENA
enc => registers[27][16].ENA
enc => registers[27][17].ENA
enc => registers[27][18].ENA
enc => registers[27][19].ENA
enc => registers[27][20].ENA
enc => registers[27][21].ENA
enc => registers[27][22].ENA
enc => registers[27][23].ENA
enc => registers[27][24].ENA
enc => registers[27][25].ENA
enc => registers[27][26].ENA
enc => registers[27][27].ENA
enc => registers[27][28].ENA
enc => registers[27][29].ENA
enc => registers[27][30].ENA
enc => registers[27][31].ENA
enc => registers[28][0].ENA
enc => registers[28][1].ENA
enc => registers[28][2].ENA
enc => registers[28][3].ENA
enc => registers[28][4].ENA
enc => registers[28][5].ENA
enc => registers[28][6].ENA
enc => registers[28][7].ENA
enc => registers[28][8].ENA
enc => registers[28][9].ENA
enc => registers[28][10].ENA
enc => registers[28][11].ENA
enc => registers[28][12].ENA
enc => registers[28][13].ENA
enc => registers[28][14].ENA
enc => registers[28][15].ENA
enc => registers[28][16].ENA
enc => registers[28][17].ENA
enc => registers[28][18].ENA
enc => registers[28][19].ENA
enc => registers[28][20].ENA
enc => registers[28][21].ENA
enc => registers[28][22].ENA
enc => registers[28][23].ENA
enc => registers[28][24].ENA
enc => registers[28][25].ENA
enc => registers[28][26].ENA
enc => registers[28][27].ENA
enc => registers[28][28].ENA
enc => registers[28][29].ENA
enc => registers[28][30].ENA
enc => registers[28][31].ENA
enc => registers[29][0].ENA
enc => registers[29][1].ENA
enc => registers[29][2].ENA
enc => registers[29][3].ENA
enc => registers[29][4].ENA
enc => registers[29][5].ENA
enc => registers[29][6].ENA
enc => registers[29][7].ENA
enc => registers[29][8].ENA
enc => registers[29][9].ENA
enc => registers[29][10].ENA
enc => registers[29][11].ENA
enc => registers[29][12].ENA
enc => registers[29][13].ENA
enc => registers[29][14].ENA
enc => registers[29][15].ENA
enc => registers[29][16].ENA
enc => registers[29][17].ENA
enc => registers[29][18].ENA
enc => registers[29][19].ENA
enc => registers[29][20].ENA
enc => registers[29][21].ENA
enc => registers[29][22].ENA
enc => registers[29][23].ENA
enc => registers[29][24].ENA
enc => registers[29][25].ENA
enc => registers[29][26].ENA
enc => registers[29][27].ENA
enc => registers[29][28].ENA
enc => registers[29][29].ENA
enc => registers[29][30].ENA
enc => registers[29][31].ENA
enc => registers[30][0].ENA
enc => registers[30][1].ENA
enc => registers[30][2].ENA
enc => registers[30][3].ENA
enc => registers[30][4].ENA
enc => registers[30][5].ENA
enc => registers[30][6].ENA
enc => registers[30][7].ENA
enc => registers[30][8].ENA
enc => registers[30][9].ENA
enc => registers[30][10].ENA
enc => registers[30][11].ENA
enc => registers[30][12].ENA
enc => registers[30][13].ENA
enc => registers[30][14].ENA
enc => registers[30][15].ENA
enc => registers[30][16].ENA
enc => registers[30][17].ENA
enc => registers[30][18].ENA
enc => registers[30][19].ENA
enc => registers[30][20].ENA
enc => registers[30][21].ENA
enc => registers[30][22].ENA
enc => registers[30][23].ENA
enc => registers[30][24].ENA
enc => registers[30][25].ENA
enc => registers[30][26].ENA
enc => registers[30][27].ENA
enc => registers[30][28].ENA
enc => registers[30][29].ENA
enc => registers[30][30].ENA
enc => registers[30][31].ENA
enc => registers[31][0].ENA
enc => registers[31][1].ENA
enc => registers[31][2].ENA
enc => registers[31][3].ENA
enc => registers[31][4].ENA
enc => registers[31][5].ENA
enc => registers[31][6].ENA
enc => registers[31][7].ENA
enc => registers[31][8].ENA
enc => registers[31][9].ENA
enc => registers[31][10].ENA
enc => registers[31][11].ENA
enc => registers[31][12].ENA
enc => registers[31][13].ENA
enc => registers[31][14].ENA
enc => registers[31][15].ENA
enc => registers[31][16].ENA
enc => registers[31][17].ENA
enc => registers[31][18].ENA
enc => registers[31][19].ENA
enc => registers[31][20].ENA
enc => registers[31][21].ENA
enc => registers[31][22].ENA
enc => registers[31][23].ENA
enc => registers[31][24].ENA
enc => registers[31][25].ENA
enc => registers[31][26].ENA
enc => registers[31][27].ENA
enc => registers[31][28].ENA
enc => registers[31][29].ENA
enc => registers[31][30].ENA
enc => registers[31][31].ENA
addrc[0] => Decoder0.IN4
addrc[1] => Decoder0.IN3
addrc[2] => Decoder0.IN2
addrc[3] => Decoder0.IN1
addrc[4] => Decoder0.IN0
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
addrout[0] => Mux0.IN4
addrout[0] => Mux1.IN4
addrout[0] => Mux2.IN4
addrout[0] => Mux3.IN4
addrout[0] => Mux4.IN4
addrout[0] => Mux5.IN4
addrout[0] => Mux6.IN4
addrout[0] => Mux7.IN4
addrout[0] => Mux8.IN4
addrout[0] => Mux9.IN4
addrout[0] => Mux10.IN4
addrout[0] => Mux11.IN4
addrout[0] => Mux12.IN4
addrout[0] => Mux13.IN4
addrout[0] => Mux14.IN4
addrout[0] => Mux15.IN4
addrout[0] => Mux16.IN4
addrout[0] => Mux17.IN4
addrout[0] => Mux18.IN4
addrout[0] => Mux19.IN4
addrout[0] => Mux20.IN4
addrout[0] => Mux21.IN4
addrout[0] => Mux22.IN4
addrout[0] => Mux23.IN4
addrout[0] => Mux24.IN4
addrout[0] => Mux25.IN4
addrout[0] => Mux26.IN4
addrout[0] => Mux27.IN4
addrout[0] => Mux28.IN4
addrout[0] => Mux29.IN4
addrout[0] => Mux30.IN4
addrout[0] => Mux31.IN4
addrout[1] => Mux0.IN3
addrout[1] => Mux1.IN3
addrout[1] => Mux2.IN3
addrout[1] => Mux3.IN3
addrout[1] => Mux4.IN3
addrout[1] => Mux5.IN3
addrout[1] => Mux6.IN3
addrout[1] => Mux7.IN3
addrout[1] => Mux8.IN3
addrout[1] => Mux9.IN3
addrout[1] => Mux10.IN3
addrout[1] => Mux11.IN3
addrout[1] => Mux12.IN3
addrout[1] => Mux13.IN3
addrout[1] => Mux14.IN3
addrout[1] => Mux15.IN3
addrout[1] => Mux16.IN3
addrout[1] => Mux17.IN3
addrout[1] => Mux18.IN3
addrout[1] => Mux19.IN3
addrout[1] => Mux20.IN3
addrout[1] => Mux21.IN3
addrout[1] => Mux22.IN3
addrout[1] => Mux23.IN3
addrout[1] => Mux24.IN3
addrout[1] => Mux25.IN3
addrout[1] => Mux26.IN3
addrout[1] => Mux27.IN3
addrout[1] => Mux28.IN3
addrout[1] => Mux29.IN3
addrout[1] => Mux30.IN3
addrout[1] => Mux31.IN3
addrout[2] => Mux0.IN2
addrout[2] => Mux1.IN2
addrout[2] => Mux2.IN2
addrout[2] => Mux3.IN2
addrout[2] => Mux4.IN2
addrout[2] => Mux5.IN2
addrout[2] => Mux6.IN2
addrout[2] => Mux7.IN2
addrout[2] => Mux8.IN2
addrout[2] => Mux9.IN2
addrout[2] => Mux10.IN2
addrout[2] => Mux11.IN2
addrout[2] => Mux12.IN2
addrout[2] => Mux13.IN2
addrout[2] => Mux14.IN2
addrout[2] => Mux15.IN2
addrout[2] => Mux16.IN2
addrout[2] => Mux17.IN2
addrout[2] => Mux18.IN2
addrout[2] => Mux19.IN2
addrout[2] => Mux20.IN2
addrout[2] => Mux21.IN2
addrout[2] => Mux22.IN2
addrout[2] => Mux23.IN2
addrout[2] => Mux24.IN2
addrout[2] => Mux25.IN2
addrout[2] => Mux26.IN2
addrout[2] => Mux27.IN2
addrout[2] => Mux28.IN2
addrout[2] => Mux29.IN2
addrout[2] => Mux30.IN2
addrout[2] => Mux31.IN2
addrout[3] => Mux0.IN1
addrout[3] => Mux1.IN1
addrout[3] => Mux2.IN1
addrout[3] => Mux3.IN1
addrout[3] => Mux4.IN1
addrout[3] => Mux5.IN1
addrout[3] => Mux6.IN1
addrout[3] => Mux7.IN1
addrout[3] => Mux8.IN1
addrout[3] => Mux9.IN1
addrout[3] => Mux10.IN1
addrout[3] => Mux11.IN1
addrout[3] => Mux12.IN1
addrout[3] => Mux13.IN1
addrout[3] => Mux14.IN1
addrout[3] => Mux15.IN1
addrout[3] => Mux16.IN1
addrout[3] => Mux17.IN1
addrout[3] => Mux18.IN1
addrout[3] => Mux19.IN1
addrout[3] => Mux20.IN1
addrout[3] => Mux21.IN1
addrout[3] => Mux22.IN1
addrout[3] => Mux23.IN1
addrout[3] => Mux24.IN1
addrout[3] => Mux25.IN1
addrout[3] => Mux26.IN1
addrout[3] => Mux27.IN1
addrout[3] => Mux28.IN1
addrout[3] => Mux29.IN1
addrout[3] => Mux30.IN1
addrout[3] => Mux31.IN1
addrout[4] => Mux0.IN0
addrout[4] => Mux1.IN0
addrout[4] => Mux2.IN0
addrout[4] => Mux3.IN0
addrout[4] => Mux4.IN0
addrout[4] => Mux5.IN0
addrout[4] => Mux6.IN0
addrout[4] => Mux7.IN0
addrout[4] => Mux8.IN0
addrout[4] => Mux9.IN0
addrout[4] => Mux10.IN0
addrout[4] => Mux11.IN0
addrout[4] => Mux12.IN0
addrout[4] => Mux13.IN0
addrout[4] => Mux14.IN0
addrout[4] => Mux15.IN0
addrout[4] => Mux16.IN0
addrout[4] => Mux17.IN0
addrout[4] => Mux18.IN0
addrout[4] => Mux19.IN0
addrout[4] => Mux20.IN0
addrout[4] => Mux21.IN0
addrout[4] => Mux22.IN0
addrout[4] => Mux23.IN0
addrout[4] => Mux24.IN0
addrout[4] => Mux25.IN0
addrout[4] => Mux26.IN0
addrout[4] => Mux27.IN0
addrout[4] => Mux28.IN0
addrout[4] => Mux29.IN0
addrout[4] => Mux30.IN0
addrout[4] => Mux31.IN0
regout[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Decode:DECODE|Comparator:ComparatorModule
a[0] => LessThan0.IN32
a[0] => LessThan1.IN32
a[0] => LessThan2.IN32
a[0] => LessThan3.IN32
a[0] => Equal0.IN31
a[1] => LessThan0.IN31
a[1] => LessThan1.IN31
a[1] => LessThan2.IN31
a[1] => LessThan3.IN31
a[1] => Equal0.IN30
a[2] => LessThan0.IN30
a[2] => LessThan1.IN30
a[2] => LessThan2.IN30
a[2] => LessThan3.IN30
a[2] => Equal0.IN29
a[3] => LessThan0.IN29
a[3] => LessThan1.IN29
a[3] => LessThan2.IN29
a[3] => LessThan3.IN29
a[3] => Equal0.IN28
a[4] => LessThan0.IN28
a[4] => LessThan1.IN28
a[4] => LessThan2.IN28
a[4] => LessThan3.IN28
a[4] => Equal0.IN27
a[5] => LessThan0.IN27
a[5] => LessThan1.IN27
a[5] => LessThan2.IN27
a[5] => LessThan3.IN27
a[5] => Equal0.IN26
a[6] => LessThan0.IN26
a[6] => LessThan1.IN26
a[6] => LessThan2.IN26
a[6] => LessThan3.IN26
a[6] => Equal0.IN25
a[7] => LessThan0.IN25
a[7] => LessThan1.IN25
a[7] => LessThan2.IN25
a[7] => LessThan3.IN25
a[7] => Equal0.IN24
a[8] => LessThan0.IN24
a[8] => LessThan1.IN24
a[8] => LessThan2.IN24
a[8] => LessThan3.IN24
a[8] => Equal0.IN23
a[9] => LessThan0.IN23
a[9] => LessThan1.IN23
a[9] => LessThan2.IN23
a[9] => LessThan3.IN23
a[9] => Equal0.IN22
a[10] => LessThan0.IN22
a[10] => LessThan1.IN22
a[10] => LessThan2.IN22
a[10] => LessThan3.IN22
a[10] => Equal0.IN21
a[11] => LessThan0.IN21
a[11] => LessThan1.IN21
a[11] => LessThan2.IN21
a[11] => LessThan3.IN21
a[11] => Equal0.IN20
a[12] => LessThan0.IN20
a[12] => LessThan1.IN20
a[12] => LessThan2.IN20
a[12] => LessThan3.IN20
a[12] => Equal0.IN19
a[13] => LessThan0.IN19
a[13] => LessThan1.IN19
a[13] => LessThan2.IN19
a[13] => LessThan3.IN19
a[13] => Equal0.IN18
a[14] => LessThan0.IN18
a[14] => LessThan1.IN18
a[14] => LessThan2.IN18
a[14] => LessThan3.IN18
a[14] => Equal0.IN17
a[15] => LessThan0.IN17
a[15] => LessThan1.IN17
a[15] => LessThan2.IN17
a[15] => LessThan3.IN17
a[15] => Equal0.IN16
a[16] => LessThan0.IN16
a[16] => LessThan1.IN16
a[16] => LessThan2.IN16
a[16] => LessThan3.IN16
a[16] => Equal0.IN15
a[17] => LessThan0.IN15
a[17] => LessThan1.IN15
a[17] => LessThan2.IN15
a[17] => LessThan3.IN15
a[17] => Equal0.IN14
a[18] => LessThan0.IN14
a[18] => LessThan1.IN14
a[18] => LessThan2.IN14
a[18] => LessThan3.IN14
a[18] => Equal0.IN13
a[19] => LessThan0.IN13
a[19] => LessThan1.IN13
a[19] => LessThan2.IN13
a[19] => LessThan3.IN13
a[19] => Equal0.IN12
a[20] => LessThan0.IN12
a[20] => LessThan1.IN12
a[20] => LessThan2.IN12
a[20] => LessThan3.IN12
a[20] => Equal0.IN11
a[21] => LessThan0.IN11
a[21] => LessThan1.IN11
a[21] => LessThan2.IN11
a[21] => LessThan3.IN11
a[21] => Equal0.IN10
a[22] => LessThan0.IN10
a[22] => LessThan1.IN10
a[22] => LessThan2.IN10
a[22] => LessThan3.IN10
a[22] => Equal0.IN9
a[23] => LessThan0.IN9
a[23] => LessThan1.IN9
a[23] => LessThan2.IN9
a[23] => LessThan3.IN9
a[23] => Equal0.IN8
a[24] => LessThan0.IN8
a[24] => LessThan1.IN8
a[24] => LessThan2.IN8
a[24] => LessThan3.IN8
a[24] => Equal0.IN7
a[25] => LessThan0.IN7
a[25] => LessThan1.IN7
a[25] => LessThan2.IN7
a[25] => LessThan3.IN7
a[25] => Equal0.IN6
a[26] => LessThan0.IN6
a[26] => LessThan1.IN6
a[26] => LessThan2.IN6
a[26] => LessThan3.IN6
a[26] => Equal0.IN5
a[27] => LessThan0.IN5
a[27] => LessThan1.IN5
a[27] => LessThan2.IN5
a[27] => LessThan3.IN5
a[27] => Equal0.IN4
a[28] => LessThan0.IN4
a[28] => LessThan1.IN4
a[28] => LessThan2.IN4
a[28] => LessThan3.IN4
a[28] => Equal0.IN3
a[29] => LessThan0.IN3
a[29] => LessThan1.IN3
a[29] => LessThan2.IN3
a[29] => LessThan3.IN3
a[29] => Equal0.IN2
a[30] => LessThan0.IN2
a[30] => LessThan1.IN2
a[30] => LessThan2.IN2
a[30] => LessThan3.IN2
a[30] => Equal0.IN1
a[31] => LessThan0.IN1
a[31] => LessThan1.IN1
a[31] => LessThan2.IN1
a[31] => LessThan3.IN1
a[31] => Equal0.IN0
b[0] => LessThan0.IN64
b[0] => LessThan1.IN64
b[0] => LessThan2.IN64
b[0] => LessThan3.IN64
b[0] => Equal0.IN63
b[1] => LessThan0.IN63
b[1] => LessThan1.IN63
b[1] => LessThan2.IN63
b[1] => LessThan3.IN63
b[1] => Equal0.IN62
b[2] => LessThan0.IN62
b[2] => LessThan1.IN62
b[2] => LessThan2.IN62
b[2] => LessThan3.IN62
b[2] => Equal0.IN61
b[3] => LessThan0.IN61
b[3] => LessThan1.IN61
b[3] => LessThan2.IN61
b[3] => LessThan3.IN61
b[3] => Equal0.IN60
b[4] => LessThan0.IN60
b[4] => LessThan1.IN60
b[4] => LessThan2.IN60
b[4] => LessThan3.IN60
b[4] => Equal0.IN59
b[5] => LessThan0.IN59
b[5] => LessThan1.IN59
b[5] => LessThan2.IN59
b[5] => LessThan3.IN59
b[5] => Equal0.IN58
b[6] => LessThan0.IN58
b[6] => LessThan1.IN58
b[6] => LessThan2.IN58
b[6] => LessThan3.IN58
b[6] => Equal0.IN57
b[7] => LessThan0.IN57
b[7] => LessThan1.IN57
b[7] => LessThan2.IN57
b[7] => LessThan3.IN57
b[7] => Equal0.IN56
b[8] => LessThan0.IN56
b[8] => LessThan1.IN56
b[8] => LessThan2.IN56
b[8] => LessThan3.IN56
b[8] => Equal0.IN55
b[9] => LessThan0.IN55
b[9] => LessThan1.IN55
b[9] => LessThan2.IN55
b[9] => LessThan3.IN55
b[9] => Equal0.IN54
b[10] => LessThan0.IN54
b[10] => LessThan1.IN54
b[10] => LessThan2.IN54
b[10] => LessThan3.IN54
b[10] => Equal0.IN53
b[11] => LessThan0.IN53
b[11] => LessThan1.IN53
b[11] => LessThan2.IN53
b[11] => LessThan3.IN53
b[11] => Equal0.IN52
b[12] => LessThan0.IN52
b[12] => LessThan1.IN52
b[12] => LessThan2.IN52
b[12] => LessThan3.IN52
b[12] => Equal0.IN51
b[13] => LessThan0.IN51
b[13] => LessThan1.IN51
b[13] => LessThan2.IN51
b[13] => LessThan3.IN51
b[13] => Equal0.IN50
b[14] => LessThan0.IN50
b[14] => LessThan1.IN50
b[14] => LessThan2.IN50
b[14] => LessThan3.IN50
b[14] => Equal0.IN49
b[15] => LessThan0.IN49
b[15] => LessThan1.IN49
b[15] => LessThan2.IN49
b[15] => LessThan3.IN49
b[15] => Equal0.IN48
b[16] => LessThan0.IN48
b[16] => LessThan1.IN48
b[16] => LessThan2.IN48
b[16] => LessThan3.IN48
b[16] => Equal0.IN47
b[17] => LessThan0.IN47
b[17] => LessThan1.IN47
b[17] => LessThan2.IN47
b[17] => LessThan3.IN47
b[17] => Equal0.IN46
b[18] => LessThan0.IN46
b[18] => LessThan1.IN46
b[18] => LessThan2.IN46
b[18] => LessThan3.IN46
b[18] => Equal0.IN45
b[19] => LessThan0.IN45
b[19] => LessThan1.IN45
b[19] => LessThan2.IN45
b[19] => LessThan3.IN45
b[19] => Equal0.IN44
b[20] => LessThan0.IN44
b[20] => LessThan1.IN44
b[20] => LessThan2.IN44
b[20] => LessThan3.IN44
b[20] => Equal0.IN43
b[21] => LessThan0.IN43
b[21] => LessThan1.IN43
b[21] => LessThan2.IN43
b[21] => LessThan3.IN43
b[21] => Equal0.IN42
b[22] => LessThan0.IN42
b[22] => LessThan1.IN42
b[22] => LessThan2.IN42
b[22] => LessThan3.IN42
b[22] => Equal0.IN41
b[23] => LessThan0.IN41
b[23] => LessThan1.IN41
b[23] => LessThan2.IN41
b[23] => LessThan3.IN41
b[23] => Equal0.IN40
b[24] => LessThan0.IN40
b[24] => LessThan1.IN40
b[24] => LessThan2.IN40
b[24] => LessThan3.IN40
b[24] => Equal0.IN39
b[25] => LessThan0.IN39
b[25] => LessThan1.IN39
b[25] => LessThan2.IN39
b[25] => LessThan3.IN39
b[25] => Equal0.IN38
b[26] => LessThan0.IN38
b[26] => LessThan1.IN38
b[26] => LessThan2.IN38
b[26] => LessThan3.IN38
b[26] => Equal0.IN37
b[27] => LessThan0.IN37
b[27] => LessThan1.IN37
b[27] => LessThan2.IN37
b[27] => LessThan3.IN37
b[27] => Equal0.IN36
b[28] => LessThan0.IN36
b[28] => LessThan1.IN36
b[28] => LessThan2.IN36
b[28] => LessThan3.IN36
b[28] => Equal0.IN35
b[29] => LessThan0.IN35
b[29] => LessThan1.IN35
b[29] => LessThan2.IN35
b[29] => LessThan3.IN35
b[29] => Equal0.IN34
b[30] => LessThan0.IN34
b[30] => LessThan1.IN34
b[30] => LessThan2.IN34
b[30] => LessThan3.IN34
b[30] => Equal0.IN33
b[31] => LessThan0.IN33
b[31] => LessThan1.IN33
b[31] => LessThan2.IN33
b[31] => LessThan3.IN33
b[31] => Equal0.IN32
op[0] => Mux0.IN10
op[1] => Mux0.IN9
op[2] => Mux0.IN8
compout <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Decode:DECODE|Fetch:FetchModule
clock => if_id_instruc[0]~reg0.CLK
clock => if_id_instruc[1]~reg0.CLK
clock => if_id_instruc[2]~reg0.CLK
clock => if_id_instruc[3]~reg0.CLK
clock => if_id_instruc[4]~reg0.CLK
clock => if_id_instruc[5]~reg0.CLK
clock => if_id_instruc[6]~reg0.CLK
clock => if_id_instruc[7]~reg0.CLK
clock => if_id_instruc[8]~reg0.CLK
clock => if_id_instruc[9]~reg0.CLK
clock => if_id_instruc[10]~reg0.CLK
clock => if_id_instruc[11]~reg0.CLK
clock => if_id_instruc[12]~reg0.CLK
clock => if_id_instruc[13]~reg0.CLK
clock => if_id_instruc[14]~reg0.CLK
clock => if_id_instruc[15]~reg0.CLK
clock => if_id_instruc[16]~reg0.CLK
clock => if_id_instruc[17]~reg0.CLK
clock => if_id_instruc[18]~reg0.CLK
clock => if_id_instruc[19]~reg0.CLK
clock => if_id_instruc[20]~reg0.CLK
clock => if_id_instruc[21]~reg0.CLK
clock => if_id_instruc[22]~reg0.CLK
clock => if_id_instruc[23]~reg0.CLK
clock => if_id_instruc[24]~reg0.CLK
clock => if_id_instruc[25]~reg0.CLK
clock => if_id_instruc[26]~reg0.CLK
clock => if_id_instruc[27]~reg0.CLK
clock => if_id_instruc[28]~reg0.CLK
clock => if_id_instruc[29]~reg0.CLK
clock => if_id_instruc[30]~reg0.CLK
clock => if_id_instruc[31]~reg0.CLK
clock => if_id_nextpc[0]~reg0.CLK
clock => if_id_nextpc[1]~reg0.CLK
clock => if_id_nextpc[2]~reg0.CLK
clock => if_id_nextpc[3]~reg0.CLK
clock => if_id_nextpc[4]~reg0.CLK
clock => if_id_nextpc[5]~reg0.CLK
clock => if_id_nextpc[6]~reg0.CLK
clock => if_id_nextpc[7]~reg0.CLK
clock => if_id_nextpc[8]~reg0.CLK
clock => if_id_nextpc[9]~reg0.CLK
clock => if_id_nextpc[10]~reg0.CLK
clock => if_id_nextpc[11]~reg0.CLK
clock => if_id_nextpc[12]~reg0.CLK
clock => if_id_nextpc[13]~reg0.CLK
clock => if_id_nextpc[14]~reg0.CLK
clock => if_id_nextpc[15]~reg0.CLK
clock => if_id_nextpc[16]~reg0.CLK
clock => if_id_nextpc[17]~reg0.CLK
clock => if_id_nextpc[18]~reg0.CLK
clock => if_id_nextpc[19]~reg0.CLK
clock => if_id_nextpc[20]~reg0.CLK
clock => if_id_nextpc[21]~reg0.CLK
clock => if_id_nextpc[22]~reg0.CLK
clock => if_id_nextpc[23]~reg0.CLK
clock => if_id_nextpc[24]~reg0.CLK
clock => if_id_nextpc[25]~reg0.CLK
clock => if_id_nextpc[26]~reg0.CLK
clock => if_id_nextpc[27]~reg0.CLK
clock => if_id_nextpc[28]~reg0.CLK
clock => if_id_nextpc[29]~reg0.CLK
clock => if_id_nextpc[30]~reg0.CLK
clock => if_id_nextpc[31]~reg0.CLK
clock => if_mc_en~reg0.CLK
clock => pc_anterior[0].CLK
clock => pc_anterior[1].CLK
clock => pc_anterior[2].CLK
clock => pc_anterior[3].CLK
clock => pc_anterior[4].CLK
clock => pc_anterior[5].CLK
clock => pc_anterior[6].CLK
clock => pc_anterior[7].CLK
clock => pc_anterior[8].CLK
clock => pc_anterior[9].CLK
clock => pc_anterior[10].CLK
clock => pc_anterior[11].CLK
clock => pc_anterior[12].CLK
clock => pc_anterior[13].CLK
clock => pc_anterior[14].CLK
clock => pc_anterior[15].CLK
clock => pc_anterior[16].CLK
clock => pc_anterior[17].CLK
clock => pc_anterior[18].CLK
clock => pc_anterior[19].CLK
clock => pc_anterior[20].CLK
clock => pc_anterior[21].CLK
clock => pc_anterior[22].CLK
clock => pc_anterior[23].CLK
clock => pc_anterior[24].CLK
clock => pc_anterior[25].CLK
clock => pc_anterior[26].CLK
clock => pc_anterior[27].CLK
clock => pc_anterior[28].CLK
clock => pc_anterior[29].CLK
clock => pc_anterior[30].CLK
clock => pc_anterior[31].CLK
clock => pc[0].CLK
clock => pc[1].CLK
clock => pc[2].CLK
clock => pc[3].CLK
clock => pc[4].CLK
clock => pc[5].CLK
clock => pc[6].CLK
clock => pc[7].CLK
clock => pc[8].CLK
clock => pc[9].CLK
clock => pc[10].CLK
clock => pc[11].CLK
clock => pc[12].CLK
clock => pc[13].CLK
clock => pc[14].CLK
clock => pc[15].CLK
clock => pc[16].CLK
clock => pc[17].CLK
clock => pc[18].CLK
clock => pc[19].CLK
clock => pc[20].CLK
clock => pc[21].CLK
clock => pc[22].CLK
clock => pc[23].CLK
clock => pc[24].CLK
clock => pc[25].CLK
clock => pc[26].CLK
clock => pc[27].CLK
clock => pc[28].CLK
clock => pc[29].CLK
clock => pc[30].CLK
clock => pc[31].CLK
reset => if_id_instruc[0]~reg0.ACLR
reset => if_id_instruc[1]~reg0.ACLR
reset => if_id_instruc[2]~reg0.ACLR
reset => if_id_instruc[3]~reg0.ACLR
reset => if_id_instruc[4]~reg0.ACLR
reset => if_id_instruc[5]~reg0.ACLR
reset => if_id_instruc[6]~reg0.ACLR
reset => if_id_instruc[7]~reg0.ACLR
reset => if_id_instruc[8]~reg0.ACLR
reset => if_id_instruc[9]~reg0.ACLR
reset => if_id_instruc[10]~reg0.ACLR
reset => if_id_instruc[11]~reg0.ACLR
reset => if_id_instruc[12]~reg0.ACLR
reset => if_id_instruc[13]~reg0.ACLR
reset => if_id_instruc[14]~reg0.ACLR
reset => if_id_instruc[15]~reg0.ACLR
reset => if_id_instruc[16]~reg0.ACLR
reset => if_id_instruc[17]~reg0.ACLR
reset => if_id_instruc[18]~reg0.ACLR
reset => if_id_instruc[19]~reg0.ACLR
reset => if_id_instruc[20]~reg0.ACLR
reset => if_id_instruc[21]~reg0.ACLR
reset => if_id_instruc[22]~reg0.ACLR
reset => if_id_instruc[23]~reg0.ACLR
reset => if_id_instruc[24]~reg0.ACLR
reset => if_id_instruc[25]~reg0.ACLR
reset => if_id_instruc[26]~reg0.ACLR
reset => if_id_instruc[27]~reg0.ACLR
reset => if_id_instruc[28]~reg0.ACLR
reset => if_id_instruc[29]~reg0.ACLR
reset => if_id_instruc[30]~reg0.ACLR
reset => if_id_instruc[31]~reg0.ACLR
reset => if_id_nextpc[0]~reg0.ACLR
reset => if_id_nextpc[1]~reg0.ACLR
reset => if_id_nextpc[2]~reg0.ACLR
reset => if_id_nextpc[3]~reg0.ACLR
reset => if_id_nextpc[4]~reg0.ACLR
reset => if_id_nextpc[5]~reg0.ACLR
reset => if_id_nextpc[6]~reg0.ACLR
reset => if_id_nextpc[7]~reg0.ACLR
reset => if_id_nextpc[8]~reg0.ACLR
reset => if_id_nextpc[9]~reg0.ACLR
reset => if_id_nextpc[10]~reg0.ACLR
reset => if_id_nextpc[11]~reg0.ACLR
reset => if_id_nextpc[12]~reg0.ACLR
reset => if_id_nextpc[13]~reg0.ACLR
reset => if_id_nextpc[14]~reg0.ACLR
reset => if_id_nextpc[15]~reg0.ACLR
reset => if_id_nextpc[16]~reg0.ACLR
reset => if_id_nextpc[17]~reg0.ACLR
reset => if_id_nextpc[18]~reg0.ACLR
reset => if_id_nextpc[19]~reg0.ACLR
reset => if_id_nextpc[20]~reg0.ACLR
reset => if_id_nextpc[21]~reg0.ACLR
reset => if_id_nextpc[22]~reg0.ACLR
reset => if_id_nextpc[23]~reg0.ACLR
reset => if_id_nextpc[24]~reg0.ACLR
reset => if_id_nextpc[25]~reg0.ACLR
reset => if_id_nextpc[26]~reg0.ACLR
reset => if_id_nextpc[27]~reg0.ACLR
reset => if_id_nextpc[28]~reg0.ACLR
reset => if_id_nextpc[29]~reg0.ACLR
reset => if_id_nextpc[30]~reg0.ACLR
reset => if_id_nextpc[31]~reg0.ACLR
reset => if_mc_en~reg0.ACLR
reset => pc_anterior[0].ACLR
reset => pc_anterior[1].ACLR
reset => pc_anterior[2].ACLR
reset => pc_anterior[3].ACLR
reset => pc_anterior[4].ACLR
reset => pc_anterior[5].ACLR
reset => pc_anterior[6].ACLR
reset => pc_anterior[7].ACLR
reset => pc_anterior[8].ACLR
reset => pc_anterior[9].ACLR
reset => pc_anterior[10].ACLR
reset => pc_anterior[11].ACLR
reset => pc_anterior[12].ACLR
reset => pc_anterior[13].ACLR
reset => pc_anterior[14].ACLR
reset => pc_anterior[15].ACLR
reset => pc_anterior[16].ACLR
reset => pc_anterior[17].ACLR
reset => pc_anterior[18].ACLR
reset => pc_anterior[19].ACLR
reset => pc_anterior[20].ACLR
reset => pc_anterior[21].ACLR
reset => pc_anterior[22].ACLR
reset => pc_anterior[23].ACLR
reset => pc_anterior[24].ACLR
reset => pc_anterior[25].ACLR
reset => pc_anterior[26].ACLR
reset => pc_anterior[27].ACLR
reset => pc_anterior[28].ACLR
reset => pc_anterior[29].ACLR
reset => pc_anterior[30].ACLR
reset => pc_anterior[31].ACLR
reset => pc[0].ACLR
reset => pc[1].ACLR
reset => pc[2].ACLR
reset => pc[3].ACLR
reset => pc[4].ACLR
reset => pc[5].ACLR
reset => pc[6].ACLR
reset => pc[7].ACLR
reset => pc[8].ACLR
reset => pc[9].ACLR
reset => pc[10].ACLR
reset => pc[11].ACLR
reset => pc[12].ACLR
reset => pc[13].ACLR
reset => pc[14].ACLR
reset => pc[15].ACLR
reset => pc[16].ACLR
reset => pc[17].ACLR
reset => pc[18].ACLR
reset => pc[19].ACLR
reset => pc[20].ACLR
reset => pc[21].ACLR
reset => pc[22].ACLR
reset => pc[23].ACLR
reset => pc[24].ACLR
reset => pc[25].ACLR
reset => pc[26].ACLR
reset => pc[27].ACLR
reset => pc[28].ACLR
reset => pc[29].ACLR
reset => pc[30].ACLR
reset => pc[31].ACLR
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_nextpc.OUTPUTSELECT
ex_if_stall => if_id_instruc[0]~reg0.ENA
ex_if_stall => pc[31].ENA
ex_if_stall => pc[30].ENA
ex_if_stall => pc[29].ENA
ex_if_stall => pc[28].ENA
ex_if_stall => pc[27].ENA
ex_if_stall => pc[26].ENA
ex_if_stall => pc[25].ENA
ex_if_stall => pc[24].ENA
ex_if_stall => pc[23].ENA
ex_if_stall => pc[22].ENA
ex_if_stall => pc[21].ENA
ex_if_stall => pc[20].ENA
ex_if_stall => pc[19].ENA
ex_if_stall => pc[18].ENA
ex_if_stall => pc[17].ENA
ex_if_stall => pc[16].ENA
ex_if_stall => pc[15].ENA
ex_if_stall => pc[14].ENA
ex_if_stall => pc[13].ENA
ex_if_stall => pc[12].ENA
ex_if_stall => pc[11].ENA
ex_if_stall => pc[10].ENA
ex_if_stall => pc[9].ENA
ex_if_stall => pc[8].ENA
ex_if_stall => pc[7].ENA
ex_if_stall => pc[6].ENA
ex_if_stall => pc[5].ENA
ex_if_stall => pc[4].ENA
ex_if_stall => pc[3].ENA
ex_if_stall => pc[2].ENA
ex_if_stall => pc[1].ENA
ex_if_stall => pc[0].ENA
ex_if_stall => if_mc_en~reg0.ENA
ex_if_stall => if_id_instruc[31]~reg0.ENA
ex_if_stall => if_id_instruc[30]~reg0.ENA
ex_if_stall => if_id_instruc[29]~reg0.ENA
ex_if_stall => if_id_instruc[28]~reg0.ENA
ex_if_stall => if_id_instruc[27]~reg0.ENA
ex_if_stall => if_id_instruc[26]~reg0.ENA
ex_if_stall => if_id_instruc[25]~reg0.ENA
ex_if_stall => if_id_instruc[24]~reg0.ENA
ex_if_stall => if_id_instruc[23]~reg0.ENA
ex_if_stall => if_id_instruc[22]~reg0.ENA
ex_if_stall => if_id_instruc[21]~reg0.ENA
ex_if_stall => if_id_instruc[20]~reg0.ENA
ex_if_stall => if_id_instruc[19]~reg0.ENA
ex_if_stall => if_id_instruc[18]~reg0.ENA
ex_if_stall => if_id_instruc[17]~reg0.ENA
ex_if_stall => if_id_instruc[16]~reg0.ENA
ex_if_stall => if_id_instruc[15]~reg0.ENA
ex_if_stall => if_id_instruc[14]~reg0.ENA
ex_if_stall => if_id_instruc[13]~reg0.ENA
ex_if_stall => if_id_instruc[12]~reg0.ENA
ex_if_stall => if_id_instruc[11]~reg0.ENA
ex_if_stall => if_id_instruc[10]~reg0.ENA
ex_if_stall => if_id_instruc[9]~reg0.ENA
ex_if_stall => if_id_instruc[8]~reg0.ENA
ex_if_stall => if_id_instruc[7]~reg0.ENA
ex_if_stall => if_id_instruc[6]~reg0.ENA
ex_if_stall => if_id_instruc[5]~reg0.ENA
ex_if_stall => if_id_instruc[4]~reg0.ENA
ex_if_stall => if_id_instruc[3]~reg0.ENA
ex_if_stall => if_id_instruc[2]~reg0.ENA
ex_if_stall => if_id_instruc[1]~reg0.ENA
if_id_nextpc[0] <= if_id_nextpc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[1] <= if_id_nextpc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[2] <= if_id_nextpc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[3] <= if_id_nextpc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[4] <= if_id_nextpc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[5] <= if_id_nextpc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[6] <= if_id_nextpc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[7] <= if_id_nextpc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[8] <= if_id_nextpc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[9] <= if_id_nextpc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[10] <= if_id_nextpc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[11] <= if_id_nextpc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[12] <= if_id_nextpc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[13] <= if_id_nextpc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[14] <= if_id_nextpc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[15] <= if_id_nextpc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[16] <= if_id_nextpc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[17] <= if_id_nextpc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[18] <= if_id_nextpc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[19] <= if_id_nextpc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[20] <= if_id_nextpc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[21] <= if_id_nextpc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[22] <= if_id_nextpc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[23] <= if_id_nextpc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[24] <= if_id_nextpc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[25] <= if_id_nextpc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[26] <= if_id_nextpc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[27] <= if_id_nextpc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[28] <= if_id_nextpc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[29] <= if_id_nextpc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[30] <= if_id_nextpc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_nextpc[31] <= if_id_nextpc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[0] <= if_id_instruc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[1] <= if_id_instruc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[2] <= if_id_instruc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[3] <= if_id_instruc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[4] <= if_id_instruc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[5] <= if_id_instruc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[6] <= if_id_instruc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[7] <= if_id_instruc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[8] <= if_id_instruc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[9] <= if_id_instruc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[10] <= if_id_instruc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[11] <= if_id_instruc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[12] <= if_id_instruc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[13] <= if_id_instruc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[14] <= if_id_instruc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[15] <= if_id_instruc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[16] <= if_id_instruc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[17] <= if_id_instruc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[18] <= if_id_instruc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[19] <= if_id_instruc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[20] <= if_id_instruc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[21] <= if_id_instruc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[22] <= if_id_instruc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[23] <= if_id_instruc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[24] <= if_id_instruc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[25] <= if_id_instruc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[26] <= if_id_instruc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[27] <= if_id_instruc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[28] <= if_id_instruc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[29] <= if_id_instruc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[30] <= if_id_instruc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruc[31] <= if_id_instruc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_if_selpcsource => Decoder0.IN0
id_if_rega[0] => Mux31.IN1
id_if_rega[1] => Mux30.IN1
id_if_rega[2] => Mux29.IN1
id_if_rega[3] => Mux28.IN1
id_if_rega[4] => Mux27.IN1
id_if_rega[5] => Mux26.IN1
id_if_rega[6] => Mux25.IN1
id_if_rega[7] => Mux24.IN1
id_if_rega[8] => Mux23.IN1
id_if_rega[9] => Mux22.IN1
id_if_rega[10] => Mux21.IN1
id_if_rega[11] => Mux20.IN1
id_if_rega[12] => Mux19.IN1
id_if_rega[13] => Mux18.IN1
id_if_rega[14] => Mux17.IN1
id_if_rega[15] => Mux16.IN1
id_if_rega[16] => Mux15.IN1
id_if_rega[17] => Mux14.IN1
id_if_rega[18] => Mux13.IN1
id_if_rega[19] => Mux12.IN1
id_if_rega[20] => Mux11.IN1
id_if_rega[21] => Mux10.IN1
id_if_rega[22] => Mux9.IN1
id_if_rega[23] => Mux8.IN1
id_if_rega[24] => Mux7.IN1
id_if_rega[25] => Mux6.IN1
id_if_rega[26] => Mux5.IN1
id_if_rega[27] => Mux4.IN1
id_if_rega[28] => Mux3.IN1
id_if_rega[29] => Mux2.IN1
id_if_rega[30] => Mux1.IN1
id_if_rega[31] => Mux0.IN1
id_if_pcimd2ext[0] => Mux31.IN2
id_if_pcimd2ext[1] => Mux30.IN2
id_if_pcimd2ext[2] => Mux29.IN2
id_if_pcimd2ext[3] => Mux28.IN2
id_if_pcimd2ext[4] => Mux27.IN2
id_if_pcimd2ext[5] => Mux26.IN2
id_if_pcimd2ext[6] => Mux25.IN2
id_if_pcimd2ext[7] => Mux24.IN2
id_if_pcimd2ext[8] => Mux23.IN2
id_if_pcimd2ext[9] => Mux22.IN2
id_if_pcimd2ext[10] => Mux21.IN2
id_if_pcimd2ext[11] => Mux20.IN2
id_if_pcimd2ext[12] => Mux19.IN2
id_if_pcimd2ext[13] => Mux18.IN2
id_if_pcimd2ext[14] => Mux17.IN2
id_if_pcimd2ext[15] => Mux16.IN2
id_if_pcimd2ext[16] => Mux15.IN2
id_if_pcimd2ext[17] => Mux14.IN2
id_if_pcimd2ext[18] => Mux13.IN2
id_if_pcimd2ext[19] => Mux12.IN2
id_if_pcimd2ext[20] => Mux11.IN2
id_if_pcimd2ext[21] => Mux10.IN2
id_if_pcimd2ext[22] => Mux9.IN2
id_if_pcimd2ext[23] => Mux8.IN2
id_if_pcimd2ext[24] => Mux7.IN2
id_if_pcimd2ext[25] => Mux6.IN2
id_if_pcimd2ext[26] => Mux5.IN2
id_if_pcimd2ext[27] => Mux4.IN2
id_if_pcimd2ext[28] => Mux3.IN2
id_if_pcimd2ext[29] => Mux2.IN2
id_if_pcimd2ext[30] => Mux1.IN2
id_if_pcimd2ext[31] => Mux0.IN2
id_if_pcindex[0] => Mux31.IN3
id_if_pcindex[1] => Mux30.IN3
id_if_pcindex[2] => Mux29.IN3
id_if_pcindex[3] => Mux28.IN3
id_if_pcindex[4] => Mux27.IN3
id_if_pcindex[5] => Mux26.IN3
id_if_pcindex[6] => Mux25.IN3
id_if_pcindex[7] => Mux24.IN3
id_if_pcindex[8] => Mux23.IN3
id_if_pcindex[9] => Mux22.IN3
id_if_pcindex[10] => Mux21.IN3
id_if_pcindex[11] => Mux20.IN3
id_if_pcindex[12] => Mux19.IN3
id_if_pcindex[13] => Mux18.IN3
id_if_pcindex[14] => Mux17.IN3
id_if_pcindex[15] => Mux16.IN3
id_if_pcindex[16] => Mux15.IN3
id_if_pcindex[17] => Mux14.IN3
id_if_pcindex[18] => Mux13.IN3
id_if_pcindex[19] => Mux12.IN3
id_if_pcindex[20] => Mux11.IN3
id_if_pcindex[21] => Mux10.IN3
id_if_pcindex[22] => Mux9.IN3
id_if_pcindex[23] => Mux8.IN3
id_if_pcindex[24] => Mux7.IN3
id_if_pcindex[25] => Mux6.IN3
id_if_pcindex[26] => Mux5.IN3
id_if_pcindex[27] => Mux4.IN3
id_if_pcindex[28] => Mux3.IN3
id_if_pcindex[29] => Mux2.IN3
id_if_pcindex[30] => Mux1.IN3
id_if_pcindex[31] => Mux0.IN3
id_if_selpctype[0] => Mux0.IN5
id_if_selpctype[0] => Mux1.IN5
id_if_selpctype[0] => Mux2.IN5
id_if_selpctype[0] => Mux3.IN5
id_if_selpctype[0] => Mux4.IN5
id_if_selpctype[0] => Mux5.IN5
id_if_selpctype[0] => Mux6.IN5
id_if_selpctype[0] => Mux7.IN5
id_if_selpctype[0] => Mux8.IN5
id_if_selpctype[0] => Mux9.IN5
id_if_selpctype[0] => Mux10.IN5
id_if_selpctype[0] => Mux11.IN5
id_if_selpctype[0] => Mux12.IN5
id_if_selpctype[0] => Mux13.IN5
id_if_selpctype[0] => Mux14.IN5
id_if_selpctype[0] => Mux15.IN5
id_if_selpctype[0] => Mux16.IN5
id_if_selpctype[0] => Mux17.IN5
id_if_selpctype[0] => Mux18.IN5
id_if_selpctype[0] => Mux19.IN5
id_if_selpctype[0] => Mux20.IN5
id_if_selpctype[0] => Mux21.IN5
id_if_selpctype[0] => Mux22.IN5
id_if_selpctype[0] => Mux23.IN5
id_if_selpctype[0] => Mux24.IN5
id_if_selpctype[0] => Mux25.IN5
id_if_selpctype[0] => Mux26.IN5
id_if_selpctype[0] => Mux27.IN5
id_if_selpctype[0] => Mux28.IN5
id_if_selpctype[0] => Mux29.IN5
id_if_selpctype[0] => Mux30.IN5
id_if_selpctype[0] => Mux31.IN5
id_if_selpctype[1] => Mux0.IN4
id_if_selpctype[1] => Mux1.IN4
id_if_selpctype[1] => Mux2.IN4
id_if_selpctype[1] => Mux3.IN4
id_if_selpctype[1] => Mux4.IN4
id_if_selpctype[1] => Mux5.IN4
id_if_selpctype[1] => Mux6.IN4
id_if_selpctype[1] => Mux7.IN4
id_if_selpctype[1] => Mux8.IN4
id_if_selpctype[1] => Mux9.IN4
id_if_selpctype[1] => Mux10.IN4
id_if_selpctype[1] => Mux11.IN4
id_if_selpctype[1] => Mux12.IN4
id_if_selpctype[1] => Mux13.IN4
id_if_selpctype[1] => Mux14.IN4
id_if_selpctype[1] => Mux15.IN4
id_if_selpctype[1] => Mux16.IN4
id_if_selpctype[1] => Mux17.IN4
id_if_selpctype[1] => Mux18.IN4
id_if_selpctype[1] => Mux19.IN4
id_if_selpctype[1] => Mux20.IN4
id_if_selpctype[1] => Mux21.IN4
id_if_selpctype[1] => Mux22.IN4
id_if_selpctype[1] => Mux23.IN4
id_if_selpctype[1] => Mux24.IN4
id_if_selpctype[1] => Mux25.IN4
id_if_selpctype[1] => Mux26.IN4
id_if_selpctype[1] => Mux27.IN4
id_if_selpctype[1] => Mux28.IN4
id_if_selpctype[1] => Mux29.IN4
id_if_selpctype[1] => Mux30.IN4
id_if_selpctype[1] => Mux31.IN4
if_mc_en <= if_mc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
if_mc_addr[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
mc_if_data[0] => ~NO_FANOUT~
mc_if_data[1] => ~NO_FANOUT~
mc_if_data[2] => ~NO_FANOUT~
mc_if_data[3] => ~NO_FANOUT~
mc_if_data[4] => ~NO_FANOUT~
mc_if_data[5] => ~NO_FANOUT~
mc_if_data[6] => ~NO_FANOUT~
mc_if_data[7] => ~NO_FANOUT~
mc_if_data[8] => ~NO_FANOUT~
mc_if_data[9] => ~NO_FANOUT~
mc_if_data[10] => ~NO_FANOUT~
mc_if_data[11] => ~NO_FANOUT~
mc_if_data[12] => ~NO_FANOUT~
mc_if_data[13] => ~NO_FANOUT~
mc_if_data[14] => ~NO_FANOUT~
mc_if_data[15] => ~NO_FANOUT~
mc_if_data[16] => ~NO_FANOUT~
mc_if_data[17] => ~NO_FANOUT~
mc_if_data[18] => ~NO_FANOUT~
mc_if_data[19] => ~NO_FANOUT~
mc_if_data[20] => ~NO_FANOUT~
mc_if_data[21] => ~NO_FANOUT~
mc_if_data[22] => ~NO_FANOUT~
mc_if_data[23] => ~NO_FANOUT~
mc_if_data[24] => ~NO_FANOUT~
mc_if_data[25] => ~NO_FANOUT~
mc_if_data[26] => ~NO_FANOUT~
mc_if_data[27] => ~NO_FANOUT~
mc_if_data[28] => ~NO_FANOUT~
mc_if_data[29] => ~NO_FANOUT~
mc_if_data[30] => ~NO_FANOUT~
mc_if_data[31] => ~NO_FANOUT~


|Top|Mips:comb_3|Decode:DECODE|Execute:ExecuteModule
clock => b[0].CLK
clock => b[1].CLK
clock => b[2].CLK
clock => b[3].CLK
clock => b[4].CLK
clock => b[5].CLK
clock => b[6].CLK
clock => b[7].CLK
clock => b[8].CLK
clock => b[9].CLK
clock => b[10].CLK
clock => b[11].CLK
clock => b[12].CLK
clock => b[13].CLK
clock => b[14].CLK
clock => b[15].CLK
clock => b[16].CLK
clock => b[17].CLK
clock => b[18].CLK
clock => b[19].CLK
clock => b[20].CLK
clock => b[21].CLK
clock => b[22].CLK
clock => b[23].CLK
clock => b[24].CLK
clock => b[25].CLK
clock => b[26].CLK
clock => b[27].CLK
clock => b[28].CLK
clock => b[29].CLK
clock => b[30].CLK
clock => b[31].CLK
clock => ex_mem_writemem~reg0.CLK
clock => ex_mem_wbvalue[0]~reg0.CLK
clock => ex_mem_wbvalue[1]~reg0.CLK
clock => ex_mem_wbvalue[2]~reg0.CLK
clock => ex_mem_wbvalue[3]~reg0.CLK
clock => ex_mem_wbvalue[4]~reg0.CLK
clock => ex_mem_wbvalue[5]~reg0.CLK
clock => ex_mem_wbvalue[6]~reg0.CLK
clock => ex_mem_wbvalue[7]~reg0.CLK
clock => ex_mem_wbvalue[8]~reg0.CLK
clock => ex_mem_wbvalue[9]~reg0.CLK
clock => ex_mem_wbvalue[10]~reg0.CLK
clock => ex_mem_wbvalue[11]~reg0.CLK
clock => ex_mem_wbvalue[12]~reg0.CLK
clock => ex_mem_wbvalue[13]~reg0.CLK
clock => ex_mem_wbvalue[14]~reg0.CLK
clock => ex_mem_wbvalue[15]~reg0.CLK
clock => ex_mem_wbvalue[16]~reg0.CLK
clock => ex_mem_wbvalue[17]~reg0.CLK
clock => ex_mem_wbvalue[18]~reg0.CLK
clock => ex_mem_wbvalue[19]~reg0.CLK
clock => ex_mem_wbvalue[20]~reg0.CLK
clock => ex_mem_wbvalue[21]~reg0.CLK
clock => ex_mem_wbvalue[22]~reg0.CLK
clock => ex_mem_wbvalue[23]~reg0.CLK
clock => ex_mem_wbvalue[24]~reg0.CLK
clock => ex_mem_wbvalue[25]~reg0.CLK
clock => ex_mem_wbvalue[26]~reg0.CLK
clock => ex_mem_wbvalue[27]~reg0.CLK
clock => ex_mem_wbvalue[28]~reg0.CLK
clock => ex_mem_wbvalue[29]~reg0.CLK
clock => ex_mem_wbvalue[30]~reg0.CLK
clock => ex_mem_wbvalue[31]~reg0.CLK
clock => ex_mem_writereg~reg0.CLK
clock => ex_mem_regdest[0]~reg0.CLK
clock => ex_mem_regdest[1]~reg0.CLK
clock => ex_mem_regdest[2]~reg0.CLK
clock => ex_mem_regdest[3]~reg0.CLK
clock => ex_mem_regdest[4]~reg0.CLK
clock => ex_mem_selwsource~reg0.CLK
clock => ex_mem_regb[0]~reg0.CLK
clock => ex_mem_regb[1]~reg0.CLK
clock => ex_mem_regb[2]~reg0.CLK
clock => ex_mem_regb[3]~reg0.CLK
clock => ex_mem_regb[4]~reg0.CLK
clock => ex_mem_regb[5]~reg0.CLK
clock => ex_mem_regb[6]~reg0.CLK
clock => ex_mem_regb[7]~reg0.CLK
clock => ex_mem_regb[8]~reg0.CLK
clock => ex_mem_regb[9]~reg0.CLK
clock => ex_mem_regb[10]~reg0.CLK
clock => ex_mem_regb[11]~reg0.CLK
clock => ex_mem_regb[12]~reg0.CLK
clock => ex_mem_regb[13]~reg0.CLK
clock => ex_mem_regb[14]~reg0.CLK
clock => ex_mem_regb[15]~reg0.CLK
clock => ex_mem_regb[16]~reg0.CLK
clock => ex_mem_regb[17]~reg0.CLK
clock => ex_mem_regb[18]~reg0.CLK
clock => ex_mem_regb[19]~reg0.CLK
clock => ex_mem_regb[20]~reg0.CLK
clock => ex_mem_regb[21]~reg0.CLK
clock => ex_mem_regb[22]~reg0.CLK
clock => ex_mem_regb[23]~reg0.CLK
clock => ex_mem_regb[24]~reg0.CLK
clock => ex_mem_regb[25]~reg0.CLK
clock => ex_mem_regb[26]~reg0.CLK
clock => ex_mem_regb[27]~reg0.CLK
clock => ex_mem_regb[28]~reg0.CLK
clock => ex_mem_regb[29]~reg0.CLK
clock => ex_mem_regb[30]~reg0.CLK
clock => ex_mem_regb[31]~reg0.CLK
clock => ex_mem_readmem~reg0.CLK
clock => ex_if_stall~reg0.CLK
reset => b[0].OUTPUTSELECT
reset => b[1].OUTPUTSELECT
reset => b[2].OUTPUTSELECT
reset => b[3].OUTPUTSELECT
reset => b[4].OUTPUTSELECT
reset => b[5].OUTPUTSELECT
reset => b[6].OUTPUTSELECT
reset => b[7].OUTPUTSELECT
reset => b[8].OUTPUTSELECT
reset => b[9].OUTPUTSELECT
reset => b[10].OUTPUTSELECT
reset => b[11].OUTPUTSELECT
reset => b[12].OUTPUTSELECT
reset => b[13].OUTPUTSELECT
reset => b[14].OUTPUTSELECT
reset => b[15].OUTPUTSELECT
reset => b[16].OUTPUTSELECT
reset => b[17].OUTPUTSELECT
reset => b[18].OUTPUTSELECT
reset => b[19].OUTPUTSELECT
reset => b[20].OUTPUTSELECT
reset => b[21].OUTPUTSELECT
reset => b[22].OUTPUTSELECT
reset => b[23].OUTPUTSELECT
reset => b[24].OUTPUTSELECT
reset => b[25].OUTPUTSELECT
reset => b[26].OUTPUTSELECT
reset => b[27].OUTPUTSELECT
reset => b[28].OUTPUTSELECT
reset => b[29].OUTPUTSELECT
reset => b[30].OUTPUTSELECT
reset => b[31].OUTPUTSELECT
reset => ex_mem_wbvalue[0]~reg0.ACLR
reset => ex_mem_wbvalue[1]~reg0.ACLR
reset => ex_mem_wbvalue[2]~reg0.ACLR
reset => ex_mem_wbvalue[3]~reg0.ACLR
reset => ex_mem_wbvalue[4]~reg0.ACLR
reset => ex_mem_wbvalue[5]~reg0.ACLR
reset => ex_mem_wbvalue[6]~reg0.ACLR
reset => ex_mem_wbvalue[7]~reg0.ACLR
reset => ex_mem_wbvalue[8]~reg0.ACLR
reset => ex_mem_wbvalue[9]~reg0.ACLR
reset => ex_mem_wbvalue[10]~reg0.ACLR
reset => ex_mem_wbvalue[11]~reg0.ACLR
reset => ex_mem_wbvalue[12]~reg0.ACLR
reset => ex_mem_wbvalue[13]~reg0.ACLR
reset => ex_mem_wbvalue[14]~reg0.ACLR
reset => ex_mem_wbvalue[15]~reg0.ACLR
reset => ex_mem_wbvalue[16]~reg0.ACLR
reset => ex_mem_wbvalue[17]~reg0.ACLR
reset => ex_mem_wbvalue[18]~reg0.ACLR
reset => ex_mem_wbvalue[19]~reg0.ACLR
reset => ex_mem_wbvalue[20]~reg0.ACLR
reset => ex_mem_wbvalue[21]~reg0.ACLR
reset => ex_mem_wbvalue[22]~reg0.ACLR
reset => ex_mem_wbvalue[23]~reg0.ACLR
reset => ex_mem_wbvalue[24]~reg0.ACLR
reset => ex_mem_wbvalue[25]~reg0.ACLR
reset => ex_mem_wbvalue[26]~reg0.ACLR
reset => ex_mem_wbvalue[27]~reg0.ACLR
reset => ex_mem_wbvalue[28]~reg0.ACLR
reset => ex_mem_wbvalue[29]~reg0.ACLR
reset => ex_mem_wbvalue[30]~reg0.ACLR
reset => ex_mem_wbvalue[31]~reg0.ACLR
reset => ex_mem_writereg~reg0.ACLR
reset => ex_mem_regdest[0]~reg0.ACLR
reset => ex_mem_regdest[1]~reg0.ACLR
reset => ex_mem_regdest[2]~reg0.ACLR
reset => ex_mem_regdest[3]~reg0.ACLR
reset => ex_mem_regdest[4]~reg0.ACLR
reset => ex_mem_selwsource~reg0.ACLR
reset => ex_mem_regb[0]~reg0.ACLR
reset => ex_mem_regb[1]~reg0.ACLR
reset => ex_mem_regb[2]~reg0.ACLR
reset => ex_mem_regb[3]~reg0.ACLR
reset => ex_mem_regb[4]~reg0.ACLR
reset => ex_mem_regb[5]~reg0.ACLR
reset => ex_mem_regb[6]~reg0.ACLR
reset => ex_mem_regb[7]~reg0.ACLR
reset => ex_mem_regb[8]~reg0.ACLR
reset => ex_mem_regb[9]~reg0.ACLR
reset => ex_mem_regb[10]~reg0.ACLR
reset => ex_mem_regb[11]~reg0.ACLR
reset => ex_mem_regb[12]~reg0.ACLR
reset => ex_mem_regb[13]~reg0.ACLR
reset => ex_mem_regb[14]~reg0.ACLR
reset => ex_mem_regb[15]~reg0.ACLR
reset => ex_mem_regb[16]~reg0.ACLR
reset => ex_mem_regb[17]~reg0.ACLR
reset => ex_mem_regb[18]~reg0.ACLR
reset => ex_mem_regb[19]~reg0.ACLR
reset => ex_mem_regb[20]~reg0.ACLR
reset => ex_mem_regb[21]~reg0.ACLR
reset => ex_mem_regb[22]~reg0.ACLR
reset => ex_mem_regb[23]~reg0.ACLR
reset => ex_mem_regb[24]~reg0.ACLR
reset => ex_mem_regb[25]~reg0.ACLR
reset => ex_mem_regb[26]~reg0.ACLR
reset => ex_mem_regb[27]~reg0.ACLR
reset => ex_mem_regb[28]~reg0.ACLR
reset => ex_mem_regb[29]~reg0.ACLR
reset => ex_mem_regb[30]~reg0.ACLR
reset => ex_mem_regb[31]~reg0.ACLR
reset => ex_mem_readmem~reg0.ACLR
reset => ex_if_stall~reg0.ACLR
reset => ex_mem_writemem~reg0.ENA
id_ex_selalushift => Decoder0.IN0
id_ex_selimregb => Decoder1.IN0
id_ex_aluop[0] => id_ex_aluop[0].IN1
id_ex_aluop[1] => id_ex_aluop[1].IN1
id_ex_aluop[2] => id_ex_aluop[2].IN1
id_ex_unsig => id_ex_unsig.IN1
id_ex_shiftop[0] => id_ex_shiftop[0].IN1
id_ex_shiftop[1] => id_ex_shiftop[1].IN1
id_ex_shiftamt[0] => id_ex_shiftamt[0].IN1
id_ex_shiftamt[1] => id_ex_shiftamt[1].IN1
id_ex_shiftamt[2] => id_ex_shiftamt[2].IN1
id_ex_shiftamt[3] => id_ex_shiftamt[3].IN1
id_ex_shiftamt[4] => id_ex_shiftamt[4].IN1
id_ex_rega[0] => id_ex_rega[0].IN1
id_ex_rega[1] => id_ex_rega[1].IN1
id_ex_rega[2] => id_ex_rega[2].IN1
id_ex_rega[3] => id_ex_rega[3].IN1
id_ex_rega[4] => id_ex_rega[4].IN1
id_ex_rega[5] => id_ex_rega[5].IN1
id_ex_rega[6] => id_ex_rega[6].IN1
id_ex_rega[7] => id_ex_rega[7].IN1
id_ex_rega[8] => id_ex_rega[8].IN1
id_ex_rega[9] => id_ex_rega[9].IN1
id_ex_rega[10] => id_ex_rega[10].IN1
id_ex_rega[11] => id_ex_rega[11].IN1
id_ex_rega[12] => id_ex_rega[12].IN1
id_ex_rega[13] => id_ex_rega[13].IN1
id_ex_rega[14] => id_ex_rega[14].IN1
id_ex_rega[15] => id_ex_rega[15].IN1
id_ex_rega[16] => id_ex_rega[16].IN1
id_ex_rega[17] => id_ex_rega[17].IN1
id_ex_rega[18] => id_ex_rega[18].IN1
id_ex_rega[19] => id_ex_rega[19].IN1
id_ex_rega[20] => id_ex_rega[20].IN1
id_ex_rega[21] => id_ex_rega[21].IN1
id_ex_rega[22] => id_ex_rega[22].IN1
id_ex_rega[23] => id_ex_rega[23].IN1
id_ex_rega[24] => id_ex_rega[24].IN1
id_ex_rega[25] => id_ex_rega[25].IN1
id_ex_rega[26] => id_ex_rega[26].IN1
id_ex_rega[27] => id_ex_rega[27].IN1
id_ex_rega[28] => id_ex_rega[28].IN1
id_ex_rega[29] => id_ex_rega[29].IN1
id_ex_rega[30] => id_ex_rega[30].IN1
id_ex_rega[31] => id_ex_rega[31].IN1
id_ex_readmem => always0.IN0
id_ex_readmem => ex_mem_readmem~reg0.DATAIN
id_ex_writemem => always0.IN1
id_ex_writemem => ex_mem_writemem~reg0.DATAIN
id_ex_regb[0] => id_ex_regb[0].IN1
id_ex_regb[1] => id_ex_regb[1].IN1
id_ex_regb[2] => id_ex_regb[2].IN1
id_ex_regb[3] => id_ex_regb[3].IN1
id_ex_regb[4] => id_ex_regb[4].IN1
id_ex_regb[5] => id_ex_regb[5].IN1
id_ex_regb[6] => id_ex_regb[6].IN1
id_ex_regb[7] => id_ex_regb[7].IN1
id_ex_regb[8] => id_ex_regb[8].IN1
id_ex_regb[9] => id_ex_regb[9].IN1
id_ex_regb[10] => id_ex_regb[10].IN1
id_ex_regb[11] => id_ex_regb[11].IN1
id_ex_regb[12] => id_ex_regb[12].IN1
id_ex_regb[13] => id_ex_regb[13].IN1
id_ex_regb[14] => id_ex_regb[14].IN1
id_ex_regb[15] => id_ex_regb[15].IN1
id_ex_regb[16] => id_ex_regb[16].IN1
id_ex_regb[17] => id_ex_regb[17].IN1
id_ex_regb[18] => id_ex_regb[18].IN1
id_ex_regb[19] => id_ex_regb[19].IN1
id_ex_regb[20] => id_ex_regb[20].IN1
id_ex_regb[21] => id_ex_regb[21].IN1
id_ex_regb[22] => id_ex_regb[22].IN1
id_ex_regb[23] => id_ex_regb[23].IN1
id_ex_regb[24] => id_ex_regb[24].IN1
id_ex_regb[25] => id_ex_regb[25].IN1
id_ex_regb[26] => id_ex_regb[26].IN1
id_ex_regb[27] => id_ex_regb[27].IN1
id_ex_regb[28] => id_ex_regb[28].IN1
id_ex_regb[29] => id_ex_regb[29].IN1
id_ex_regb[30] => id_ex_regb[30].IN1
id_ex_regb[31] => id_ex_regb[31].IN1
id_ex_imedext[0] => b.DATAB
id_ex_imedext[1] => b.DATAB
id_ex_imedext[2] => b.DATAB
id_ex_imedext[3] => b.DATAB
id_ex_imedext[4] => b.DATAB
id_ex_imedext[5] => b.DATAB
id_ex_imedext[6] => b.DATAB
id_ex_imedext[7] => b.DATAB
id_ex_imedext[8] => b.DATAB
id_ex_imedext[9] => b.DATAB
id_ex_imedext[10] => b.DATAB
id_ex_imedext[11] => b.DATAB
id_ex_imedext[12] => b.DATAB
id_ex_imedext[13] => b.DATAB
id_ex_imedext[14] => b.DATAB
id_ex_imedext[15] => b.DATAB
id_ex_imedext[16] => b.DATAB
id_ex_imedext[17] => b.DATAB
id_ex_imedext[18] => b.DATAB
id_ex_imedext[19] => b.DATAB
id_ex_imedext[20] => b.DATAB
id_ex_imedext[21] => b.DATAB
id_ex_imedext[22] => b.DATAB
id_ex_imedext[23] => b.DATAB
id_ex_imedext[24] => b.DATAB
id_ex_imedext[25] => b.DATAB
id_ex_imedext[26] => b.DATAB
id_ex_imedext[27] => b.DATAB
id_ex_imedext[28] => b.DATAB
id_ex_imedext[29] => b.DATAB
id_ex_imedext[30] => b.DATAB
id_ex_imedext[31] => b.DATAB
id_ex_selwsource => ex_mem_selwsource~reg0.DATAIN
id_ex_regdest[0] => ex_mem_regdest[0]~reg0.DATAIN
id_ex_regdest[1] => ex_mem_regdest[1]~reg0.DATAIN
id_ex_regdest[2] => ex_mem_regdest[2]~reg0.DATAIN
id_ex_regdest[3] => ex_mem_regdest[3]~reg0.DATAIN
id_ex_regdest[4] => ex_mem_regdest[4]~reg0.DATAIN
id_ex_writereg => ex_mem_writereg.IN1
id_ex_writeov => ex_mem_writereg.IN1
ex_if_stall <= ex_if_stall~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_readmem <= ex_mem_readmem~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_writemem <= ex_mem_writemem~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[0] <= ex_mem_regb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[1] <= ex_mem_regb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[2] <= ex_mem_regb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[3] <= ex_mem_regb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[4] <= ex_mem_regb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[5] <= ex_mem_regb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[6] <= ex_mem_regb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[7] <= ex_mem_regb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[8] <= ex_mem_regb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[9] <= ex_mem_regb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[10] <= ex_mem_regb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[11] <= ex_mem_regb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[12] <= ex_mem_regb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[13] <= ex_mem_regb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[14] <= ex_mem_regb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[15] <= ex_mem_regb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[16] <= ex_mem_regb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[17] <= ex_mem_regb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[18] <= ex_mem_regb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[19] <= ex_mem_regb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[20] <= ex_mem_regb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[21] <= ex_mem_regb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[22] <= ex_mem_regb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[23] <= ex_mem_regb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[24] <= ex_mem_regb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[25] <= ex_mem_regb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[26] <= ex_mem_regb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[27] <= ex_mem_regb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[28] <= ex_mem_regb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[29] <= ex_mem_regb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[30] <= ex_mem_regb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regb[31] <= ex_mem_regb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_selwsource <= ex_mem_selwsource~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[0] <= ex_mem_regdest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[1] <= ex_mem_regdest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[2] <= ex_mem_regdest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[3] <= ex_mem_regdest[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_regdest[4] <= ex_mem_regdest[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_writereg <= ex_mem_writereg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[0] <= ex_mem_wbvalue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[1] <= ex_mem_wbvalue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[2] <= ex_mem_wbvalue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[3] <= ex_mem_wbvalue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[4] <= ex_mem_wbvalue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[5] <= ex_mem_wbvalue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[6] <= ex_mem_wbvalue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[7] <= ex_mem_wbvalue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[8] <= ex_mem_wbvalue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[9] <= ex_mem_wbvalue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[10] <= ex_mem_wbvalue[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[11] <= ex_mem_wbvalue[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[12] <= ex_mem_wbvalue[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[13] <= ex_mem_wbvalue[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[14] <= ex_mem_wbvalue[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[15] <= ex_mem_wbvalue[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[16] <= ex_mem_wbvalue[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[17] <= ex_mem_wbvalue[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[18] <= ex_mem_wbvalue[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[19] <= ex_mem_wbvalue[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[20] <= ex_mem_wbvalue[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[21] <= ex_mem_wbvalue[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[22] <= ex_mem_wbvalue[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[23] <= ex_mem_wbvalue[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[24] <= ex_mem_wbvalue[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[25] <= ex_mem_wbvalue[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[26] <= ex_mem_wbvalue[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[27] <= ex_mem_wbvalue[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[28] <= ex_mem_wbvalue[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[29] <= ex_mem_wbvalue[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[30] <= ex_mem_wbvalue[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_wbvalue[31] <= ex_mem_wbvalue[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Decode:DECODE|Execute:ExecuteModule|Alu:ALU
a[0] => aluout.IN0
a[0] => Add0.IN32
a[0] => aluout.IN0
a[0] => aluout.IN0
a[0] => Add1.IN64
a[0] => LessThan2.IN64
a[0] => LessThan5.IN64
a[0] => LessThan8.IN32
a[0] => LessThan9.IN32
a[1] => aluout.IN0
a[1] => Add0.IN31
a[1] => aluout.IN0
a[1] => aluout.IN0
a[1] => Add1.IN63
a[1] => LessThan2.IN63
a[1] => LessThan5.IN63
a[1] => LessThan8.IN31
a[1] => LessThan9.IN31
a[2] => aluout.IN0
a[2] => Add0.IN30
a[2] => aluout.IN0
a[2] => aluout.IN0
a[2] => Add1.IN62
a[2] => LessThan2.IN62
a[2] => LessThan5.IN62
a[2] => LessThan8.IN30
a[2] => LessThan9.IN30
a[3] => aluout.IN0
a[3] => Add0.IN29
a[3] => aluout.IN0
a[3] => aluout.IN0
a[3] => Add1.IN61
a[3] => LessThan2.IN61
a[3] => LessThan5.IN61
a[3] => LessThan8.IN29
a[3] => LessThan9.IN29
a[4] => aluout.IN0
a[4] => Add0.IN28
a[4] => aluout.IN0
a[4] => aluout.IN0
a[4] => Add1.IN60
a[4] => LessThan2.IN60
a[4] => LessThan5.IN60
a[4] => LessThan8.IN28
a[4] => LessThan9.IN28
a[5] => aluout.IN0
a[5] => Add0.IN27
a[5] => aluout.IN0
a[5] => aluout.IN0
a[5] => Add1.IN59
a[5] => LessThan2.IN59
a[5] => LessThan5.IN59
a[5] => LessThan8.IN27
a[5] => LessThan9.IN27
a[6] => aluout.IN0
a[6] => Add0.IN26
a[6] => aluout.IN0
a[6] => aluout.IN0
a[6] => Add1.IN58
a[6] => LessThan2.IN58
a[6] => LessThan5.IN58
a[6] => LessThan8.IN26
a[6] => LessThan9.IN26
a[7] => aluout.IN0
a[7] => Add0.IN25
a[7] => aluout.IN0
a[7] => aluout.IN0
a[7] => Add1.IN57
a[7] => LessThan2.IN57
a[7] => LessThan5.IN57
a[7] => LessThan8.IN25
a[7] => LessThan9.IN25
a[8] => aluout.IN0
a[8] => Add0.IN24
a[8] => aluout.IN0
a[8] => aluout.IN0
a[8] => Add1.IN56
a[8] => LessThan2.IN56
a[8] => LessThan5.IN56
a[8] => LessThan8.IN24
a[8] => LessThan9.IN24
a[9] => aluout.IN0
a[9] => Add0.IN23
a[9] => aluout.IN0
a[9] => aluout.IN0
a[9] => Add1.IN55
a[9] => LessThan2.IN55
a[9] => LessThan5.IN55
a[9] => LessThan8.IN23
a[9] => LessThan9.IN23
a[10] => aluout.IN0
a[10] => Add0.IN22
a[10] => aluout.IN0
a[10] => aluout.IN0
a[10] => Add1.IN54
a[10] => LessThan2.IN54
a[10] => LessThan5.IN54
a[10] => LessThan8.IN22
a[10] => LessThan9.IN22
a[11] => aluout.IN0
a[11] => Add0.IN21
a[11] => aluout.IN0
a[11] => aluout.IN0
a[11] => Add1.IN53
a[11] => LessThan2.IN53
a[11] => LessThan5.IN53
a[11] => LessThan8.IN21
a[11] => LessThan9.IN21
a[12] => aluout.IN0
a[12] => Add0.IN20
a[12] => aluout.IN0
a[12] => aluout.IN0
a[12] => Add1.IN52
a[12] => LessThan2.IN52
a[12] => LessThan5.IN52
a[12] => LessThan8.IN20
a[12] => LessThan9.IN20
a[13] => aluout.IN0
a[13] => Add0.IN19
a[13] => aluout.IN0
a[13] => aluout.IN0
a[13] => Add1.IN51
a[13] => LessThan2.IN51
a[13] => LessThan5.IN51
a[13] => LessThan8.IN19
a[13] => LessThan9.IN19
a[14] => aluout.IN0
a[14] => Add0.IN18
a[14] => aluout.IN0
a[14] => aluout.IN0
a[14] => Add1.IN50
a[14] => LessThan2.IN50
a[14] => LessThan5.IN50
a[14] => LessThan8.IN18
a[14] => LessThan9.IN18
a[15] => aluout.IN0
a[15] => Add0.IN17
a[15] => aluout.IN0
a[15] => aluout.IN0
a[15] => Add1.IN49
a[15] => LessThan2.IN49
a[15] => LessThan5.IN49
a[15] => LessThan8.IN17
a[15] => LessThan9.IN17
a[16] => aluout.IN0
a[16] => Add0.IN16
a[16] => aluout.IN0
a[16] => aluout.IN0
a[16] => Add1.IN48
a[16] => LessThan2.IN48
a[16] => LessThan5.IN48
a[16] => LessThan8.IN16
a[16] => LessThan9.IN16
a[17] => aluout.IN0
a[17] => Add0.IN15
a[17] => aluout.IN0
a[17] => aluout.IN0
a[17] => Add1.IN47
a[17] => LessThan2.IN47
a[17] => LessThan5.IN47
a[17] => LessThan8.IN15
a[17] => LessThan9.IN15
a[18] => aluout.IN0
a[18] => Add0.IN14
a[18] => aluout.IN0
a[18] => aluout.IN0
a[18] => Add1.IN46
a[18] => LessThan2.IN46
a[18] => LessThan5.IN46
a[18] => LessThan8.IN14
a[18] => LessThan9.IN14
a[19] => aluout.IN0
a[19] => Add0.IN13
a[19] => aluout.IN0
a[19] => aluout.IN0
a[19] => Add1.IN45
a[19] => LessThan2.IN45
a[19] => LessThan5.IN45
a[19] => LessThan8.IN13
a[19] => LessThan9.IN13
a[20] => aluout.IN0
a[20] => Add0.IN12
a[20] => aluout.IN0
a[20] => aluout.IN0
a[20] => Add1.IN44
a[20] => LessThan2.IN44
a[20] => LessThan5.IN44
a[20] => LessThan8.IN12
a[20] => LessThan9.IN12
a[21] => aluout.IN0
a[21] => Add0.IN11
a[21] => aluout.IN0
a[21] => aluout.IN0
a[21] => Add1.IN43
a[21] => LessThan2.IN43
a[21] => LessThan5.IN43
a[21] => LessThan8.IN11
a[21] => LessThan9.IN11
a[22] => aluout.IN0
a[22] => Add0.IN10
a[22] => aluout.IN0
a[22] => aluout.IN0
a[22] => Add1.IN42
a[22] => LessThan2.IN42
a[22] => LessThan5.IN42
a[22] => LessThan8.IN10
a[22] => LessThan9.IN10
a[23] => aluout.IN0
a[23] => Add0.IN9
a[23] => aluout.IN0
a[23] => aluout.IN0
a[23] => Add1.IN41
a[23] => LessThan2.IN41
a[23] => LessThan5.IN41
a[23] => LessThan8.IN9
a[23] => LessThan9.IN9
a[24] => aluout.IN0
a[24] => Add0.IN8
a[24] => aluout.IN0
a[24] => aluout.IN0
a[24] => Add1.IN40
a[24] => LessThan2.IN40
a[24] => LessThan5.IN40
a[24] => LessThan8.IN8
a[24] => LessThan9.IN8
a[25] => aluout.IN0
a[25] => Add0.IN7
a[25] => aluout.IN0
a[25] => aluout.IN0
a[25] => Add1.IN39
a[25] => LessThan2.IN39
a[25] => LessThan5.IN39
a[25] => LessThan8.IN7
a[25] => LessThan9.IN7
a[26] => aluout.IN0
a[26] => Add0.IN6
a[26] => aluout.IN0
a[26] => aluout.IN0
a[26] => Add1.IN38
a[26] => LessThan2.IN38
a[26] => LessThan5.IN38
a[26] => LessThan8.IN6
a[26] => LessThan9.IN6
a[27] => aluout.IN0
a[27] => Add0.IN5
a[27] => aluout.IN0
a[27] => aluout.IN0
a[27] => Add1.IN37
a[27] => LessThan2.IN37
a[27] => LessThan5.IN37
a[27] => LessThan8.IN5
a[27] => LessThan9.IN5
a[28] => aluout.IN0
a[28] => Add0.IN4
a[28] => aluout.IN0
a[28] => aluout.IN0
a[28] => Add1.IN36
a[28] => LessThan2.IN36
a[28] => LessThan5.IN36
a[28] => LessThan8.IN4
a[28] => LessThan9.IN4
a[29] => aluout.IN0
a[29] => Add0.IN3
a[29] => aluout.IN0
a[29] => aluout.IN0
a[29] => Add1.IN35
a[29] => LessThan2.IN35
a[29] => LessThan5.IN35
a[29] => LessThan8.IN3
a[29] => LessThan9.IN3
a[30] => aluout.IN0
a[30] => Add0.IN2
a[30] => aluout.IN0
a[30] => aluout.IN0
a[30] => Add1.IN34
a[30] => LessThan2.IN34
a[30] => LessThan5.IN34
a[30] => LessThan8.IN2
a[30] => LessThan9.IN2
a[31] => aluout.IN0
a[31] => Add0.IN1
a[31] => aluout.IN0
a[31] => aluout.IN0
a[31] => Add1.IN33
a[31] => LessThan2.IN33
a[31] => LessThan5.IN33
a[31] => LessThan8.IN1
a[31] => LessThan9.IN1
b[0] => aluout.IN1
b[0] => Add0.IN64
b[0] => aluout.IN1
b[0] => aluout.IN1
b[0] => LessThan3.IN64
b[0] => LessThan6.IN64
b[0] => LessThan8.IN64
b[0] => LessThan9.IN64
b[0] => Add1.IN32
b[1] => aluout.IN1
b[1] => Add0.IN63
b[1] => aluout.IN1
b[1] => aluout.IN1
b[1] => LessThan3.IN63
b[1] => LessThan6.IN63
b[1] => LessThan8.IN63
b[1] => LessThan9.IN63
b[1] => Add1.IN31
b[2] => aluout.IN1
b[2] => Add0.IN62
b[2] => aluout.IN1
b[2] => aluout.IN1
b[2] => LessThan3.IN62
b[2] => LessThan6.IN62
b[2] => LessThan8.IN62
b[2] => LessThan9.IN62
b[2] => Add1.IN30
b[3] => aluout.IN1
b[3] => Add0.IN61
b[3] => aluout.IN1
b[3] => aluout.IN1
b[3] => LessThan3.IN61
b[3] => LessThan6.IN61
b[3] => LessThan8.IN61
b[3] => LessThan9.IN61
b[3] => Add1.IN29
b[4] => aluout.IN1
b[4] => Add0.IN60
b[4] => aluout.IN1
b[4] => aluout.IN1
b[4] => LessThan3.IN60
b[4] => LessThan6.IN60
b[4] => LessThan8.IN60
b[4] => LessThan9.IN60
b[4] => Add1.IN28
b[5] => aluout.IN1
b[5] => Add0.IN59
b[5] => aluout.IN1
b[5] => aluout.IN1
b[5] => LessThan3.IN59
b[5] => LessThan6.IN59
b[5] => LessThan8.IN59
b[5] => LessThan9.IN59
b[5] => Add1.IN27
b[6] => aluout.IN1
b[6] => Add0.IN58
b[6] => aluout.IN1
b[6] => aluout.IN1
b[6] => LessThan3.IN58
b[6] => LessThan6.IN58
b[6] => LessThan8.IN58
b[6] => LessThan9.IN58
b[6] => Add1.IN26
b[7] => aluout.IN1
b[7] => Add0.IN57
b[7] => aluout.IN1
b[7] => aluout.IN1
b[7] => LessThan3.IN57
b[7] => LessThan6.IN57
b[7] => LessThan8.IN57
b[7] => LessThan9.IN57
b[7] => Add1.IN25
b[8] => aluout.IN1
b[8] => Add0.IN56
b[8] => aluout.IN1
b[8] => aluout.IN1
b[8] => LessThan3.IN56
b[8] => LessThan6.IN56
b[8] => LessThan8.IN56
b[8] => LessThan9.IN56
b[8] => Add1.IN24
b[9] => aluout.IN1
b[9] => Add0.IN55
b[9] => aluout.IN1
b[9] => aluout.IN1
b[9] => LessThan3.IN55
b[9] => LessThan6.IN55
b[9] => LessThan8.IN55
b[9] => LessThan9.IN55
b[9] => Add1.IN23
b[10] => aluout.IN1
b[10] => Add0.IN54
b[10] => aluout.IN1
b[10] => aluout.IN1
b[10] => LessThan3.IN54
b[10] => LessThan6.IN54
b[10] => LessThan8.IN54
b[10] => LessThan9.IN54
b[10] => Add1.IN22
b[11] => aluout.IN1
b[11] => Add0.IN53
b[11] => aluout.IN1
b[11] => aluout.IN1
b[11] => LessThan3.IN53
b[11] => LessThan6.IN53
b[11] => LessThan8.IN53
b[11] => LessThan9.IN53
b[11] => Add1.IN21
b[12] => aluout.IN1
b[12] => Add0.IN52
b[12] => aluout.IN1
b[12] => aluout.IN1
b[12] => LessThan3.IN52
b[12] => LessThan6.IN52
b[12] => LessThan8.IN52
b[12] => LessThan9.IN52
b[12] => Add1.IN20
b[13] => aluout.IN1
b[13] => Add0.IN51
b[13] => aluout.IN1
b[13] => aluout.IN1
b[13] => LessThan3.IN51
b[13] => LessThan6.IN51
b[13] => LessThan8.IN51
b[13] => LessThan9.IN51
b[13] => Add1.IN19
b[14] => aluout.IN1
b[14] => Add0.IN50
b[14] => aluout.IN1
b[14] => aluout.IN1
b[14] => LessThan3.IN50
b[14] => LessThan6.IN50
b[14] => LessThan8.IN50
b[14] => LessThan9.IN50
b[14] => Add1.IN18
b[15] => aluout.IN1
b[15] => Add0.IN49
b[15] => aluout.IN1
b[15] => aluout.IN1
b[15] => LessThan3.IN49
b[15] => LessThan6.IN49
b[15] => LessThan8.IN49
b[15] => LessThan9.IN49
b[15] => Add1.IN17
b[16] => aluout.IN1
b[16] => Add0.IN48
b[16] => aluout.IN1
b[16] => aluout.IN1
b[16] => LessThan3.IN48
b[16] => LessThan6.IN48
b[16] => LessThan8.IN48
b[16] => LessThan9.IN48
b[16] => Add1.IN16
b[17] => aluout.IN1
b[17] => Add0.IN47
b[17] => aluout.IN1
b[17] => aluout.IN1
b[17] => LessThan3.IN47
b[17] => LessThan6.IN47
b[17] => LessThan8.IN47
b[17] => LessThan9.IN47
b[17] => Add1.IN15
b[18] => aluout.IN1
b[18] => Add0.IN46
b[18] => aluout.IN1
b[18] => aluout.IN1
b[18] => LessThan3.IN46
b[18] => LessThan6.IN46
b[18] => LessThan8.IN46
b[18] => LessThan9.IN46
b[18] => Add1.IN14
b[19] => aluout.IN1
b[19] => Add0.IN45
b[19] => aluout.IN1
b[19] => aluout.IN1
b[19] => LessThan3.IN45
b[19] => LessThan6.IN45
b[19] => LessThan8.IN45
b[19] => LessThan9.IN45
b[19] => Add1.IN13
b[20] => aluout.IN1
b[20] => Add0.IN44
b[20] => aluout.IN1
b[20] => aluout.IN1
b[20] => LessThan3.IN44
b[20] => LessThan6.IN44
b[20] => LessThan8.IN44
b[20] => LessThan9.IN44
b[20] => Add1.IN12
b[21] => aluout.IN1
b[21] => Add0.IN43
b[21] => aluout.IN1
b[21] => aluout.IN1
b[21] => LessThan3.IN43
b[21] => LessThan6.IN43
b[21] => LessThan8.IN43
b[21] => LessThan9.IN43
b[21] => Add1.IN11
b[22] => aluout.IN1
b[22] => Add0.IN42
b[22] => aluout.IN1
b[22] => aluout.IN1
b[22] => LessThan3.IN42
b[22] => LessThan6.IN42
b[22] => LessThan8.IN42
b[22] => LessThan9.IN42
b[22] => Add1.IN10
b[23] => aluout.IN1
b[23] => Add0.IN41
b[23] => aluout.IN1
b[23] => aluout.IN1
b[23] => LessThan3.IN41
b[23] => LessThan6.IN41
b[23] => LessThan8.IN41
b[23] => LessThan9.IN41
b[23] => Add1.IN9
b[24] => aluout.IN1
b[24] => Add0.IN40
b[24] => aluout.IN1
b[24] => aluout.IN1
b[24] => LessThan3.IN40
b[24] => LessThan6.IN40
b[24] => LessThan8.IN40
b[24] => LessThan9.IN40
b[24] => Add1.IN8
b[25] => aluout.IN1
b[25] => Add0.IN39
b[25] => aluout.IN1
b[25] => aluout.IN1
b[25] => LessThan3.IN39
b[25] => LessThan6.IN39
b[25] => LessThan8.IN39
b[25] => LessThan9.IN39
b[25] => Add1.IN7
b[26] => aluout.IN1
b[26] => Add0.IN38
b[26] => aluout.IN1
b[26] => aluout.IN1
b[26] => LessThan3.IN38
b[26] => LessThan6.IN38
b[26] => LessThan8.IN38
b[26] => LessThan9.IN38
b[26] => Add1.IN6
b[27] => aluout.IN1
b[27] => Add0.IN37
b[27] => aluout.IN1
b[27] => aluout.IN1
b[27] => LessThan3.IN37
b[27] => LessThan6.IN37
b[27] => LessThan8.IN37
b[27] => LessThan9.IN37
b[27] => Add1.IN5
b[28] => aluout.IN1
b[28] => Add0.IN36
b[28] => aluout.IN1
b[28] => aluout.IN1
b[28] => LessThan3.IN36
b[28] => LessThan6.IN36
b[28] => LessThan8.IN36
b[28] => LessThan9.IN36
b[28] => Add1.IN4
b[29] => aluout.IN1
b[29] => Add0.IN35
b[29] => aluout.IN1
b[29] => aluout.IN1
b[29] => LessThan3.IN35
b[29] => LessThan6.IN35
b[29] => LessThan8.IN35
b[29] => LessThan9.IN35
b[29] => Add1.IN3
b[30] => aluout.IN1
b[30] => Add0.IN34
b[30] => aluout.IN1
b[30] => aluout.IN1
b[30] => LessThan3.IN34
b[30] => LessThan6.IN34
b[30] => LessThan8.IN34
b[30] => LessThan9.IN34
b[30] => Add1.IN2
b[31] => aluout.IN1
b[31] => Add0.IN33
b[31] => aluout.IN1
b[31] => aluout.IN1
b[31] => LessThan3.IN33
b[31] => LessThan6.IN33
b[31] => LessThan8.IN33
b[31] => LessThan9.IN33
b[31] => Add1.IN1
aluout[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux2.IN10
op[0] => Mux3.IN10
op[0] => Mux4.IN10
op[0] => Mux5.IN10
op[0] => Mux6.IN10
op[0] => Mux7.IN10
op[0] => Mux8.IN10
op[0] => Mux9.IN10
op[0] => Mux10.IN10
op[0] => Mux11.IN10
op[0] => Mux12.IN10
op[0] => Mux13.IN10
op[0] => Mux14.IN10
op[0] => Mux15.IN10
op[0] => Mux16.IN10
op[0] => Mux17.IN10
op[0] => Mux18.IN10
op[0] => Mux19.IN10
op[0] => Mux20.IN10
op[0] => Mux21.IN10
op[0] => Mux22.IN10
op[0] => Mux23.IN10
op[0] => Mux24.IN10
op[0] => Mux25.IN10
op[0] => Mux26.IN10
op[0] => Mux27.IN10
op[0] => Mux28.IN10
op[0] => Mux29.IN10
op[0] => Mux30.IN10
op[0] => Mux31.IN10
op[0] => Mux32.IN10
op[0] => Mux33.IN10
op[0] => Mux1.IN10
op[0] => Mux0.IN10
op[1] => Mux2.IN9
op[1] => Mux3.IN9
op[1] => Mux4.IN9
op[1] => Mux5.IN9
op[1] => Mux6.IN9
op[1] => Mux7.IN9
op[1] => Mux8.IN9
op[1] => Mux9.IN9
op[1] => Mux10.IN9
op[1] => Mux11.IN9
op[1] => Mux12.IN9
op[1] => Mux13.IN9
op[1] => Mux14.IN9
op[1] => Mux15.IN9
op[1] => Mux16.IN9
op[1] => Mux17.IN9
op[1] => Mux18.IN9
op[1] => Mux19.IN9
op[1] => Mux20.IN9
op[1] => Mux21.IN9
op[1] => Mux22.IN9
op[1] => Mux23.IN9
op[1] => Mux24.IN9
op[1] => Mux25.IN9
op[1] => Mux26.IN9
op[1] => Mux27.IN9
op[1] => Mux28.IN9
op[1] => Mux29.IN9
op[1] => Mux30.IN9
op[1] => Mux31.IN9
op[1] => Mux32.IN9
op[1] => Mux33.IN9
op[1] => Mux1.IN9
op[1] => Mux0.IN9
op[2] => Mux2.IN8
op[2] => Mux3.IN8
op[2] => Mux4.IN8
op[2] => Mux5.IN8
op[2] => Mux6.IN8
op[2] => Mux7.IN8
op[2] => Mux8.IN8
op[2] => Mux9.IN8
op[2] => Mux10.IN8
op[2] => Mux11.IN8
op[2] => Mux12.IN8
op[2] => Mux13.IN8
op[2] => Mux14.IN8
op[2] => Mux15.IN8
op[2] => Mux16.IN8
op[2] => Mux17.IN8
op[2] => Mux18.IN8
op[2] => Mux19.IN8
op[2] => Mux20.IN8
op[2] => Mux21.IN8
op[2] => Mux22.IN8
op[2] => Mux23.IN8
op[2] => Mux24.IN8
op[2] => Mux25.IN8
op[2] => Mux26.IN8
op[2] => Mux27.IN8
op[2] => Mux28.IN8
op[2] => Mux29.IN8
op[2] => Mux30.IN8
op[2] => Mux31.IN8
op[2] => Mux32.IN8
op[2] => Mux33.IN8
op[2] => Mux1.IN8
op[2] => Mux0.IN8
unsig => compout.OUTPUTSELECT
compout <= compout.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow$latch.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Decode:DECODE|Execute:ExecuteModule|Shifter:SHIFTER
in[0] => ShiftRight0.IN32
in[0] => ShiftLeft0.IN32
in[1] => ShiftRight0.IN31
in[1] => ShiftLeft0.IN31
in[2] => ShiftRight0.IN30
in[2] => ShiftLeft0.IN30
in[3] => ShiftRight0.IN29
in[3] => ShiftLeft0.IN29
in[4] => ShiftRight0.IN28
in[4] => ShiftLeft0.IN28
in[5] => ShiftRight0.IN27
in[5] => ShiftLeft0.IN27
in[6] => ShiftRight0.IN26
in[6] => ShiftLeft0.IN26
in[7] => ShiftRight0.IN25
in[7] => ShiftLeft0.IN25
in[8] => ShiftRight0.IN24
in[8] => ShiftLeft0.IN24
in[9] => ShiftRight0.IN23
in[9] => ShiftLeft0.IN23
in[10] => ShiftRight0.IN22
in[10] => ShiftLeft0.IN22
in[11] => ShiftRight0.IN21
in[11] => ShiftLeft0.IN21
in[12] => ShiftRight0.IN20
in[12] => ShiftLeft0.IN20
in[13] => ShiftRight0.IN19
in[13] => ShiftLeft0.IN19
in[14] => ShiftRight0.IN18
in[14] => ShiftLeft0.IN18
in[15] => ShiftRight0.IN17
in[15] => ShiftLeft0.IN17
in[16] => ShiftRight0.IN16
in[16] => ShiftLeft0.IN16
in[17] => ShiftRight0.IN15
in[17] => ShiftLeft0.IN15
in[18] => ShiftRight0.IN14
in[18] => ShiftLeft0.IN14
in[19] => ShiftRight0.IN13
in[19] => ShiftLeft0.IN13
in[20] => ShiftRight0.IN12
in[20] => ShiftLeft0.IN12
in[21] => ShiftRight0.IN11
in[21] => ShiftLeft0.IN11
in[22] => ShiftRight0.IN10
in[22] => ShiftLeft0.IN10
in[23] => ShiftRight0.IN9
in[23] => ShiftLeft0.IN9
in[24] => ShiftRight0.IN8
in[24] => ShiftLeft0.IN8
in[25] => ShiftRight0.IN7
in[25] => ShiftLeft0.IN7
in[26] => ShiftRight0.IN6
in[26] => ShiftLeft0.IN6
in[27] => ShiftRight0.IN5
in[27] => ShiftLeft0.IN5
in[28] => ShiftRight0.IN4
in[28] => ShiftLeft0.IN4
in[29] => ShiftRight0.IN3
in[29] => ShiftLeft0.IN3
in[30] => ShiftRight0.IN2
in[30] => ShiftLeft0.IN2
in[31] => ShiftRight0.IN1
in[31] => ShiftLeft0.IN1
shiftop[0] => Mux0.IN5
shiftop[0] => Mux1.IN5
shiftop[0] => Mux2.IN5
shiftop[0] => Mux3.IN5
shiftop[0] => Mux4.IN5
shiftop[0] => Mux5.IN5
shiftop[0] => Mux6.IN5
shiftop[0] => Mux7.IN5
shiftop[0] => Mux8.IN5
shiftop[0] => Mux9.IN5
shiftop[0] => Mux10.IN5
shiftop[0] => Mux11.IN5
shiftop[0] => Mux12.IN5
shiftop[0] => Mux13.IN5
shiftop[0] => Mux14.IN5
shiftop[0] => Mux15.IN5
shiftop[0] => Mux16.IN5
shiftop[0] => Mux17.IN5
shiftop[0] => Mux18.IN5
shiftop[0] => Mux19.IN5
shiftop[0] => Mux20.IN5
shiftop[0] => Mux21.IN5
shiftop[0] => Mux22.IN5
shiftop[0] => Mux23.IN5
shiftop[0] => Mux24.IN5
shiftop[0] => Mux25.IN5
shiftop[0] => Mux26.IN5
shiftop[0] => Mux27.IN5
shiftop[0] => Mux28.IN5
shiftop[0] => Mux29.IN5
shiftop[0] => Mux30.IN5
shiftop[0] => Mux31.IN5
shiftop[1] => Mux0.IN4
shiftop[1] => Mux1.IN4
shiftop[1] => Mux2.IN4
shiftop[1] => Mux3.IN4
shiftop[1] => Mux4.IN4
shiftop[1] => Mux5.IN4
shiftop[1] => Mux6.IN4
shiftop[1] => Mux7.IN4
shiftop[1] => Mux8.IN4
shiftop[1] => Mux9.IN4
shiftop[1] => Mux10.IN4
shiftop[1] => Mux11.IN4
shiftop[1] => Mux12.IN4
shiftop[1] => Mux13.IN4
shiftop[1] => Mux14.IN4
shiftop[1] => Mux15.IN4
shiftop[1] => Mux16.IN4
shiftop[1] => Mux17.IN4
shiftop[1] => Mux18.IN4
shiftop[1] => Mux19.IN4
shiftop[1] => Mux20.IN4
shiftop[1] => Mux21.IN4
shiftop[1] => Mux22.IN4
shiftop[1] => Mux23.IN4
shiftop[1] => Mux24.IN4
shiftop[1] => Mux25.IN4
shiftop[1] => Mux26.IN4
shiftop[1] => Mux27.IN4
shiftop[1] => Mux28.IN4
shiftop[1] => Mux29.IN4
shiftop[1] => Mux30.IN4
shiftop[1] => Mux31.IN4
shiftamt[0] => ShiftRight0.IN37
shiftamt[0] => ShiftLeft0.IN37
shiftamt[1] => ShiftRight0.IN36
shiftamt[1] => ShiftLeft0.IN36
shiftamt[2] => ShiftRight0.IN35
shiftamt[2] => ShiftLeft0.IN35
shiftamt[3] => ShiftRight0.IN34
shiftamt[3] => ShiftLeft0.IN34
shiftamt[4] => ShiftRight0.IN33
shiftamt[4] => ShiftLeft0.IN33
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Writeback:WRITEBACK
mem_wb_regdest[0] => wb_reg_addr[0].DATAIN
mem_wb_regdest[1] => wb_reg_addr[1].DATAIN
mem_wb_regdest[2] => wb_reg_addr[2].DATAIN
mem_wb_regdest[3] => wb_reg_addr[3].DATAIN
mem_wb_regdest[4] => wb_reg_addr[4].DATAIN
mem_wb_writereg => wb_reg_en.DATAIN
mem_wb_wbvalue[0] => wb_reg_data[0].DATAIN
mem_wb_wbvalue[1] => wb_reg_data[1].DATAIN
mem_wb_wbvalue[2] => wb_reg_data[2].DATAIN
mem_wb_wbvalue[3] => wb_reg_data[3].DATAIN
mem_wb_wbvalue[4] => wb_reg_data[4].DATAIN
mem_wb_wbvalue[5] => wb_reg_data[5].DATAIN
mem_wb_wbvalue[6] => wb_reg_data[6].DATAIN
mem_wb_wbvalue[7] => wb_reg_data[7].DATAIN
mem_wb_wbvalue[8] => wb_reg_data[8].DATAIN
mem_wb_wbvalue[9] => wb_reg_data[9].DATAIN
mem_wb_wbvalue[10] => wb_reg_data[10].DATAIN
mem_wb_wbvalue[11] => wb_reg_data[11].DATAIN
mem_wb_wbvalue[12] => wb_reg_data[12].DATAIN
mem_wb_wbvalue[13] => wb_reg_data[13].DATAIN
mem_wb_wbvalue[14] => wb_reg_data[14].DATAIN
mem_wb_wbvalue[15] => wb_reg_data[15].DATAIN
mem_wb_wbvalue[16] => wb_reg_data[16].DATAIN
mem_wb_wbvalue[17] => wb_reg_data[17].DATAIN
mem_wb_wbvalue[18] => wb_reg_data[18].DATAIN
mem_wb_wbvalue[19] => wb_reg_data[19].DATAIN
mem_wb_wbvalue[20] => wb_reg_data[20].DATAIN
mem_wb_wbvalue[21] => wb_reg_data[21].DATAIN
mem_wb_wbvalue[22] => wb_reg_data[22].DATAIN
mem_wb_wbvalue[23] => wb_reg_data[23].DATAIN
mem_wb_wbvalue[24] => wb_reg_data[24].DATAIN
mem_wb_wbvalue[25] => wb_reg_data[25].DATAIN
mem_wb_wbvalue[26] => wb_reg_data[26].DATAIN
mem_wb_wbvalue[27] => wb_reg_data[27].DATAIN
mem_wb_wbvalue[28] => wb_reg_data[28].DATAIN
mem_wb_wbvalue[29] => wb_reg_data[29].DATAIN
mem_wb_wbvalue[30] => wb_reg_data[30].DATAIN
mem_wb_wbvalue[31] => wb_reg_data[31].DATAIN
wb_reg_en <= mem_wb_writereg.DB_MAX_OUTPUT_PORT_TYPE
wb_reg_addr[0] <= mem_wb_regdest[0].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_addr[1] <= mem_wb_regdest[1].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_addr[2] <= mem_wb_regdest[2].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_addr[3] <= mem_wb_regdest[3].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_addr[4] <= mem_wb_regdest[4].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[0] <= mem_wb_wbvalue[0].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[1] <= mem_wb_wbvalue[1].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[2] <= mem_wb_wbvalue[2].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[3] <= mem_wb_wbvalue[3].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[4] <= mem_wb_wbvalue[4].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[5] <= mem_wb_wbvalue[5].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[6] <= mem_wb_wbvalue[6].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[7] <= mem_wb_wbvalue[7].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[8] <= mem_wb_wbvalue[8].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[9] <= mem_wb_wbvalue[9].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[10] <= mem_wb_wbvalue[10].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[11] <= mem_wb_wbvalue[11].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[12] <= mem_wb_wbvalue[12].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[13] <= mem_wb_wbvalue[13].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[14] <= mem_wb_wbvalue[14].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[15] <= mem_wb_wbvalue[15].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[16] <= mem_wb_wbvalue[16].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[17] <= mem_wb_wbvalue[17].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[18] <= mem_wb_wbvalue[18].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[19] <= mem_wb_wbvalue[19].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[20] <= mem_wb_wbvalue[20].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[21] <= mem_wb_wbvalue[21].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[22] <= mem_wb_wbvalue[22].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[23] <= mem_wb_wbvalue[23].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[24] <= mem_wb_wbvalue[24].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[25] <= mem_wb_wbvalue[25].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[26] <= mem_wb_wbvalue[26].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[27] <= mem_wb_wbvalue[27].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[28] <= mem_wb_wbvalue[28].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[29] <= mem_wb_wbvalue[29].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[30] <= mem_wb_wbvalue[30].DB_MAX_OUTPUT_PORT_TYPE
wb_reg_data[31] <= mem_wb_wbvalue[31].DB_MAX_OUTPUT_PORT_TYPE


|Top|Mips:comb_3|Registers:REGISTERS
clock => registers[0][0].CLK
clock => registers[0][1].CLK
clock => registers[0][2].CLK
clock => registers[0][3].CLK
clock => registers[0][4].CLK
clock => registers[0][5].CLK
clock => registers[0][6].CLK
clock => registers[0][7].CLK
clock => registers[0][8].CLK
clock => registers[0][9].CLK
clock => registers[0][10].CLK
clock => registers[0][11].CLK
clock => registers[0][12].CLK
clock => registers[0][13].CLK
clock => registers[0][14].CLK
clock => registers[0][15].CLK
clock => registers[0][16].CLK
clock => registers[0][17].CLK
clock => registers[0][18].CLK
clock => registers[0][19].CLK
clock => registers[0][20].CLK
clock => registers[0][21].CLK
clock => registers[0][22].CLK
clock => registers[0][23].CLK
clock => registers[0][24].CLK
clock => registers[0][25].CLK
clock => registers[0][26].CLK
clock => registers[0][27].CLK
clock => registers[0][28].CLK
clock => registers[0][29].CLK
clock => registers[0][30].CLK
clock => registers[0][31].CLK
clock => registers[1][0].CLK
clock => registers[1][1].CLK
clock => registers[1][2].CLK
clock => registers[1][3].CLK
clock => registers[1][4].CLK
clock => registers[1][5].CLK
clock => registers[1][6].CLK
clock => registers[1][7].CLK
clock => registers[1][8].CLK
clock => registers[1][9].CLK
clock => registers[1][10].CLK
clock => registers[1][11].CLK
clock => registers[1][12].CLK
clock => registers[1][13].CLK
clock => registers[1][14].CLK
clock => registers[1][15].CLK
clock => registers[1][16].CLK
clock => registers[1][17].CLK
clock => registers[1][18].CLK
clock => registers[1][19].CLK
clock => registers[1][20].CLK
clock => registers[1][21].CLK
clock => registers[1][22].CLK
clock => registers[1][23].CLK
clock => registers[1][24].CLK
clock => registers[1][25].CLK
clock => registers[1][26].CLK
clock => registers[1][27].CLK
clock => registers[1][28].CLK
clock => registers[1][29].CLK
clock => registers[1][30].CLK
clock => registers[1][31].CLK
clock => registers[2][0].CLK
clock => registers[2][1].CLK
clock => registers[2][2].CLK
clock => registers[2][3].CLK
clock => registers[2][4].CLK
clock => registers[2][5].CLK
clock => registers[2][6].CLK
clock => registers[2][7].CLK
clock => registers[2][8].CLK
clock => registers[2][9].CLK
clock => registers[2][10].CLK
clock => registers[2][11].CLK
clock => registers[2][12].CLK
clock => registers[2][13].CLK
clock => registers[2][14].CLK
clock => registers[2][15].CLK
clock => registers[2][16].CLK
clock => registers[2][17].CLK
clock => registers[2][18].CLK
clock => registers[2][19].CLK
clock => registers[2][20].CLK
clock => registers[2][21].CLK
clock => registers[2][22].CLK
clock => registers[2][23].CLK
clock => registers[2][24].CLK
clock => registers[2][25].CLK
clock => registers[2][26].CLK
clock => registers[2][27].CLK
clock => registers[2][28].CLK
clock => registers[2][29].CLK
clock => registers[2][30].CLK
clock => registers[2][31].CLK
clock => registers[3][0].CLK
clock => registers[3][1].CLK
clock => registers[3][2].CLK
clock => registers[3][3].CLK
clock => registers[3][4].CLK
clock => registers[3][5].CLK
clock => registers[3][6].CLK
clock => registers[3][7].CLK
clock => registers[3][8].CLK
clock => registers[3][9].CLK
clock => registers[3][10].CLK
clock => registers[3][11].CLK
clock => registers[3][12].CLK
clock => registers[3][13].CLK
clock => registers[3][14].CLK
clock => registers[3][15].CLK
clock => registers[3][16].CLK
clock => registers[3][17].CLK
clock => registers[3][18].CLK
clock => registers[3][19].CLK
clock => registers[3][20].CLK
clock => registers[3][21].CLK
clock => registers[3][22].CLK
clock => registers[3][23].CLK
clock => registers[3][24].CLK
clock => registers[3][25].CLK
clock => registers[3][26].CLK
clock => registers[3][27].CLK
clock => registers[3][28].CLK
clock => registers[3][29].CLK
clock => registers[3][30].CLK
clock => registers[3][31].CLK
clock => registers[4][0].CLK
clock => registers[4][1].CLK
clock => registers[4][2].CLK
clock => registers[4][3].CLK
clock => registers[4][4].CLK
clock => registers[4][5].CLK
clock => registers[4][6].CLK
clock => registers[4][7].CLK
clock => registers[4][8].CLK
clock => registers[4][9].CLK
clock => registers[4][10].CLK
clock => registers[4][11].CLK
clock => registers[4][12].CLK
clock => registers[4][13].CLK
clock => registers[4][14].CLK
clock => registers[4][15].CLK
clock => registers[4][16].CLK
clock => registers[4][17].CLK
clock => registers[4][18].CLK
clock => registers[4][19].CLK
clock => registers[4][20].CLK
clock => registers[4][21].CLK
clock => registers[4][22].CLK
clock => registers[4][23].CLK
clock => registers[4][24].CLK
clock => registers[4][25].CLK
clock => registers[4][26].CLK
clock => registers[4][27].CLK
clock => registers[4][28].CLK
clock => registers[4][29].CLK
clock => registers[4][30].CLK
clock => registers[4][31].CLK
clock => registers[5][0].CLK
clock => registers[5][1].CLK
clock => registers[5][2].CLK
clock => registers[5][3].CLK
clock => registers[5][4].CLK
clock => registers[5][5].CLK
clock => registers[5][6].CLK
clock => registers[5][7].CLK
clock => registers[5][8].CLK
clock => registers[5][9].CLK
clock => registers[5][10].CLK
clock => registers[5][11].CLK
clock => registers[5][12].CLK
clock => registers[5][13].CLK
clock => registers[5][14].CLK
clock => registers[5][15].CLK
clock => registers[5][16].CLK
clock => registers[5][17].CLK
clock => registers[5][18].CLK
clock => registers[5][19].CLK
clock => registers[5][20].CLK
clock => registers[5][21].CLK
clock => registers[5][22].CLK
clock => registers[5][23].CLK
clock => registers[5][24].CLK
clock => registers[5][25].CLK
clock => registers[5][26].CLK
clock => registers[5][27].CLK
clock => registers[5][28].CLK
clock => registers[5][29].CLK
clock => registers[5][30].CLK
clock => registers[5][31].CLK
clock => registers[6][0].CLK
clock => registers[6][1].CLK
clock => registers[6][2].CLK
clock => registers[6][3].CLK
clock => registers[6][4].CLK
clock => registers[6][5].CLK
clock => registers[6][6].CLK
clock => registers[6][7].CLK
clock => registers[6][8].CLK
clock => registers[6][9].CLK
clock => registers[6][10].CLK
clock => registers[6][11].CLK
clock => registers[6][12].CLK
clock => registers[6][13].CLK
clock => registers[6][14].CLK
clock => registers[6][15].CLK
clock => registers[6][16].CLK
clock => registers[6][17].CLK
clock => registers[6][18].CLK
clock => registers[6][19].CLK
clock => registers[6][20].CLK
clock => registers[6][21].CLK
clock => registers[6][22].CLK
clock => registers[6][23].CLK
clock => registers[6][24].CLK
clock => registers[6][25].CLK
clock => registers[6][26].CLK
clock => registers[6][27].CLK
clock => registers[6][28].CLK
clock => registers[6][29].CLK
clock => registers[6][30].CLK
clock => registers[6][31].CLK
clock => registers[7][0].CLK
clock => registers[7][1].CLK
clock => registers[7][2].CLK
clock => registers[7][3].CLK
clock => registers[7][4].CLK
clock => registers[7][5].CLK
clock => registers[7][6].CLK
clock => registers[7][7].CLK
clock => registers[7][8].CLK
clock => registers[7][9].CLK
clock => registers[7][10].CLK
clock => registers[7][11].CLK
clock => registers[7][12].CLK
clock => registers[7][13].CLK
clock => registers[7][14].CLK
clock => registers[7][15].CLK
clock => registers[7][16].CLK
clock => registers[7][17].CLK
clock => registers[7][18].CLK
clock => registers[7][19].CLK
clock => registers[7][20].CLK
clock => registers[7][21].CLK
clock => registers[7][22].CLK
clock => registers[7][23].CLK
clock => registers[7][24].CLK
clock => registers[7][25].CLK
clock => registers[7][26].CLK
clock => registers[7][27].CLK
clock => registers[7][28].CLK
clock => registers[7][29].CLK
clock => registers[7][30].CLK
clock => registers[7][31].CLK
clock => registers[8][0].CLK
clock => registers[8][1].CLK
clock => registers[8][2].CLK
clock => registers[8][3].CLK
clock => registers[8][4].CLK
clock => registers[8][5].CLK
clock => registers[8][6].CLK
clock => registers[8][7].CLK
clock => registers[8][8].CLK
clock => registers[8][9].CLK
clock => registers[8][10].CLK
clock => registers[8][11].CLK
clock => registers[8][12].CLK
clock => registers[8][13].CLK
clock => registers[8][14].CLK
clock => registers[8][15].CLK
clock => registers[8][16].CLK
clock => registers[8][17].CLK
clock => registers[8][18].CLK
clock => registers[8][19].CLK
clock => registers[8][20].CLK
clock => registers[8][21].CLK
clock => registers[8][22].CLK
clock => registers[8][23].CLK
clock => registers[8][24].CLK
clock => registers[8][25].CLK
clock => registers[8][26].CLK
clock => registers[8][27].CLK
clock => registers[8][28].CLK
clock => registers[8][29].CLK
clock => registers[8][30].CLK
clock => registers[8][31].CLK
clock => registers[9][0].CLK
clock => registers[9][1].CLK
clock => registers[9][2].CLK
clock => registers[9][3].CLK
clock => registers[9][4].CLK
clock => registers[9][5].CLK
clock => registers[9][6].CLK
clock => registers[9][7].CLK
clock => registers[9][8].CLK
clock => registers[9][9].CLK
clock => registers[9][10].CLK
clock => registers[9][11].CLK
clock => registers[9][12].CLK
clock => registers[9][13].CLK
clock => registers[9][14].CLK
clock => registers[9][15].CLK
clock => registers[9][16].CLK
clock => registers[9][17].CLK
clock => registers[9][18].CLK
clock => registers[9][19].CLK
clock => registers[9][20].CLK
clock => registers[9][21].CLK
clock => registers[9][22].CLK
clock => registers[9][23].CLK
clock => registers[9][24].CLK
clock => registers[9][25].CLK
clock => registers[9][26].CLK
clock => registers[9][27].CLK
clock => registers[9][28].CLK
clock => registers[9][29].CLK
clock => registers[9][30].CLK
clock => registers[9][31].CLK
clock => registers[10][0].CLK
clock => registers[10][1].CLK
clock => registers[10][2].CLK
clock => registers[10][3].CLK
clock => registers[10][4].CLK
clock => registers[10][5].CLK
clock => registers[10][6].CLK
clock => registers[10][7].CLK
clock => registers[10][8].CLK
clock => registers[10][9].CLK
clock => registers[10][10].CLK
clock => registers[10][11].CLK
clock => registers[10][12].CLK
clock => registers[10][13].CLK
clock => registers[10][14].CLK
clock => registers[10][15].CLK
clock => registers[10][16].CLK
clock => registers[10][17].CLK
clock => registers[10][18].CLK
clock => registers[10][19].CLK
clock => registers[10][20].CLK
clock => registers[10][21].CLK
clock => registers[10][22].CLK
clock => registers[10][23].CLK
clock => registers[10][24].CLK
clock => registers[10][25].CLK
clock => registers[10][26].CLK
clock => registers[10][27].CLK
clock => registers[10][28].CLK
clock => registers[10][29].CLK
clock => registers[10][30].CLK
clock => registers[10][31].CLK
clock => registers[11][0].CLK
clock => registers[11][1].CLK
clock => registers[11][2].CLK
clock => registers[11][3].CLK
clock => registers[11][4].CLK
clock => registers[11][5].CLK
clock => registers[11][6].CLK
clock => registers[11][7].CLK
clock => registers[11][8].CLK
clock => registers[11][9].CLK
clock => registers[11][10].CLK
clock => registers[11][11].CLK
clock => registers[11][12].CLK
clock => registers[11][13].CLK
clock => registers[11][14].CLK
clock => registers[11][15].CLK
clock => registers[11][16].CLK
clock => registers[11][17].CLK
clock => registers[11][18].CLK
clock => registers[11][19].CLK
clock => registers[11][20].CLK
clock => registers[11][21].CLK
clock => registers[11][22].CLK
clock => registers[11][23].CLK
clock => registers[11][24].CLK
clock => registers[11][25].CLK
clock => registers[11][26].CLK
clock => registers[11][27].CLK
clock => registers[11][28].CLK
clock => registers[11][29].CLK
clock => registers[11][30].CLK
clock => registers[11][31].CLK
clock => registers[12][0].CLK
clock => registers[12][1].CLK
clock => registers[12][2].CLK
clock => registers[12][3].CLK
clock => registers[12][4].CLK
clock => registers[12][5].CLK
clock => registers[12][6].CLK
clock => registers[12][7].CLK
clock => registers[12][8].CLK
clock => registers[12][9].CLK
clock => registers[12][10].CLK
clock => registers[12][11].CLK
clock => registers[12][12].CLK
clock => registers[12][13].CLK
clock => registers[12][14].CLK
clock => registers[12][15].CLK
clock => registers[12][16].CLK
clock => registers[12][17].CLK
clock => registers[12][18].CLK
clock => registers[12][19].CLK
clock => registers[12][20].CLK
clock => registers[12][21].CLK
clock => registers[12][22].CLK
clock => registers[12][23].CLK
clock => registers[12][24].CLK
clock => registers[12][25].CLK
clock => registers[12][26].CLK
clock => registers[12][27].CLK
clock => registers[12][28].CLK
clock => registers[12][29].CLK
clock => registers[12][30].CLK
clock => registers[12][31].CLK
clock => registers[13][0].CLK
clock => registers[13][1].CLK
clock => registers[13][2].CLK
clock => registers[13][3].CLK
clock => registers[13][4].CLK
clock => registers[13][5].CLK
clock => registers[13][6].CLK
clock => registers[13][7].CLK
clock => registers[13][8].CLK
clock => registers[13][9].CLK
clock => registers[13][10].CLK
clock => registers[13][11].CLK
clock => registers[13][12].CLK
clock => registers[13][13].CLK
clock => registers[13][14].CLK
clock => registers[13][15].CLK
clock => registers[13][16].CLK
clock => registers[13][17].CLK
clock => registers[13][18].CLK
clock => registers[13][19].CLK
clock => registers[13][20].CLK
clock => registers[13][21].CLK
clock => registers[13][22].CLK
clock => registers[13][23].CLK
clock => registers[13][24].CLK
clock => registers[13][25].CLK
clock => registers[13][26].CLK
clock => registers[13][27].CLK
clock => registers[13][28].CLK
clock => registers[13][29].CLK
clock => registers[13][30].CLK
clock => registers[13][31].CLK
clock => registers[14][0].CLK
clock => registers[14][1].CLK
clock => registers[14][2].CLK
clock => registers[14][3].CLK
clock => registers[14][4].CLK
clock => registers[14][5].CLK
clock => registers[14][6].CLK
clock => registers[14][7].CLK
clock => registers[14][8].CLK
clock => registers[14][9].CLK
clock => registers[14][10].CLK
clock => registers[14][11].CLK
clock => registers[14][12].CLK
clock => registers[14][13].CLK
clock => registers[14][14].CLK
clock => registers[14][15].CLK
clock => registers[14][16].CLK
clock => registers[14][17].CLK
clock => registers[14][18].CLK
clock => registers[14][19].CLK
clock => registers[14][20].CLK
clock => registers[14][21].CLK
clock => registers[14][22].CLK
clock => registers[14][23].CLK
clock => registers[14][24].CLK
clock => registers[14][25].CLK
clock => registers[14][26].CLK
clock => registers[14][27].CLK
clock => registers[14][28].CLK
clock => registers[14][29].CLK
clock => registers[14][30].CLK
clock => registers[14][31].CLK
clock => registers[15][0].CLK
clock => registers[15][1].CLK
clock => registers[15][2].CLK
clock => registers[15][3].CLK
clock => registers[15][4].CLK
clock => registers[15][5].CLK
clock => registers[15][6].CLK
clock => registers[15][7].CLK
clock => registers[15][8].CLK
clock => registers[15][9].CLK
clock => registers[15][10].CLK
clock => registers[15][11].CLK
clock => registers[15][12].CLK
clock => registers[15][13].CLK
clock => registers[15][14].CLK
clock => registers[15][15].CLK
clock => registers[15][16].CLK
clock => registers[15][17].CLK
clock => registers[15][18].CLK
clock => registers[15][19].CLK
clock => registers[15][20].CLK
clock => registers[15][21].CLK
clock => registers[15][22].CLK
clock => registers[15][23].CLK
clock => registers[15][24].CLK
clock => registers[15][25].CLK
clock => registers[15][26].CLK
clock => registers[15][27].CLK
clock => registers[15][28].CLK
clock => registers[15][29].CLK
clock => registers[15][30].CLK
clock => registers[15][31].CLK
clock => registers[16][0].CLK
clock => registers[16][1].CLK
clock => registers[16][2].CLK
clock => registers[16][3].CLK
clock => registers[16][4].CLK
clock => registers[16][5].CLK
clock => registers[16][6].CLK
clock => registers[16][7].CLK
clock => registers[16][8].CLK
clock => registers[16][9].CLK
clock => registers[16][10].CLK
clock => registers[16][11].CLK
clock => registers[16][12].CLK
clock => registers[16][13].CLK
clock => registers[16][14].CLK
clock => registers[16][15].CLK
clock => registers[16][16].CLK
clock => registers[16][17].CLK
clock => registers[16][18].CLK
clock => registers[16][19].CLK
clock => registers[16][20].CLK
clock => registers[16][21].CLK
clock => registers[16][22].CLK
clock => registers[16][23].CLK
clock => registers[16][24].CLK
clock => registers[16][25].CLK
clock => registers[16][26].CLK
clock => registers[16][27].CLK
clock => registers[16][28].CLK
clock => registers[16][29].CLK
clock => registers[16][30].CLK
clock => registers[16][31].CLK
clock => registers[17][0].CLK
clock => registers[17][1].CLK
clock => registers[17][2].CLK
clock => registers[17][3].CLK
clock => registers[17][4].CLK
clock => registers[17][5].CLK
clock => registers[17][6].CLK
clock => registers[17][7].CLK
clock => registers[17][8].CLK
clock => registers[17][9].CLK
clock => registers[17][10].CLK
clock => registers[17][11].CLK
clock => registers[17][12].CLK
clock => registers[17][13].CLK
clock => registers[17][14].CLK
clock => registers[17][15].CLK
clock => registers[17][16].CLK
clock => registers[17][17].CLK
clock => registers[17][18].CLK
clock => registers[17][19].CLK
clock => registers[17][20].CLK
clock => registers[17][21].CLK
clock => registers[17][22].CLK
clock => registers[17][23].CLK
clock => registers[17][24].CLK
clock => registers[17][25].CLK
clock => registers[17][26].CLK
clock => registers[17][27].CLK
clock => registers[17][28].CLK
clock => registers[17][29].CLK
clock => registers[17][30].CLK
clock => registers[17][31].CLK
clock => registers[18][0].CLK
clock => registers[18][1].CLK
clock => registers[18][2].CLK
clock => registers[18][3].CLK
clock => registers[18][4].CLK
clock => registers[18][5].CLK
clock => registers[18][6].CLK
clock => registers[18][7].CLK
clock => registers[18][8].CLK
clock => registers[18][9].CLK
clock => registers[18][10].CLK
clock => registers[18][11].CLK
clock => registers[18][12].CLK
clock => registers[18][13].CLK
clock => registers[18][14].CLK
clock => registers[18][15].CLK
clock => registers[18][16].CLK
clock => registers[18][17].CLK
clock => registers[18][18].CLK
clock => registers[18][19].CLK
clock => registers[18][20].CLK
clock => registers[18][21].CLK
clock => registers[18][22].CLK
clock => registers[18][23].CLK
clock => registers[18][24].CLK
clock => registers[18][25].CLK
clock => registers[18][26].CLK
clock => registers[18][27].CLK
clock => registers[18][28].CLK
clock => registers[18][29].CLK
clock => registers[18][30].CLK
clock => registers[18][31].CLK
clock => registers[19][0].CLK
clock => registers[19][1].CLK
clock => registers[19][2].CLK
clock => registers[19][3].CLK
clock => registers[19][4].CLK
clock => registers[19][5].CLK
clock => registers[19][6].CLK
clock => registers[19][7].CLK
clock => registers[19][8].CLK
clock => registers[19][9].CLK
clock => registers[19][10].CLK
clock => registers[19][11].CLK
clock => registers[19][12].CLK
clock => registers[19][13].CLK
clock => registers[19][14].CLK
clock => registers[19][15].CLK
clock => registers[19][16].CLK
clock => registers[19][17].CLK
clock => registers[19][18].CLK
clock => registers[19][19].CLK
clock => registers[19][20].CLK
clock => registers[19][21].CLK
clock => registers[19][22].CLK
clock => registers[19][23].CLK
clock => registers[19][24].CLK
clock => registers[19][25].CLK
clock => registers[19][26].CLK
clock => registers[19][27].CLK
clock => registers[19][28].CLK
clock => registers[19][29].CLK
clock => registers[19][30].CLK
clock => registers[19][31].CLK
clock => registers[20][0].CLK
clock => registers[20][1].CLK
clock => registers[20][2].CLK
clock => registers[20][3].CLK
clock => registers[20][4].CLK
clock => registers[20][5].CLK
clock => registers[20][6].CLK
clock => registers[20][7].CLK
clock => registers[20][8].CLK
clock => registers[20][9].CLK
clock => registers[20][10].CLK
clock => registers[20][11].CLK
clock => registers[20][12].CLK
clock => registers[20][13].CLK
clock => registers[20][14].CLK
clock => registers[20][15].CLK
clock => registers[20][16].CLK
clock => registers[20][17].CLK
clock => registers[20][18].CLK
clock => registers[20][19].CLK
clock => registers[20][20].CLK
clock => registers[20][21].CLK
clock => registers[20][22].CLK
clock => registers[20][23].CLK
clock => registers[20][24].CLK
clock => registers[20][25].CLK
clock => registers[20][26].CLK
clock => registers[20][27].CLK
clock => registers[20][28].CLK
clock => registers[20][29].CLK
clock => registers[20][30].CLK
clock => registers[20][31].CLK
clock => registers[21][0].CLK
clock => registers[21][1].CLK
clock => registers[21][2].CLK
clock => registers[21][3].CLK
clock => registers[21][4].CLK
clock => registers[21][5].CLK
clock => registers[21][6].CLK
clock => registers[21][7].CLK
clock => registers[21][8].CLK
clock => registers[21][9].CLK
clock => registers[21][10].CLK
clock => registers[21][11].CLK
clock => registers[21][12].CLK
clock => registers[21][13].CLK
clock => registers[21][14].CLK
clock => registers[21][15].CLK
clock => registers[21][16].CLK
clock => registers[21][17].CLK
clock => registers[21][18].CLK
clock => registers[21][19].CLK
clock => registers[21][20].CLK
clock => registers[21][21].CLK
clock => registers[21][22].CLK
clock => registers[21][23].CLK
clock => registers[21][24].CLK
clock => registers[21][25].CLK
clock => registers[21][26].CLK
clock => registers[21][27].CLK
clock => registers[21][28].CLK
clock => registers[21][29].CLK
clock => registers[21][30].CLK
clock => registers[21][31].CLK
clock => registers[22][0].CLK
clock => registers[22][1].CLK
clock => registers[22][2].CLK
clock => registers[22][3].CLK
clock => registers[22][4].CLK
clock => registers[22][5].CLK
clock => registers[22][6].CLK
clock => registers[22][7].CLK
clock => registers[22][8].CLK
clock => registers[22][9].CLK
clock => registers[22][10].CLK
clock => registers[22][11].CLK
clock => registers[22][12].CLK
clock => registers[22][13].CLK
clock => registers[22][14].CLK
clock => registers[22][15].CLK
clock => registers[22][16].CLK
clock => registers[22][17].CLK
clock => registers[22][18].CLK
clock => registers[22][19].CLK
clock => registers[22][20].CLK
clock => registers[22][21].CLK
clock => registers[22][22].CLK
clock => registers[22][23].CLK
clock => registers[22][24].CLK
clock => registers[22][25].CLK
clock => registers[22][26].CLK
clock => registers[22][27].CLK
clock => registers[22][28].CLK
clock => registers[22][29].CLK
clock => registers[22][30].CLK
clock => registers[22][31].CLK
clock => registers[23][0].CLK
clock => registers[23][1].CLK
clock => registers[23][2].CLK
clock => registers[23][3].CLK
clock => registers[23][4].CLK
clock => registers[23][5].CLK
clock => registers[23][6].CLK
clock => registers[23][7].CLK
clock => registers[23][8].CLK
clock => registers[23][9].CLK
clock => registers[23][10].CLK
clock => registers[23][11].CLK
clock => registers[23][12].CLK
clock => registers[23][13].CLK
clock => registers[23][14].CLK
clock => registers[23][15].CLK
clock => registers[23][16].CLK
clock => registers[23][17].CLK
clock => registers[23][18].CLK
clock => registers[23][19].CLK
clock => registers[23][20].CLK
clock => registers[23][21].CLK
clock => registers[23][22].CLK
clock => registers[23][23].CLK
clock => registers[23][24].CLK
clock => registers[23][25].CLK
clock => registers[23][26].CLK
clock => registers[23][27].CLK
clock => registers[23][28].CLK
clock => registers[23][29].CLK
clock => registers[23][30].CLK
clock => registers[23][31].CLK
clock => registers[24][0].CLK
clock => registers[24][1].CLK
clock => registers[24][2].CLK
clock => registers[24][3].CLK
clock => registers[24][4].CLK
clock => registers[24][5].CLK
clock => registers[24][6].CLK
clock => registers[24][7].CLK
clock => registers[24][8].CLK
clock => registers[24][9].CLK
clock => registers[24][10].CLK
clock => registers[24][11].CLK
clock => registers[24][12].CLK
clock => registers[24][13].CLK
clock => registers[24][14].CLK
clock => registers[24][15].CLK
clock => registers[24][16].CLK
clock => registers[24][17].CLK
clock => registers[24][18].CLK
clock => registers[24][19].CLK
clock => registers[24][20].CLK
clock => registers[24][21].CLK
clock => registers[24][22].CLK
clock => registers[24][23].CLK
clock => registers[24][24].CLK
clock => registers[24][25].CLK
clock => registers[24][26].CLK
clock => registers[24][27].CLK
clock => registers[24][28].CLK
clock => registers[24][29].CLK
clock => registers[24][30].CLK
clock => registers[24][31].CLK
clock => registers[25][0].CLK
clock => registers[25][1].CLK
clock => registers[25][2].CLK
clock => registers[25][3].CLK
clock => registers[25][4].CLK
clock => registers[25][5].CLK
clock => registers[25][6].CLK
clock => registers[25][7].CLK
clock => registers[25][8].CLK
clock => registers[25][9].CLK
clock => registers[25][10].CLK
clock => registers[25][11].CLK
clock => registers[25][12].CLK
clock => registers[25][13].CLK
clock => registers[25][14].CLK
clock => registers[25][15].CLK
clock => registers[25][16].CLK
clock => registers[25][17].CLK
clock => registers[25][18].CLK
clock => registers[25][19].CLK
clock => registers[25][20].CLK
clock => registers[25][21].CLK
clock => registers[25][22].CLK
clock => registers[25][23].CLK
clock => registers[25][24].CLK
clock => registers[25][25].CLK
clock => registers[25][26].CLK
clock => registers[25][27].CLK
clock => registers[25][28].CLK
clock => registers[25][29].CLK
clock => registers[25][30].CLK
clock => registers[25][31].CLK
clock => registers[26][0].CLK
clock => registers[26][1].CLK
clock => registers[26][2].CLK
clock => registers[26][3].CLK
clock => registers[26][4].CLK
clock => registers[26][5].CLK
clock => registers[26][6].CLK
clock => registers[26][7].CLK
clock => registers[26][8].CLK
clock => registers[26][9].CLK
clock => registers[26][10].CLK
clock => registers[26][11].CLK
clock => registers[26][12].CLK
clock => registers[26][13].CLK
clock => registers[26][14].CLK
clock => registers[26][15].CLK
clock => registers[26][16].CLK
clock => registers[26][17].CLK
clock => registers[26][18].CLK
clock => registers[26][19].CLK
clock => registers[26][20].CLK
clock => registers[26][21].CLK
clock => registers[26][22].CLK
clock => registers[26][23].CLK
clock => registers[26][24].CLK
clock => registers[26][25].CLK
clock => registers[26][26].CLK
clock => registers[26][27].CLK
clock => registers[26][28].CLK
clock => registers[26][29].CLK
clock => registers[26][30].CLK
clock => registers[26][31].CLK
clock => registers[27][0].CLK
clock => registers[27][1].CLK
clock => registers[27][2].CLK
clock => registers[27][3].CLK
clock => registers[27][4].CLK
clock => registers[27][5].CLK
clock => registers[27][6].CLK
clock => registers[27][7].CLK
clock => registers[27][8].CLK
clock => registers[27][9].CLK
clock => registers[27][10].CLK
clock => registers[27][11].CLK
clock => registers[27][12].CLK
clock => registers[27][13].CLK
clock => registers[27][14].CLK
clock => registers[27][15].CLK
clock => registers[27][16].CLK
clock => registers[27][17].CLK
clock => registers[27][18].CLK
clock => registers[27][19].CLK
clock => registers[27][20].CLK
clock => registers[27][21].CLK
clock => registers[27][22].CLK
clock => registers[27][23].CLK
clock => registers[27][24].CLK
clock => registers[27][25].CLK
clock => registers[27][26].CLK
clock => registers[27][27].CLK
clock => registers[27][28].CLK
clock => registers[27][29].CLK
clock => registers[27][30].CLK
clock => registers[27][31].CLK
clock => registers[28][0].CLK
clock => registers[28][1].CLK
clock => registers[28][2].CLK
clock => registers[28][3].CLK
clock => registers[28][4].CLK
clock => registers[28][5].CLK
clock => registers[28][6].CLK
clock => registers[28][7].CLK
clock => registers[28][8].CLK
clock => registers[28][9].CLK
clock => registers[28][10].CLK
clock => registers[28][11].CLK
clock => registers[28][12].CLK
clock => registers[28][13].CLK
clock => registers[28][14].CLK
clock => registers[28][15].CLK
clock => registers[28][16].CLK
clock => registers[28][17].CLK
clock => registers[28][18].CLK
clock => registers[28][19].CLK
clock => registers[28][20].CLK
clock => registers[28][21].CLK
clock => registers[28][22].CLK
clock => registers[28][23].CLK
clock => registers[28][24].CLK
clock => registers[28][25].CLK
clock => registers[28][26].CLK
clock => registers[28][27].CLK
clock => registers[28][28].CLK
clock => registers[28][29].CLK
clock => registers[28][30].CLK
clock => registers[28][31].CLK
clock => registers[29][0].CLK
clock => registers[29][1].CLK
clock => registers[29][2].CLK
clock => registers[29][3].CLK
clock => registers[29][4].CLK
clock => registers[29][5].CLK
clock => registers[29][6].CLK
clock => registers[29][7].CLK
clock => registers[29][8].CLK
clock => registers[29][9].CLK
clock => registers[29][10].CLK
clock => registers[29][11].CLK
clock => registers[29][12].CLK
clock => registers[29][13].CLK
clock => registers[29][14].CLK
clock => registers[29][15].CLK
clock => registers[29][16].CLK
clock => registers[29][17].CLK
clock => registers[29][18].CLK
clock => registers[29][19].CLK
clock => registers[29][20].CLK
clock => registers[29][21].CLK
clock => registers[29][22].CLK
clock => registers[29][23].CLK
clock => registers[29][24].CLK
clock => registers[29][25].CLK
clock => registers[29][26].CLK
clock => registers[29][27].CLK
clock => registers[29][28].CLK
clock => registers[29][29].CLK
clock => registers[29][30].CLK
clock => registers[29][31].CLK
clock => registers[30][0].CLK
clock => registers[30][1].CLK
clock => registers[30][2].CLK
clock => registers[30][3].CLK
clock => registers[30][4].CLK
clock => registers[30][5].CLK
clock => registers[30][6].CLK
clock => registers[30][7].CLK
clock => registers[30][8].CLK
clock => registers[30][9].CLK
clock => registers[30][10].CLK
clock => registers[30][11].CLK
clock => registers[30][12].CLK
clock => registers[30][13].CLK
clock => registers[30][14].CLK
clock => registers[30][15].CLK
clock => registers[30][16].CLK
clock => registers[30][17].CLK
clock => registers[30][18].CLK
clock => registers[30][19].CLK
clock => registers[30][20].CLK
clock => registers[30][21].CLK
clock => registers[30][22].CLK
clock => registers[30][23].CLK
clock => registers[30][24].CLK
clock => registers[30][25].CLK
clock => registers[30][26].CLK
clock => registers[30][27].CLK
clock => registers[30][28].CLK
clock => registers[30][29].CLK
clock => registers[30][30].CLK
clock => registers[30][31].CLK
clock => registers[31][0].CLK
clock => registers[31][1].CLK
clock => registers[31][2].CLK
clock => registers[31][3].CLK
clock => registers[31][4].CLK
clock => registers[31][5].CLK
clock => registers[31][6].CLK
clock => registers[31][7].CLK
clock => registers[31][8].CLK
clock => registers[31][9].CLK
clock => registers[31][10].CLK
clock => registers[31][11].CLK
clock => registers[31][12].CLK
clock => registers[31][13].CLK
clock => registers[31][14].CLK
clock => registers[31][15].CLK
clock => registers[31][16].CLK
clock => registers[31][17].CLK
clock => registers[31][18].CLK
clock => registers[31][19].CLK
clock => registers[31][20].CLK
clock => registers[31][21].CLK
clock => registers[31][22].CLK
clock => registers[31][23].CLK
clock => registers[31][24].CLK
clock => registers[31][25].CLK
clock => registers[31][26].CLK
clock => registers[31][27].CLK
clock => registers[31][28].CLK
clock => registers[31][29].CLK
clock => registers[31][30].CLK
clock => registers[31][31].CLK
clock => datab[0]~reg0.CLK
clock => datab[1]~reg0.CLK
clock => datab[2]~reg0.CLK
clock => datab[3]~reg0.CLK
clock => datab[4]~reg0.CLK
clock => datab[5]~reg0.CLK
clock => datab[6]~reg0.CLK
clock => datab[7]~reg0.CLK
clock => datab[8]~reg0.CLK
clock => datab[9]~reg0.CLK
clock => datab[10]~reg0.CLK
clock => datab[11]~reg0.CLK
clock => datab[12]~reg0.CLK
clock => datab[13]~reg0.CLK
clock => datab[14]~reg0.CLK
clock => datab[15]~reg0.CLK
clock => datab[16]~reg0.CLK
clock => datab[17]~reg0.CLK
clock => datab[18]~reg0.CLK
clock => datab[19]~reg0.CLK
clock => datab[20]~reg0.CLK
clock => datab[21]~reg0.CLK
clock => datab[22]~reg0.CLK
clock => datab[23]~reg0.CLK
clock => datab[24]~reg0.CLK
clock => datab[25]~reg0.CLK
clock => datab[26]~reg0.CLK
clock => datab[27]~reg0.CLK
clock => datab[28]~reg0.CLK
clock => datab[29]~reg0.CLK
clock => datab[30]~reg0.CLK
clock => datab[31]~reg0.CLK
clock => dataa[0]~reg0.CLK
clock => dataa[1]~reg0.CLK
clock => dataa[2]~reg0.CLK
clock => dataa[3]~reg0.CLK
clock => dataa[4]~reg0.CLK
clock => dataa[5]~reg0.CLK
clock => dataa[6]~reg0.CLK
clock => dataa[7]~reg0.CLK
clock => dataa[8]~reg0.CLK
clock => dataa[9]~reg0.CLK
clock => dataa[10]~reg0.CLK
clock => dataa[11]~reg0.CLK
clock => dataa[12]~reg0.CLK
clock => dataa[13]~reg0.CLK
clock => dataa[14]~reg0.CLK
clock => dataa[15]~reg0.CLK
clock => dataa[16]~reg0.CLK
clock => dataa[17]~reg0.CLK
clock => dataa[18]~reg0.CLK
clock => dataa[19]~reg0.CLK
clock => dataa[20]~reg0.CLK
clock => dataa[21]~reg0.CLK
clock => dataa[22]~reg0.CLK
clock => dataa[23]~reg0.CLK
clock => dataa[24]~reg0.CLK
clock => dataa[25]~reg0.CLK
clock => dataa[26]~reg0.CLK
clock => dataa[27]~reg0.CLK
clock => dataa[28]~reg0.CLK
clock => dataa[29]~reg0.CLK
clock => dataa[30]~reg0.CLK
clock => dataa[31]~reg0.CLK
reset => ~NO_FANOUT~
addra[0] => Mux32.IN4
addra[0] => Mux33.IN4
addra[0] => Mux34.IN4
addra[0] => Mux35.IN4
addra[0] => Mux36.IN4
addra[0] => Mux37.IN4
addra[0] => Mux38.IN4
addra[0] => Mux39.IN4
addra[0] => Mux40.IN4
addra[0] => Mux41.IN4
addra[0] => Mux42.IN4
addra[0] => Mux43.IN4
addra[0] => Mux44.IN4
addra[0] => Mux45.IN4
addra[0] => Mux46.IN4
addra[0] => Mux47.IN4
addra[0] => Mux48.IN4
addra[0] => Mux49.IN4
addra[0] => Mux50.IN4
addra[0] => Mux51.IN4
addra[0] => Mux52.IN4
addra[0] => Mux53.IN4
addra[0] => Mux54.IN4
addra[0] => Mux55.IN4
addra[0] => Mux56.IN4
addra[0] => Mux57.IN4
addra[0] => Mux58.IN4
addra[0] => Mux59.IN4
addra[0] => Mux60.IN4
addra[0] => Mux61.IN4
addra[0] => Mux62.IN4
addra[0] => Mux63.IN4
addra[1] => Mux32.IN3
addra[1] => Mux33.IN3
addra[1] => Mux34.IN3
addra[1] => Mux35.IN3
addra[1] => Mux36.IN3
addra[1] => Mux37.IN3
addra[1] => Mux38.IN3
addra[1] => Mux39.IN3
addra[1] => Mux40.IN3
addra[1] => Mux41.IN3
addra[1] => Mux42.IN3
addra[1] => Mux43.IN3
addra[1] => Mux44.IN3
addra[1] => Mux45.IN3
addra[1] => Mux46.IN3
addra[1] => Mux47.IN3
addra[1] => Mux48.IN3
addra[1] => Mux49.IN3
addra[1] => Mux50.IN3
addra[1] => Mux51.IN3
addra[1] => Mux52.IN3
addra[1] => Mux53.IN3
addra[1] => Mux54.IN3
addra[1] => Mux55.IN3
addra[1] => Mux56.IN3
addra[1] => Mux57.IN3
addra[1] => Mux58.IN3
addra[1] => Mux59.IN3
addra[1] => Mux60.IN3
addra[1] => Mux61.IN3
addra[1] => Mux62.IN3
addra[1] => Mux63.IN3
addra[2] => Mux32.IN2
addra[2] => Mux33.IN2
addra[2] => Mux34.IN2
addra[2] => Mux35.IN2
addra[2] => Mux36.IN2
addra[2] => Mux37.IN2
addra[2] => Mux38.IN2
addra[2] => Mux39.IN2
addra[2] => Mux40.IN2
addra[2] => Mux41.IN2
addra[2] => Mux42.IN2
addra[2] => Mux43.IN2
addra[2] => Mux44.IN2
addra[2] => Mux45.IN2
addra[2] => Mux46.IN2
addra[2] => Mux47.IN2
addra[2] => Mux48.IN2
addra[2] => Mux49.IN2
addra[2] => Mux50.IN2
addra[2] => Mux51.IN2
addra[2] => Mux52.IN2
addra[2] => Mux53.IN2
addra[2] => Mux54.IN2
addra[2] => Mux55.IN2
addra[2] => Mux56.IN2
addra[2] => Mux57.IN2
addra[2] => Mux58.IN2
addra[2] => Mux59.IN2
addra[2] => Mux60.IN2
addra[2] => Mux61.IN2
addra[2] => Mux62.IN2
addra[2] => Mux63.IN2
addra[3] => Mux32.IN1
addra[3] => Mux33.IN1
addra[3] => Mux34.IN1
addra[3] => Mux35.IN1
addra[3] => Mux36.IN1
addra[3] => Mux37.IN1
addra[3] => Mux38.IN1
addra[3] => Mux39.IN1
addra[3] => Mux40.IN1
addra[3] => Mux41.IN1
addra[3] => Mux42.IN1
addra[3] => Mux43.IN1
addra[3] => Mux44.IN1
addra[3] => Mux45.IN1
addra[3] => Mux46.IN1
addra[3] => Mux47.IN1
addra[3] => Mux48.IN1
addra[3] => Mux49.IN1
addra[3] => Mux50.IN1
addra[3] => Mux51.IN1
addra[3] => Mux52.IN1
addra[3] => Mux53.IN1
addra[3] => Mux54.IN1
addra[3] => Mux55.IN1
addra[3] => Mux56.IN1
addra[3] => Mux57.IN1
addra[3] => Mux58.IN1
addra[3] => Mux59.IN1
addra[3] => Mux60.IN1
addra[3] => Mux61.IN1
addra[3] => Mux62.IN1
addra[3] => Mux63.IN1
addra[4] => Mux32.IN0
addra[4] => Mux33.IN0
addra[4] => Mux34.IN0
addra[4] => Mux35.IN0
addra[4] => Mux36.IN0
addra[4] => Mux37.IN0
addra[4] => Mux38.IN0
addra[4] => Mux39.IN0
addra[4] => Mux40.IN0
addra[4] => Mux41.IN0
addra[4] => Mux42.IN0
addra[4] => Mux43.IN0
addra[4] => Mux44.IN0
addra[4] => Mux45.IN0
addra[4] => Mux46.IN0
addra[4] => Mux47.IN0
addra[4] => Mux48.IN0
addra[4] => Mux49.IN0
addra[4] => Mux50.IN0
addra[4] => Mux51.IN0
addra[4] => Mux52.IN0
addra[4] => Mux53.IN0
addra[4] => Mux54.IN0
addra[4] => Mux55.IN0
addra[4] => Mux56.IN0
addra[4] => Mux57.IN0
addra[4] => Mux58.IN0
addra[4] => Mux59.IN0
addra[4] => Mux60.IN0
addra[4] => Mux61.IN0
addra[4] => Mux62.IN0
addra[4] => Mux63.IN0
dataa[0] <= dataa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[1] <= dataa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[2] <= dataa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[3] <= dataa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[4] <= dataa[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[5] <= dataa[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[6] <= dataa[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[7] <= dataa[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[8] <= dataa[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[9] <= dataa[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[10] <= dataa[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[11] <= dataa[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[12] <= dataa[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[13] <= dataa[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[14] <= dataa[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[15] <= dataa[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[16] <= dataa[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[17] <= dataa[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[18] <= dataa[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[19] <= dataa[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[20] <= dataa[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[21] <= dataa[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[22] <= dataa[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[23] <= dataa[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[24] <= dataa[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[25] <= dataa[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[26] <= dataa[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[27] <= dataa[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[28] <= dataa[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[29] <= dataa[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[30] <= dataa[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataa[31] <= dataa[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ass_dataa[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
addrb[0] => Mux64.IN4
addrb[0] => Mux65.IN4
addrb[0] => Mux66.IN4
addrb[0] => Mux67.IN4
addrb[0] => Mux68.IN4
addrb[0] => Mux69.IN4
addrb[0] => Mux70.IN4
addrb[0] => Mux71.IN4
addrb[0] => Mux72.IN4
addrb[0] => Mux73.IN4
addrb[0] => Mux74.IN4
addrb[0] => Mux75.IN4
addrb[0] => Mux76.IN4
addrb[0] => Mux77.IN4
addrb[0] => Mux78.IN4
addrb[0] => Mux79.IN4
addrb[0] => Mux80.IN4
addrb[0] => Mux81.IN4
addrb[0] => Mux82.IN4
addrb[0] => Mux83.IN4
addrb[0] => Mux84.IN4
addrb[0] => Mux85.IN4
addrb[0] => Mux86.IN4
addrb[0] => Mux87.IN4
addrb[0] => Mux88.IN4
addrb[0] => Mux89.IN4
addrb[0] => Mux90.IN4
addrb[0] => Mux91.IN4
addrb[0] => Mux92.IN4
addrb[0] => Mux93.IN4
addrb[0] => Mux94.IN4
addrb[0] => Mux95.IN4
addrb[1] => Mux64.IN3
addrb[1] => Mux65.IN3
addrb[1] => Mux66.IN3
addrb[1] => Mux67.IN3
addrb[1] => Mux68.IN3
addrb[1] => Mux69.IN3
addrb[1] => Mux70.IN3
addrb[1] => Mux71.IN3
addrb[1] => Mux72.IN3
addrb[1] => Mux73.IN3
addrb[1] => Mux74.IN3
addrb[1] => Mux75.IN3
addrb[1] => Mux76.IN3
addrb[1] => Mux77.IN3
addrb[1] => Mux78.IN3
addrb[1] => Mux79.IN3
addrb[1] => Mux80.IN3
addrb[1] => Mux81.IN3
addrb[1] => Mux82.IN3
addrb[1] => Mux83.IN3
addrb[1] => Mux84.IN3
addrb[1] => Mux85.IN3
addrb[1] => Mux86.IN3
addrb[1] => Mux87.IN3
addrb[1] => Mux88.IN3
addrb[1] => Mux89.IN3
addrb[1] => Mux90.IN3
addrb[1] => Mux91.IN3
addrb[1] => Mux92.IN3
addrb[1] => Mux93.IN3
addrb[1] => Mux94.IN3
addrb[1] => Mux95.IN3
addrb[2] => Mux64.IN2
addrb[2] => Mux65.IN2
addrb[2] => Mux66.IN2
addrb[2] => Mux67.IN2
addrb[2] => Mux68.IN2
addrb[2] => Mux69.IN2
addrb[2] => Mux70.IN2
addrb[2] => Mux71.IN2
addrb[2] => Mux72.IN2
addrb[2] => Mux73.IN2
addrb[2] => Mux74.IN2
addrb[2] => Mux75.IN2
addrb[2] => Mux76.IN2
addrb[2] => Mux77.IN2
addrb[2] => Mux78.IN2
addrb[2] => Mux79.IN2
addrb[2] => Mux80.IN2
addrb[2] => Mux81.IN2
addrb[2] => Mux82.IN2
addrb[2] => Mux83.IN2
addrb[2] => Mux84.IN2
addrb[2] => Mux85.IN2
addrb[2] => Mux86.IN2
addrb[2] => Mux87.IN2
addrb[2] => Mux88.IN2
addrb[2] => Mux89.IN2
addrb[2] => Mux90.IN2
addrb[2] => Mux91.IN2
addrb[2] => Mux92.IN2
addrb[2] => Mux93.IN2
addrb[2] => Mux94.IN2
addrb[2] => Mux95.IN2
addrb[3] => Mux64.IN1
addrb[3] => Mux65.IN1
addrb[3] => Mux66.IN1
addrb[3] => Mux67.IN1
addrb[3] => Mux68.IN1
addrb[3] => Mux69.IN1
addrb[3] => Mux70.IN1
addrb[3] => Mux71.IN1
addrb[3] => Mux72.IN1
addrb[3] => Mux73.IN1
addrb[3] => Mux74.IN1
addrb[3] => Mux75.IN1
addrb[3] => Mux76.IN1
addrb[3] => Mux77.IN1
addrb[3] => Mux78.IN1
addrb[3] => Mux79.IN1
addrb[3] => Mux80.IN1
addrb[3] => Mux81.IN1
addrb[3] => Mux82.IN1
addrb[3] => Mux83.IN1
addrb[3] => Mux84.IN1
addrb[3] => Mux85.IN1
addrb[3] => Mux86.IN1
addrb[3] => Mux87.IN1
addrb[3] => Mux88.IN1
addrb[3] => Mux89.IN1
addrb[3] => Mux90.IN1
addrb[3] => Mux91.IN1
addrb[3] => Mux92.IN1
addrb[3] => Mux93.IN1
addrb[3] => Mux94.IN1
addrb[3] => Mux95.IN1
addrb[4] => Mux64.IN0
addrb[4] => Mux65.IN0
addrb[4] => Mux66.IN0
addrb[4] => Mux67.IN0
addrb[4] => Mux68.IN0
addrb[4] => Mux69.IN0
addrb[4] => Mux70.IN0
addrb[4] => Mux71.IN0
addrb[4] => Mux72.IN0
addrb[4] => Mux73.IN0
addrb[4] => Mux74.IN0
addrb[4] => Mux75.IN0
addrb[4] => Mux76.IN0
addrb[4] => Mux77.IN0
addrb[4] => Mux78.IN0
addrb[4] => Mux79.IN0
addrb[4] => Mux80.IN0
addrb[4] => Mux81.IN0
addrb[4] => Mux82.IN0
addrb[4] => Mux83.IN0
addrb[4] => Mux84.IN0
addrb[4] => Mux85.IN0
addrb[4] => Mux86.IN0
addrb[4] => Mux87.IN0
addrb[4] => Mux88.IN0
addrb[4] => Mux89.IN0
addrb[4] => Mux90.IN0
addrb[4] => Mux91.IN0
addrb[4] => Mux92.IN0
addrb[4] => Mux93.IN0
addrb[4] => Mux94.IN0
addrb[4] => Mux95.IN0
datab[0] <= datab[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[1] <= datab[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[2] <= datab[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[3] <= datab[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[4] <= datab[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[5] <= datab[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[6] <= datab[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[7] <= datab[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[8] <= datab[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[9] <= datab[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[10] <= datab[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[11] <= datab[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[12] <= datab[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[13] <= datab[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[14] <= datab[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[15] <= datab[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[16] <= datab[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[17] <= datab[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[18] <= datab[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[19] <= datab[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[20] <= datab[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[21] <= datab[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[22] <= datab[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[23] <= datab[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[24] <= datab[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[25] <= datab[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[26] <= datab[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[27] <= datab[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[28] <= datab[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[29] <= datab[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[30] <= datab[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datab[31] <= datab[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
ass_datab[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
enc => registers[0][0].ENA
enc => registers[0][1].ENA
enc => registers[0][2].ENA
enc => registers[0][3].ENA
enc => registers[0][4].ENA
enc => registers[0][5].ENA
enc => registers[0][6].ENA
enc => registers[0][7].ENA
enc => registers[0][8].ENA
enc => registers[0][9].ENA
enc => registers[0][10].ENA
enc => registers[0][11].ENA
enc => registers[0][12].ENA
enc => registers[0][13].ENA
enc => registers[0][14].ENA
enc => registers[0][15].ENA
enc => registers[0][16].ENA
enc => registers[0][17].ENA
enc => registers[0][18].ENA
enc => registers[0][19].ENA
enc => registers[0][20].ENA
enc => registers[0][21].ENA
enc => registers[0][22].ENA
enc => registers[0][23].ENA
enc => registers[0][24].ENA
enc => registers[0][25].ENA
enc => registers[0][26].ENA
enc => registers[0][27].ENA
enc => registers[0][28].ENA
enc => registers[0][29].ENA
enc => registers[0][30].ENA
enc => registers[0][31].ENA
enc => registers[1][0].ENA
enc => registers[1][1].ENA
enc => registers[1][2].ENA
enc => registers[1][3].ENA
enc => registers[1][4].ENA
enc => registers[1][5].ENA
enc => registers[1][6].ENA
enc => registers[1][7].ENA
enc => registers[1][8].ENA
enc => registers[1][9].ENA
enc => registers[1][10].ENA
enc => registers[1][11].ENA
enc => registers[1][12].ENA
enc => registers[1][13].ENA
enc => registers[1][14].ENA
enc => registers[1][15].ENA
enc => registers[1][16].ENA
enc => registers[1][17].ENA
enc => registers[1][18].ENA
enc => registers[1][19].ENA
enc => registers[1][20].ENA
enc => registers[1][21].ENA
enc => registers[1][22].ENA
enc => registers[1][23].ENA
enc => registers[1][24].ENA
enc => registers[1][25].ENA
enc => registers[1][26].ENA
enc => registers[1][27].ENA
enc => registers[1][28].ENA
enc => registers[1][29].ENA
enc => registers[1][30].ENA
enc => registers[1][31].ENA
enc => registers[2][0].ENA
enc => registers[2][1].ENA
enc => registers[2][2].ENA
enc => registers[2][3].ENA
enc => registers[2][4].ENA
enc => registers[2][5].ENA
enc => registers[2][6].ENA
enc => registers[2][7].ENA
enc => registers[2][8].ENA
enc => registers[2][9].ENA
enc => registers[2][10].ENA
enc => registers[2][11].ENA
enc => registers[2][12].ENA
enc => registers[2][13].ENA
enc => registers[2][14].ENA
enc => registers[2][15].ENA
enc => registers[2][16].ENA
enc => registers[2][17].ENA
enc => registers[2][18].ENA
enc => registers[2][19].ENA
enc => registers[2][20].ENA
enc => registers[2][21].ENA
enc => registers[2][22].ENA
enc => registers[2][23].ENA
enc => registers[2][24].ENA
enc => registers[2][25].ENA
enc => registers[2][26].ENA
enc => registers[2][27].ENA
enc => registers[2][28].ENA
enc => registers[2][29].ENA
enc => registers[2][30].ENA
enc => registers[2][31].ENA
enc => registers[3][0].ENA
enc => registers[3][1].ENA
enc => registers[3][2].ENA
enc => registers[3][3].ENA
enc => registers[3][4].ENA
enc => registers[3][5].ENA
enc => registers[3][6].ENA
enc => registers[3][7].ENA
enc => registers[3][8].ENA
enc => registers[3][9].ENA
enc => registers[3][10].ENA
enc => registers[3][11].ENA
enc => registers[3][12].ENA
enc => registers[3][13].ENA
enc => registers[3][14].ENA
enc => registers[3][15].ENA
enc => registers[3][16].ENA
enc => registers[3][17].ENA
enc => registers[3][18].ENA
enc => registers[3][19].ENA
enc => registers[3][20].ENA
enc => registers[3][21].ENA
enc => registers[3][22].ENA
enc => registers[3][23].ENA
enc => registers[3][24].ENA
enc => registers[3][25].ENA
enc => registers[3][26].ENA
enc => registers[3][27].ENA
enc => registers[3][28].ENA
enc => registers[3][29].ENA
enc => registers[3][30].ENA
enc => registers[3][31].ENA
enc => registers[4][0].ENA
enc => registers[4][1].ENA
enc => registers[4][2].ENA
enc => registers[4][3].ENA
enc => registers[4][4].ENA
enc => registers[4][5].ENA
enc => registers[4][6].ENA
enc => registers[4][7].ENA
enc => registers[4][8].ENA
enc => registers[4][9].ENA
enc => registers[4][10].ENA
enc => registers[4][11].ENA
enc => registers[4][12].ENA
enc => registers[4][13].ENA
enc => registers[4][14].ENA
enc => registers[4][15].ENA
enc => registers[4][16].ENA
enc => registers[4][17].ENA
enc => registers[4][18].ENA
enc => registers[4][19].ENA
enc => registers[4][20].ENA
enc => registers[4][21].ENA
enc => registers[4][22].ENA
enc => registers[4][23].ENA
enc => registers[4][24].ENA
enc => registers[4][25].ENA
enc => registers[4][26].ENA
enc => registers[4][27].ENA
enc => registers[4][28].ENA
enc => registers[4][29].ENA
enc => registers[4][30].ENA
enc => registers[4][31].ENA
enc => registers[5][0].ENA
enc => registers[5][1].ENA
enc => registers[5][2].ENA
enc => registers[5][3].ENA
enc => registers[5][4].ENA
enc => registers[5][5].ENA
enc => registers[5][6].ENA
enc => registers[5][7].ENA
enc => registers[5][8].ENA
enc => registers[5][9].ENA
enc => registers[5][10].ENA
enc => registers[5][11].ENA
enc => registers[5][12].ENA
enc => registers[5][13].ENA
enc => registers[5][14].ENA
enc => registers[5][15].ENA
enc => registers[5][16].ENA
enc => registers[5][17].ENA
enc => registers[5][18].ENA
enc => registers[5][19].ENA
enc => registers[5][20].ENA
enc => registers[5][21].ENA
enc => registers[5][22].ENA
enc => registers[5][23].ENA
enc => registers[5][24].ENA
enc => registers[5][25].ENA
enc => registers[5][26].ENA
enc => registers[5][27].ENA
enc => registers[5][28].ENA
enc => registers[5][29].ENA
enc => registers[5][30].ENA
enc => registers[5][31].ENA
enc => registers[6][0].ENA
enc => registers[6][1].ENA
enc => registers[6][2].ENA
enc => registers[6][3].ENA
enc => registers[6][4].ENA
enc => registers[6][5].ENA
enc => registers[6][6].ENA
enc => registers[6][7].ENA
enc => registers[6][8].ENA
enc => registers[6][9].ENA
enc => registers[6][10].ENA
enc => registers[6][11].ENA
enc => registers[6][12].ENA
enc => registers[6][13].ENA
enc => registers[6][14].ENA
enc => registers[6][15].ENA
enc => registers[6][16].ENA
enc => registers[6][17].ENA
enc => registers[6][18].ENA
enc => registers[6][19].ENA
enc => registers[6][20].ENA
enc => registers[6][21].ENA
enc => registers[6][22].ENA
enc => registers[6][23].ENA
enc => registers[6][24].ENA
enc => registers[6][25].ENA
enc => registers[6][26].ENA
enc => registers[6][27].ENA
enc => registers[6][28].ENA
enc => registers[6][29].ENA
enc => registers[6][30].ENA
enc => registers[6][31].ENA
enc => registers[7][0].ENA
enc => registers[7][1].ENA
enc => registers[7][2].ENA
enc => registers[7][3].ENA
enc => registers[7][4].ENA
enc => registers[7][5].ENA
enc => registers[7][6].ENA
enc => registers[7][7].ENA
enc => registers[7][8].ENA
enc => registers[7][9].ENA
enc => registers[7][10].ENA
enc => registers[7][11].ENA
enc => registers[7][12].ENA
enc => registers[7][13].ENA
enc => registers[7][14].ENA
enc => registers[7][15].ENA
enc => registers[7][16].ENA
enc => registers[7][17].ENA
enc => registers[7][18].ENA
enc => registers[7][19].ENA
enc => registers[7][20].ENA
enc => registers[7][21].ENA
enc => registers[7][22].ENA
enc => registers[7][23].ENA
enc => registers[7][24].ENA
enc => registers[7][25].ENA
enc => registers[7][26].ENA
enc => registers[7][27].ENA
enc => registers[7][28].ENA
enc => registers[7][29].ENA
enc => registers[7][30].ENA
enc => registers[7][31].ENA
enc => registers[8][0].ENA
enc => registers[8][1].ENA
enc => registers[8][2].ENA
enc => registers[8][3].ENA
enc => registers[8][4].ENA
enc => registers[8][5].ENA
enc => registers[8][6].ENA
enc => registers[8][7].ENA
enc => registers[8][8].ENA
enc => registers[8][9].ENA
enc => registers[8][10].ENA
enc => registers[8][11].ENA
enc => registers[8][12].ENA
enc => registers[8][13].ENA
enc => registers[8][14].ENA
enc => registers[8][15].ENA
enc => registers[8][16].ENA
enc => registers[8][17].ENA
enc => registers[8][18].ENA
enc => registers[8][19].ENA
enc => registers[8][20].ENA
enc => registers[8][21].ENA
enc => registers[8][22].ENA
enc => registers[8][23].ENA
enc => registers[8][24].ENA
enc => registers[8][25].ENA
enc => registers[8][26].ENA
enc => registers[8][27].ENA
enc => registers[8][28].ENA
enc => registers[8][29].ENA
enc => registers[8][30].ENA
enc => registers[8][31].ENA
enc => registers[9][0].ENA
enc => registers[9][1].ENA
enc => registers[9][2].ENA
enc => registers[9][3].ENA
enc => registers[9][4].ENA
enc => registers[9][5].ENA
enc => registers[9][6].ENA
enc => registers[9][7].ENA
enc => registers[9][8].ENA
enc => registers[9][9].ENA
enc => registers[9][10].ENA
enc => registers[9][11].ENA
enc => registers[9][12].ENA
enc => registers[9][13].ENA
enc => registers[9][14].ENA
enc => registers[9][15].ENA
enc => registers[9][16].ENA
enc => registers[9][17].ENA
enc => registers[9][18].ENA
enc => registers[9][19].ENA
enc => registers[9][20].ENA
enc => registers[9][21].ENA
enc => registers[9][22].ENA
enc => registers[9][23].ENA
enc => registers[9][24].ENA
enc => registers[9][25].ENA
enc => registers[9][26].ENA
enc => registers[9][27].ENA
enc => registers[9][28].ENA
enc => registers[9][29].ENA
enc => registers[9][30].ENA
enc => registers[9][31].ENA
enc => registers[10][0].ENA
enc => registers[10][1].ENA
enc => registers[10][2].ENA
enc => registers[10][3].ENA
enc => registers[10][4].ENA
enc => registers[10][5].ENA
enc => registers[10][6].ENA
enc => registers[10][7].ENA
enc => registers[10][8].ENA
enc => registers[10][9].ENA
enc => registers[10][10].ENA
enc => registers[10][11].ENA
enc => registers[10][12].ENA
enc => registers[10][13].ENA
enc => registers[10][14].ENA
enc => registers[10][15].ENA
enc => registers[10][16].ENA
enc => registers[10][17].ENA
enc => registers[10][18].ENA
enc => registers[10][19].ENA
enc => registers[10][20].ENA
enc => registers[10][21].ENA
enc => registers[10][22].ENA
enc => registers[10][23].ENA
enc => registers[10][24].ENA
enc => registers[10][25].ENA
enc => registers[10][26].ENA
enc => registers[10][27].ENA
enc => registers[10][28].ENA
enc => registers[10][29].ENA
enc => registers[10][30].ENA
enc => registers[10][31].ENA
enc => registers[11][0].ENA
enc => registers[11][1].ENA
enc => registers[11][2].ENA
enc => registers[11][3].ENA
enc => registers[11][4].ENA
enc => registers[11][5].ENA
enc => registers[11][6].ENA
enc => registers[11][7].ENA
enc => registers[11][8].ENA
enc => registers[11][9].ENA
enc => registers[11][10].ENA
enc => registers[11][11].ENA
enc => registers[11][12].ENA
enc => registers[11][13].ENA
enc => registers[11][14].ENA
enc => registers[11][15].ENA
enc => registers[11][16].ENA
enc => registers[11][17].ENA
enc => registers[11][18].ENA
enc => registers[11][19].ENA
enc => registers[11][20].ENA
enc => registers[11][21].ENA
enc => registers[11][22].ENA
enc => registers[11][23].ENA
enc => registers[11][24].ENA
enc => registers[11][25].ENA
enc => registers[11][26].ENA
enc => registers[11][27].ENA
enc => registers[11][28].ENA
enc => registers[11][29].ENA
enc => registers[11][30].ENA
enc => registers[11][31].ENA
enc => registers[12][0].ENA
enc => registers[12][1].ENA
enc => registers[12][2].ENA
enc => registers[12][3].ENA
enc => registers[12][4].ENA
enc => registers[12][5].ENA
enc => registers[12][6].ENA
enc => registers[12][7].ENA
enc => registers[12][8].ENA
enc => registers[12][9].ENA
enc => registers[12][10].ENA
enc => registers[12][11].ENA
enc => registers[12][12].ENA
enc => registers[12][13].ENA
enc => registers[12][14].ENA
enc => registers[12][15].ENA
enc => registers[12][16].ENA
enc => registers[12][17].ENA
enc => registers[12][18].ENA
enc => registers[12][19].ENA
enc => registers[12][20].ENA
enc => registers[12][21].ENA
enc => registers[12][22].ENA
enc => registers[12][23].ENA
enc => registers[12][24].ENA
enc => registers[12][25].ENA
enc => registers[12][26].ENA
enc => registers[12][27].ENA
enc => registers[12][28].ENA
enc => registers[12][29].ENA
enc => registers[12][30].ENA
enc => registers[12][31].ENA
enc => registers[13][0].ENA
enc => registers[13][1].ENA
enc => registers[13][2].ENA
enc => registers[13][3].ENA
enc => registers[13][4].ENA
enc => registers[13][5].ENA
enc => registers[13][6].ENA
enc => registers[13][7].ENA
enc => registers[13][8].ENA
enc => registers[13][9].ENA
enc => registers[13][10].ENA
enc => registers[13][11].ENA
enc => registers[13][12].ENA
enc => registers[13][13].ENA
enc => registers[13][14].ENA
enc => registers[13][15].ENA
enc => registers[13][16].ENA
enc => registers[13][17].ENA
enc => registers[13][18].ENA
enc => registers[13][19].ENA
enc => registers[13][20].ENA
enc => registers[13][21].ENA
enc => registers[13][22].ENA
enc => registers[13][23].ENA
enc => registers[13][24].ENA
enc => registers[13][25].ENA
enc => registers[13][26].ENA
enc => registers[13][27].ENA
enc => registers[13][28].ENA
enc => registers[13][29].ENA
enc => registers[13][30].ENA
enc => registers[13][31].ENA
enc => registers[14][0].ENA
enc => registers[14][1].ENA
enc => registers[14][2].ENA
enc => registers[14][3].ENA
enc => registers[14][4].ENA
enc => registers[14][5].ENA
enc => registers[14][6].ENA
enc => registers[14][7].ENA
enc => registers[14][8].ENA
enc => registers[14][9].ENA
enc => registers[14][10].ENA
enc => registers[14][11].ENA
enc => registers[14][12].ENA
enc => registers[14][13].ENA
enc => registers[14][14].ENA
enc => registers[14][15].ENA
enc => registers[14][16].ENA
enc => registers[14][17].ENA
enc => registers[14][18].ENA
enc => registers[14][19].ENA
enc => registers[14][20].ENA
enc => registers[14][21].ENA
enc => registers[14][22].ENA
enc => registers[14][23].ENA
enc => registers[14][24].ENA
enc => registers[14][25].ENA
enc => registers[14][26].ENA
enc => registers[14][27].ENA
enc => registers[14][28].ENA
enc => registers[14][29].ENA
enc => registers[14][30].ENA
enc => registers[14][31].ENA
enc => registers[15][0].ENA
enc => registers[15][1].ENA
enc => registers[15][2].ENA
enc => registers[15][3].ENA
enc => registers[15][4].ENA
enc => registers[15][5].ENA
enc => registers[15][6].ENA
enc => registers[15][7].ENA
enc => registers[15][8].ENA
enc => registers[15][9].ENA
enc => registers[15][10].ENA
enc => registers[15][11].ENA
enc => registers[15][12].ENA
enc => registers[15][13].ENA
enc => registers[15][14].ENA
enc => registers[15][15].ENA
enc => registers[15][16].ENA
enc => registers[15][17].ENA
enc => registers[15][18].ENA
enc => registers[15][19].ENA
enc => registers[15][20].ENA
enc => registers[15][21].ENA
enc => registers[15][22].ENA
enc => registers[15][23].ENA
enc => registers[15][24].ENA
enc => registers[15][25].ENA
enc => registers[15][26].ENA
enc => registers[15][27].ENA
enc => registers[15][28].ENA
enc => registers[15][29].ENA
enc => registers[15][30].ENA
enc => registers[15][31].ENA
enc => registers[16][0].ENA
enc => registers[16][1].ENA
enc => registers[16][2].ENA
enc => registers[16][3].ENA
enc => registers[16][4].ENA
enc => registers[16][5].ENA
enc => registers[16][6].ENA
enc => registers[16][7].ENA
enc => registers[16][8].ENA
enc => registers[16][9].ENA
enc => registers[16][10].ENA
enc => registers[16][11].ENA
enc => registers[16][12].ENA
enc => registers[16][13].ENA
enc => registers[16][14].ENA
enc => registers[16][15].ENA
enc => registers[16][16].ENA
enc => registers[16][17].ENA
enc => registers[16][18].ENA
enc => registers[16][19].ENA
enc => registers[16][20].ENA
enc => registers[16][21].ENA
enc => registers[16][22].ENA
enc => registers[16][23].ENA
enc => registers[16][24].ENA
enc => registers[16][25].ENA
enc => registers[16][26].ENA
enc => registers[16][27].ENA
enc => registers[16][28].ENA
enc => registers[16][29].ENA
enc => registers[16][30].ENA
enc => registers[16][31].ENA
enc => registers[17][0].ENA
enc => registers[17][1].ENA
enc => registers[17][2].ENA
enc => registers[17][3].ENA
enc => registers[17][4].ENA
enc => registers[17][5].ENA
enc => registers[17][6].ENA
enc => registers[17][7].ENA
enc => registers[17][8].ENA
enc => registers[17][9].ENA
enc => registers[17][10].ENA
enc => registers[17][11].ENA
enc => registers[17][12].ENA
enc => registers[17][13].ENA
enc => registers[17][14].ENA
enc => registers[17][15].ENA
enc => registers[17][16].ENA
enc => registers[17][17].ENA
enc => registers[17][18].ENA
enc => registers[17][19].ENA
enc => registers[17][20].ENA
enc => registers[17][21].ENA
enc => registers[17][22].ENA
enc => registers[17][23].ENA
enc => registers[17][24].ENA
enc => registers[17][25].ENA
enc => registers[17][26].ENA
enc => registers[17][27].ENA
enc => registers[17][28].ENA
enc => registers[17][29].ENA
enc => registers[17][30].ENA
enc => registers[17][31].ENA
enc => registers[18][0].ENA
enc => registers[18][1].ENA
enc => registers[18][2].ENA
enc => registers[18][3].ENA
enc => registers[18][4].ENA
enc => registers[18][5].ENA
enc => registers[18][6].ENA
enc => registers[18][7].ENA
enc => registers[18][8].ENA
enc => registers[18][9].ENA
enc => registers[18][10].ENA
enc => registers[18][11].ENA
enc => registers[18][12].ENA
enc => registers[18][13].ENA
enc => registers[18][14].ENA
enc => registers[18][15].ENA
enc => registers[18][16].ENA
enc => registers[18][17].ENA
enc => registers[18][18].ENA
enc => registers[18][19].ENA
enc => registers[18][20].ENA
enc => registers[18][21].ENA
enc => registers[18][22].ENA
enc => registers[18][23].ENA
enc => registers[18][24].ENA
enc => registers[18][25].ENA
enc => registers[18][26].ENA
enc => registers[18][27].ENA
enc => registers[18][28].ENA
enc => registers[18][29].ENA
enc => registers[18][30].ENA
enc => registers[18][31].ENA
enc => registers[19][0].ENA
enc => registers[19][1].ENA
enc => registers[19][2].ENA
enc => registers[19][3].ENA
enc => registers[19][4].ENA
enc => registers[19][5].ENA
enc => registers[19][6].ENA
enc => registers[19][7].ENA
enc => registers[19][8].ENA
enc => registers[19][9].ENA
enc => registers[19][10].ENA
enc => registers[19][11].ENA
enc => registers[19][12].ENA
enc => registers[19][13].ENA
enc => registers[19][14].ENA
enc => registers[19][15].ENA
enc => registers[19][16].ENA
enc => registers[19][17].ENA
enc => registers[19][18].ENA
enc => registers[19][19].ENA
enc => registers[19][20].ENA
enc => registers[19][21].ENA
enc => registers[19][22].ENA
enc => registers[19][23].ENA
enc => registers[19][24].ENA
enc => registers[19][25].ENA
enc => registers[19][26].ENA
enc => registers[19][27].ENA
enc => registers[19][28].ENA
enc => registers[19][29].ENA
enc => registers[19][30].ENA
enc => registers[19][31].ENA
enc => registers[20][0].ENA
enc => registers[20][1].ENA
enc => registers[20][2].ENA
enc => registers[20][3].ENA
enc => registers[20][4].ENA
enc => registers[20][5].ENA
enc => registers[20][6].ENA
enc => registers[20][7].ENA
enc => registers[20][8].ENA
enc => registers[20][9].ENA
enc => registers[20][10].ENA
enc => registers[20][11].ENA
enc => registers[20][12].ENA
enc => registers[20][13].ENA
enc => registers[20][14].ENA
enc => registers[20][15].ENA
enc => registers[20][16].ENA
enc => registers[20][17].ENA
enc => registers[20][18].ENA
enc => registers[20][19].ENA
enc => registers[20][20].ENA
enc => registers[20][21].ENA
enc => registers[20][22].ENA
enc => registers[20][23].ENA
enc => registers[20][24].ENA
enc => registers[20][25].ENA
enc => registers[20][26].ENA
enc => registers[20][27].ENA
enc => registers[20][28].ENA
enc => registers[20][29].ENA
enc => registers[20][30].ENA
enc => registers[20][31].ENA
enc => registers[21][0].ENA
enc => registers[21][1].ENA
enc => registers[21][2].ENA
enc => registers[21][3].ENA
enc => registers[21][4].ENA
enc => registers[21][5].ENA
enc => registers[21][6].ENA
enc => registers[21][7].ENA
enc => registers[21][8].ENA
enc => registers[21][9].ENA
enc => registers[21][10].ENA
enc => registers[21][11].ENA
enc => registers[21][12].ENA
enc => registers[21][13].ENA
enc => registers[21][14].ENA
enc => registers[21][15].ENA
enc => registers[21][16].ENA
enc => registers[21][17].ENA
enc => registers[21][18].ENA
enc => registers[21][19].ENA
enc => registers[21][20].ENA
enc => registers[21][21].ENA
enc => registers[21][22].ENA
enc => registers[21][23].ENA
enc => registers[21][24].ENA
enc => registers[21][25].ENA
enc => registers[21][26].ENA
enc => registers[21][27].ENA
enc => registers[21][28].ENA
enc => registers[21][29].ENA
enc => registers[21][30].ENA
enc => registers[21][31].ENA
enc => registers[22][0].ENA
enc => registers[22][1].ENA
enc => registers[22][2].ENA
enc => registers[22][3].ENA
enc => registers[22][4].ENA
enc => registers[22][5].ENA
enc => registers[22][6].ENA
enc => registers[22][7].ENA
enc => registers[22][8].ENA
enc => registers[22][9].ENA
enc => registers[22][10].ENA
enc => registers[22][11].ENA
enc => registers[22][12].ENA
enc => registers[22][13].ENA
enc => registers[22][14].ENA
enc => registers[22][15].ENA
enc => registers[22][16].ENA
enc => registers[22][17].ENA
enc => registers[22][18].ENA
enc => registers[22][19].ENA
enc => registers[22][20].ENA
enc => registers[22][21].ENA
enc => registers[22][22].ENA
enc => registers[22][23].ENA
enc => registers[22][24].ENA
enc => registers[22][25].ENA
enc => registers[22][26].ENA
enc => registers[22][27].ENA
enc => registers[22][28].ENA
enc => registers[22][29].ENA
enc => registers[22][30].ENA
enc => registers[22][31].ENA
enc => registers[23][0].ENA
enc => registers[23][1].ENA
enc => registers[23][2].ENA
enc => registers[23][3].ENA
enc => registers[23][4].ENA
enc => registers[23][5].ENA
enc => registers[23][6].ENA
enc => registers[23][7].ENA
enc => registers[23][8].ENA
enc => registers[23][9].ENA
enc => registers[23][10].ENA
enc => registers[23][11].ENA
enc => registers[23][12].ENA
enc => registers[23][13].ENA
enc => registers[23][14].ENA
enc => registers[23][15].ENA
enc => registers[23][16].ENA
enc => registers[23][17].ENA
enc => registers[23][18].ENA
enc => registers[23][19].ENA
enc => registers[23][20].ENA
enc => registers[23][21].ENA
enc => registers[23][22].ENA
enc => registers[23][23].ENA
enc => registers[23][24].ENA
enc => registers[23][25].ENA
enc => registers[23][26].ENA
enc => registers[23][27].ENA
enc => registers[23][28].ENA
enc => registers[23][29].ENA
enc => registers[23][30].ENA
enc => registers[23][31].ENA
enc => registers[24][0].ENA
enc => registers[24][1].ENA
enc => registers[24][2].ENA
enc => registers[24][3].ENA
enc => registers[24][4].ENA
enc => registers[24][5].ENA
enc => registers[24][6].ENA
enc => registers[24][7].ENA
enc => registers[24][8].ENA
enc => registers[24][9].ENA
enc => registers[24][10].ENA
enc => registers[24][11].ENA
enc => registers[24][12].ENA
enc => registers[24][13].ENA
enc => registers[24][14].ENA
enc => registers[24][15].ENA
enc => registers[24][16].ENA
enc => registers[24][17].ENA
enc => registers[24][18].ENA
enc => registers[24][19].ENA
enc => registers[24][20].ENA
enc => registers[24][21].ENA
enc => registers[24][22].ENA
enc => registers[24][23].ENA
enc => registers[24][24].ENA
enc => registers[24][25].ENA
enc => registers[24][26].ENA
enc => registers[24][27].ENA
enc => registers[24][28].ENA
enc => registers[24][29].ENA
enc => registers[24][30].ENA
enc => registers[24][31].ENA
enc => registers[25][0].ENA
enc => registers[25][1].ENA
enc => registers[25][2].ENA
enc => registers[25][3].ENA
enc => registers[25][4].ENA
enc => registers[25][5].ENA
enc => registers[25][6].ENA
enc => registers[25][7].ENA
enc => registers[25][8].ENA
enc => registers[25][9].ENA
enc => registers[25][10].ENA
enc => registers[25][11].ENA
enc => registers[25][12].ENA
enc => registers[25][13].ENA
enc => registers[25][14].ENA
enc => registers[25][15].ENA
enc => registers[25][16].ENA
enc => registers[25][17].ENA
enc => registers[25][18].ENA
enc => registers[25][19].ENA
enc => registers[25][20].ENA
enc => registers[25][21].ENA
enc => registers[25][22].ENA
enc => registers[25][23].ENA
enc => registers[25][24].ENA
enc => registers[25][25].ENA
enc => registers[25][26].ENA
enc => registers[25][27].ENA
enc => registers[25][28].ENA
enc => registers[25][29].ENA
enc => registers[25][30].ENA
enc => registers[25][31].ENA
enc => registers[26][0].ENA
enc => registers[26][1].ENA
enc => registers[26][2].ENA
enc => registers[26][3].ENA
enc => registers[26][4].ENA
enc => registers[26][5].ENA
enc => registers[26][6].ENA
enc => registers[26][7].ENA
enc => registers[26][8].ENA
enc => registers[26][9].ENA
enc => registers[26][10].ENA
enc => registers[26][11].ENA
enc => registers[26][12].ENA
enc => registers[26][13].ENA
enc => registers[26][14].ENA
enc => registers[26][15].ENA
enc => registers[26][16].ENA
enc => registers[26][17].ENA
enc => registers[26][18].ENA
enc => registers[26][19].ENA
enc => registers[26][20].ENA
enc => registers[26][21].ENA
enc => registers[26][22].ENA
enc => registers[26][23].ENA
enc => registers[26][24].ENA
enc => registers[26][25].ENA
enc => registers[26][26].ENA
enc => registers[26][27].ENA
enc => registers[26][28].ENA
enc => registers[26][29].ENA
enc => registers[26][30].ENA
enc => registers[26][31].ENA
enc => registers[27][0].ENA
enc => registers[27][1].ENA
enc => registers[27][2].ENA
enc => registers[27][3].ENA
enc => registers[27][4].ENA
enc => registers[27][5].ENA
enc => registers[27][6].ENA
enc => registers[27][7].ENA
enc => registers[27][8].ENA
enc => registers[27][9].ENA
enc => registers[27][10].ENA
enc => registers[27][11].ENA
enc => registers[27][12].ENA
enc => registers[27][13].ENA
enc => registers[27][14].ENA
enc => registers[27][15].ENA
enc => registers[27][16].ENA
enc => registers[27][17].ENA
enc => registers[27][18].ENA
enc => registers[27][19].ENA
enc => registers[27][20].ENA
enc => registers[27][21].ENA
enc => registers[27][22].ENA
enc => registers[27][23].ENA
enc => registers[27][24].ENA
enc => registers[27][25].ENA
enc => registers[27][26].ENA
enc => registers[27][27].ENA
enc => registers[27][28].ENA
enc => registers[27][29].ENA
enc => registers[27][30].ENA
enc => registers[27][31].ENA
enc => registers[28][0].ENA
enc => registers[28][1].ENA
enc => registers[28][2].ENA
enc => registers[28][3].ENA
enc => registers[28][4].ENA
enc => registers[28][5].ENA
enc => registers[28][6].ENA
enc => registers[28][7].ENA
enc => registers[28][8].ENA
enc => registers[28][9].ENA
enc => registers[28][10].ENA
enc => registers[28][11].ENA
enc => registers[28][12].ENA
enc => registers[28][13].ENA
enc => registers[28][14].ENA
enc => registers[28][15].ENA
enc => registers[28][16].ENA
enc => registers[28][17].ENA
enc => registers[28][18].ENA
enc => registers[28][19].ENA
enc => registers[28][20].ENA
enc => registers[28][21].ENA
enc => registers[28][22].ENA
enc => registers[28][23].ENA
enc => registers[28][24].ENA
enc => registers[28][25].ENA
enc => registers[28][26].ENA
enc => registers[28][27].ENA
enc => registers[28][28].ENA
enc => registers[28][29].ENA
enc => registers[28][30].ENA
enc => registers[28][31].ENA
enc => registers[29][0].ENA
enc => registers[29][1].ENA
enc => registers[29][2].ENA
enc => registers[29][3].ENA
enc => registers[29][4].ENA
enc => registers[29][5].ENA
enc => registers[29][6].ENA
enc => registers[29][7].ENA
enc => registers[29][8].ENA
enc => registers[29][9].ENA
enc => registers[29][10].ENA
enc => registers[29][11].ENA
enc => registers[29][12].ENA
enc => registers[29][13].ENA
enc => registers[29][14].ENA
enc => registers[29][15].ENA
enc => registers[29][16].ENA
enc => registers[29][17].ENA
enc => registers[29][18].ENA
enc => registers[29][19].ENA
enc => registers[29][20].ENA
enc => registers[29][21].ENA
enc => registers[29][22].ENA
enc => registers[29][23].ENA
enc => registers[29][24].ENA
enc => registers[29][25].ENA
enc => registers[29][26].ENA
enc => registers[29][27].ENA
enc => registers[29][28].ENA
enc => registers[29][29].ENA
enc => registers[29][30].ENA
enc => registers[29][31].ENA
enc => registers[30][0].ENA
enc => registers[30][1].ENA
enc => registers[30][2].ENA
enc => registers[30][3].ENA
enc => registers[30][4].ENA
enc => registers[30][5].ENA
enc => registers[30][6].ENA
enc => registers[30][7].ENA
enc => registers[30][8].ENA
enc => registers[30][9].ENA
enc => registers[30][10].ENA
enc => registers[30][11].ENA
enc => registers[30][12].ENA
enc => registers[30][13].ENA
enc => registers[30][14].ENA
enc => registers[30][15].ENA
enc => registers[30][16].ENA
enc => registers[30][17].ENA
enc => registers[30][18].ENA
enc => registers[30][19].ENA
enc => registers[30][20].ENA
enc => registers[30][21].ENA
enc => registers[30][22].ENA
enc => registers[30][23].ENA
enc => registers[30][24].ENA
enc => registers[30][25].ENA
enc => registers[30][26].ENA
enc => registers[30][27].ENA
enc => registers[30][28].ENA
enc => registers[30][29].ENA
enc => registers[30][30].ENA
enc => registers[30][31].ENA
enc => registers[31][0].ENA
enc => registers[31][1].ENA
enc => registers[31][2].ENA
enc => registers[31][3].ENA
enc => registers[31][4].ENA
enc => registers[31][5].ENA
enc => registers[31][6].ENA
enc => registers[31][7].ENA
enc => registers[31][8].ENA
enc => registers[31][9].ENA
enc => registers[31][10].ENA
enc => registers[31][11].ENA
enc => registers[31][12].ENA
enc => registers[31][13].ENA
enc => registers[31][14].ENA
enc => registers[31][15].ENA
enc => registers[31][16].ENA
enc => registers[31][17].ENA
enc => registers[31][18].ENA
enc => registers[31][19].ENA
enc => registers[31][20].ENA
enc => registers[31][21].ENA
enc => registers[31][22].ENA
enc => registers[31][23].ENA
enc => registers[31][24].ENA
enc => registers[31][25].ENA
enc => registers[31][26].ENA
enc => registers[31][27].ENA
enc => registers[31][28].ENA
enc => registers[31][29].ENA
enc => registers[31][30].ENA
enc => registers[31][31].ENA
addrc[0] => Decoder0.IN4
addrc[1] => Decoder0.IN3
addrc[2] => Decoder0.IN2
addrc[3] => Decoder0.IN1
addrc[4] => Decoder0.IN0
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[0] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[1] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[2] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[3] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[4] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[5] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[6] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[7] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[8] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[9] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[10] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[11] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[12] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[13] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[14] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[15] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[16] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[17] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[18] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[19] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[20] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[21] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[22] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[23] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[24] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[25] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[26] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[27] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[28] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[29] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[30] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
datac[31] => registers.DATAB
addrout[0] => Mux0.IN4
addrout[0] => Mux1.IN4
addrout[0] => Mux2.IN4
addrout[0] => Mux3.IN4
addrout[0] => Mux4.IN4
addrout[0] => Mux5.IN4
addrout[0] => Mux6.IN4
addrout[0] => Mux7.IN4
addrout[0] => Mux8.IN4
addrout[0] => Mux9.IN4
addrout[0] => Mux10.IN4
addrout[0] => Mux11.IN4
addrout[0] => Mux12.IN4
addrout[0] => Mux13.IN4
addrout[0] => Mux14.IN4
addrout[0] => Mux15.IN4
addrout[0] => Mux16.IN4
addrout[0] => Mux17.IN4
addrout[0] => Mux18.IN4
addrout[0] => Mux19.IN4
addrout[0] => Mux20.IN4
addrout[0] => Mux21.IN4
addrout[0] => Mux22.IN4
addrout[0] => Mux23.IN4
addrout[0] => Mux24.IN4
addrout[0] => Mux25.IN4
addrout[0] => Mux26.IN4
addrout[0] => Mux27.IN4
addrout[0] => Mux28.IN4
addrout[0] => Mux29.IN4
addrout[0] => Mux30.IN4
addrout[0] => Mux31.IN4
addrout[1] => Mux0.IN3
addrout[1] => Mux1.IN3
addrout[1] => Mux2.IN3
addrout[1] => Mux3.IN3
addrout[1] => Mux4.IN3
addrout[1] => Mux5.IN3
addrout[1] => Mux6.IN3
addrout[1] => Mux7.IN3
addrout[1] => Mux8.IN3
addrout[1] => Mux9.IN3
addrout[1] => Mux10.IN3
addrout[1] => Mux11.IN3
addrout[1] => Mux12.IN3
addrout[1] => Mux13.IN3
addrout[1] => Mux14.IN3
addrout[1] => Mux15.IN3
addrout[1] => Mux16.IN3
addrout[1] => Mux17.IN3
addrout[1] => Mux18.IN3
addrout[1] => Mux19.IN3
addrout[1] => Mux20.IN3
addrout[1] => Mux21.IN3
addrout[1] => Mux22.IN3
addrout[1] => Mux23.IN3
addrout[1] => Mux24.IN3
addrout[1] => Mux25.IN3
addrout[1] => Mux26.IN3
addrout[1] => Mux27.IN3
addrout[1] => Mux28.IN3
addrout[1] => Mux29.IN3
addrout[1] => Mux30.IN3
addrout[1] => Mux31.IN3
addrout[2] => Mux0.IN2
addrout[2] => Mux1.IN2
addrout[2] => Mux2.IN2
addrout[2] => Mux3.IN2
addrout[2] => Mux4.IN2
addrout[2] => Mux5.IN2
addrout[2] => Mux6.IN2
addrout[2] => Mux7.IN2
addrout[2] => Mux8.IN2
addrout[2] => Mux9.IN2
addrout[2] => Mux10.IN2
addrout[2] => Mux11.IN2
addrout[2] => Mux12.IN2
addrout[2] => Mux13.IN2
addrout[2] => Mux14.IN2
addrout[2] => Mux15.IN2
addrout[2] => Mux16.IN2
addrout[2] => Mux17.IN2
addrout[2] => Mux18.IN2
addrout[2] => Mux19.IN2
addrout[2] => Mux20.IN2
addrout[2] => Mux21.IN2
addrout[2] => Mux22.IN2
addrout[2] => Mux23.IN2
addrout[2] => Mux24.IN2
addrout[2] => Mux25.IN2
addrout[2] => Mux26.IN2
addrout[2] => Mux27.IN2
addrout[2] => Mux28.IN2
addrout[2] => Mux29.IN2
addrout[2] => Mux30.IN2
addrout[2] => Mux31.IN2
addrout[3] => Mux0.IN1
addrout[3] => Mux1.IN1
addrout[3] => Mux2.IN1
addrout[3] => Mux3.IN1
addrout[3] => Mux4.IN1
addrout[3] => Mux5.IN1
addrout[3] => Mux6.IN1
addrout[3] => Mux7.IN1
addrout[3] => Mux8.IN1
addrout[3] => Mux9.IN1
addrout[3] => Mux10.IN1
addrout[3] => Mux11.IN1
addrout[3] => Mux12.IN1
addrout[3] => Mux13.IN1
addrout[3] => Mux14.IN1
addrout[3] => Mux15.IN1
addrout[3] => Mux16.IN1
addrout[3] => Mux17.IN1
addrout[3] => Mux18.IN1
addrout[3] => Mux19.IN1
addrout[3] => Mux20.IN1
addrout[3] => Mux21.IN1
addrout[3] => Mux22.IN1
addrout[3] => Mux23.IN1
addrout[3] => Mux24.IN1
addrout[3] => Mux25.IN1
addrout[3] => Mux26.IN1
addrout[3] => Mux27.IN1
addrout[3] => Mux28.IN1
addrout[3] => Mux29.IN1
addrout[3] => Mux30.IN1
addrout[3] => Mux31.IN1
addrout[4] => Mux0.IN0
addrout[4] => Mux1.IN0
addrout[4] => Mux2.IN0
addrout[4] => Mux3.IN0
addrout[4] => Mux4.IN0
addrout[4] => Mux5.IN0
addrout[4] => Mux6.IN0
addrout[4] => Mux7.IN0
addrout[4] => Mux8.IN0
addrout[4] => Mux9.IN0
addrout[4] => Mux10.IN0
addrout[4] => Mux11.IN0
addrout[4] => Mux12.IN0
addrout[4] => Mux13.IN0
addrout[4] => Mux14.IN0
addrout[4] => Mux15.IN0
addrout[4] => Mux16.IN0
addrout[4] => Mux17.IN0
addrout[4] => Mux18.IN0
addrout[4] => Mux19.IN0
addrout[4] => Mux20.IN0
addrout[4] => Mux21.IN0
addrout[4] => Mux22.IN0
addrout[4] => Mux23.IN0
addrout[4] => Mux24.IN0
addrout[4] => Mux25.IN0
addrout[4] => Mux26.IN0
addrout[4] => Mux27.IN0
addrout[4] => Mux28.IN0
addrout[4] => Mux29.IN0
addrout[4] => Mux30.IN0
addrout[4] => Mux31.IN0
regout[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
regout[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
regout[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
regout[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
regout[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
regout[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
regout[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
regout[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
regout[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
regout[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
regout[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
regout[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
regout[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
regout[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
regout[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
regout[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
regout[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
regout[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
regout[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
regout[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
regout[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
regout[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
regout[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
regout[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
regout[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
regout[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
regout[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
regout[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
regout[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
regout[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
regout[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
regout[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|OutConverter:H0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top|OutConverter:H1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top|OutConverter:H2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top|OutConverter:H3
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top|OutConverter:H4
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top|OutConverter:H5
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top|OutConverter:H6
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top|OutConverter:H7
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


