#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jul 28 10:52:02 2024
# Process ID: 12768
# Current directory: C:/Users/jana/Downloads/project_fpu/project_fpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2524 C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.xpr
# Log file: C:/Users/jana/Downloads/project_fpu/project_fpu/vivado.log
# Journal file: C:/Users/jana/Downloads/project_fpu/project_fpu\vivado.jou
# Running On: JANA, OS: Windows, CPU Frequency: 1690 MHz, CPU Physical cores: 4, Host memory: 8299 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Alvin/Vivado Projects/project_fpu' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1482.664 ; gain = 329.469
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Subtractor' [../../../../project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
INFO: [VRFC 10-311] analyzing module variableShifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'variableShifter' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
INFO: [VRFC 10-311] analyzing module normalizer
WARNING: [VRFC 10-3609] overwriting previous definition of module 'normalizer' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
INFO: [VRFC 10-311] analyzing module lShiftOne
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lShiftOne' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
INFO: [VRFC 10-311] analyzing module coprocessor1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:1]
INFO: [VRFC 10-311] analyzing module register32zero
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32zero' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:18]
INFO: [VRFC 10-311] analyzing module decoder1to32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder1to32' [../../../../project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
INFO: [VRFC 10-311] analyzing module fpuregfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [../../../../project_fpu.srcs/sources_1/imports/verilog/memory.v:10]
INFO: [VRFC 10-311] analyzing module lshift28
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift28' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:1]
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift32' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:10]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'programCounter' [../../../../project_fpu.srcs/sources_1/imports/verilog/dff.v:5]
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu' [../../../../project_fpu.srcs/sources_1/imports/verilog/cpu.v:12]
INFO: [VRFC 10-311] analyzing module cpuTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1503.199 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test1.text referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File test1.data referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1526.676 ; gain = 23.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/utils_1/imports/synth_1/cpu.dcp with file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1/cpu.dcp
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
WARNING: [HDL 9-3756] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'decoder1to32' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register32' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register32zero' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v:18]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'instructionDecoder()' found in library 'xil_defaultlib'
Duplicate found at line 44 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 44 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register32()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register32zero()' found in library 'xil_defaultlib'
Duplicate found at line 18 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 18 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decoder1to32()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 4 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'regfile()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 12 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fpuregfile()' found in library 'xil_defaultlib'
Duplicate found at line 49 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 49 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'multiply()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Subtractor()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'variableShifter()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'normalizer()' found in library 'xil_defaultlib'
Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'lShiftOne()' found in library 'xil_defaultlib'
Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'coprocessor1()' found in library 'xil_defaultlib'
Duplicate found at line 8 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 8 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
[Sun Jul 28 11:57:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test1.text referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File test1.data referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.641 ; gain = 6.957
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/instruction}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/pcOut}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/cpuMemory/dataMemorydataIn}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/cpuMemory/instructionOut}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/registerFile/WriteRegister}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/cpuMemory/dataMemoryAddress}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/cpuMemory/dataMemorydataOut}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/fpu/data1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/fpu/data2}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/fpu/floatRes}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/floatRegFile/WriteData}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/floatRegFile/WriteRegister}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/cpuMemory/dataMemorydataIn}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/registerFile/RegWrite}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/cpuMemory/dataMemorywriteEnable}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpuTest/dut/cpuMemory/dataMemoryAddress}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File test1.text referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File test1.data referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1552.809 ; gain = 0.000
run all
Test 1 Failed
$finish called at time : 50500 ns : File "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" Line 44
save_wave_config {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
set_property xsim.view C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test1.text referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File test1.data referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.832 ; gain = 0.000
run all
Test 1 Failed
$finish called at time : 50500 ns : File "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" Line 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_project {C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/LAB7/lab7/mips_pipeline/mips_pipeline.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/LAB7/lab7/mips_pipeline'
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/LAB7/lab7/mips_pipeline/mips_pipeline.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
close_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/test1data.mem C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/test1text.mem}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Subtractor' [../../../../project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
INFO: [VRFC 10-311] analyzing module variableShifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'variableShifter' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
INFO: [VRFC 10-311] analyzing module normalizer
WARNING: [VRFC 10-3609] overwriting previous definition of module 'normalizer' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
INFO: [VRFC 10-311] analyzing module lShiftOne
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lShiftOne' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
INFO: [VRFC 10-311] analyzing module coprocessor1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:1]
INFO: [VRFC 10-311] analyzing module register32zero
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32zero' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:18]
INFO: [VRFC 10-311] analyzing module decoder1to32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder1to32' [../../../../project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
INFO: [VRFC 10-311] analyzing module fpuregfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [../../../../project_fpu.srcs/sources_1/imports/verilog/memory.v:10]
INFO: [VRFC 10-311] analyzing module lshift28
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift28' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:1]
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift32' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:10]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'programCounter' [../../../../project_fpu.srcs/sources_1/imports/verilog/dff.v:5]
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu' [../../../../project_fpu.srcs/sources_1/imports/verilog/cpu.v:12]
INFO: [VRFC 10-311] analyzing module cpuTest
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2622.965 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2622.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2622.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2622.965 ; gain = 0.000
save_wave_config {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/utils_1/imports/synth_1/cpu.dcp with file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1/cpu.dcp
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
WARNING: [HDL 9-3756] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'decoder1to32' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register32' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register32zero' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v:18]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'instructionDecoder()' found in library 'xil_defaultlib'
Duplicate found at line 44 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 44 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register32()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register32zero()' found in library 'xil_defaultlib'
Duplicate found at line 18 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 18 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decoder1to32()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 4 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'regfile()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 12 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fpuregfile()' found in library 'xil_defaultlib'
Duplicate found at line 49 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 49 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'multiply()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Subtractor()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'variableShifter()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'normalizer()' found in library 'xil_defaultlib'
Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'lShiftOne()' found in library 'xil_defaultlib'
Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'coprocessor1()' found in library 'xil_defaultlib'
Duplicate found at line 8 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 8 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
[Sun Jul 28 14:12:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Subtractor' [../../../../project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
INFO: [VRFC 10-311] analyzing module variableShifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'variableShifter' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
INFO: [VRFC 10-311] analyzing module normalizer
WARNING: [VRFC 10-3609] overwriting previous definition of module 'normalizer' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
INFO: [VRFC 10-311] analyzing module lShiftOne
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lShiftOne' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
INFO: [VRFC 10-311] analyzing module coprocessor1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:1]
INFO: [VRFC 10-311] analyzing module register32zero
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32zero' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:18]
INFO: [VRFC 10-311] analyzing module decoder1to32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder1to32' [../../../../project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
INFO: [VRFC 10-311] analyzing module fpuregfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [../../../../project_fpu.srcs/sources_1/imports/verilog/memory.v:10]
INFO: [VRFC 10-311] analyzing module lshift28
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift28' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:1]
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift32' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:10]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'programCounter' [../../../../project_fpu.srcs/sources_1/imports/verilog/dff.v:5]
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu' [../../../../project_fpu.srcs/sources_1/imports/verilog/cpu.v:12]
INFO: [VRFC 10-311] analyzing module cpuTest
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2648.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2648.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test1.text referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File test1.data referenced on C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v at line 131 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2648.367 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/utils_1/imports/synth_1/cpu.dcp with file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1/cpu.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
WARNING: [HDL 9-3756] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'decoder1to32' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register32' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register32zero' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v:18]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'instructionDecoder()' found in library 'xil_defaultlib'
Duplicate found at line 44 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 44 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register32()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register32zero()' found in library 'xil_defaultlib'
Duplicate found at line 18 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 18 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decoder1to32()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 4 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'regfile()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 12 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fpuregfile()' found in library 'xil_defaultlib'
Duplicate found at line 49 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 49 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'multiply()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Subtractor()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'variableShifter()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'normalizer()' found in library 'xil_defaultlib'
Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'lShiftOne()' found in library 'xil_defaultlib'
Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'coprocessor1()' found in library 'xil_defaultlib'
Duplicate found at line 8 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 8 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
[Sun Jul 28 14:20:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Subtractor' [../../../../project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
INFO: [VRFC 10-311] analyzing module variableShifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'variableShifter' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
INFO: [VRFC 10-311] analyzing module normalizer
WARNING: [VRFC 10-3609] overwriting previous definition of module 'normalizer' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
INFO: [VRFC 10-311] analyzing module lShiftOne
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lShiftOne' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
INFO: [VRFC 10-311] analyzing module coprocessor1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:1]
INFO: [VRFC 10-311] analyzing module register32zero
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32zero' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:18]
INFO: [VRFC 10-311] analyzing module decoder1to32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder1to32' [../../../../project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
INFO: [VRFC 10-311] analyzing module fpuregfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [../../../../project_fpu.srcs/sources_1/imports/verilog/memory.v:10]
INFO: [VRFC 10-311] analyzing module lshift28
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift28' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:1]
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift32' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:10]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'programCounter' [../../../../project_fpu.srcs/sources_1/imports/verilog/dff.v:5]
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu' [../../../../project_fpu.srcs/sources_1/imports/verilog/cpu.v:12]
INFO: [VRFC 10-311] analyzing module cpuTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2654.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2654.188 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Subtractor' [../../../../project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
INFO: [VRFC 10-311] analyzing module variableShifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'variableShifter' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
INFO: [VRFC 10-311] analyzing module normalizer
WARNING: [VRFC 10-3609] overwriting previous definition of module 'normalizer' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
INFO: [VRFC 10-311] analyzing module lShiftOne
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lShiftOne' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
INFO: [VRFC 10-311] analyzing module coprocessor1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:1]
INFO: [VRFC 10-311] analyzing module register32zero
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32zero' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:18]
INFO: [VRFC 10-311] analyzing module decoder1to32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder1to32' [../../../../project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
INFO: [VRFC 10-311] analyzing module fpuregfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [../../../../project_fpu.srcs/sources_1/imports/verilog/memory.v:10]
INFO: [VRFC 10-311] analyzing module lshift28
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift28' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:1]
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift32' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:10]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'programCounter' [../../../../project_fpu.srcs/sources_1/imports/verilog/dff.v:5]
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu' [../../../../project_fpu.srcs/sources_1/imports/verilog/cpu.v:12]
INFO: [VRFC 10-311] analyzing module cpuTest
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.188 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2654.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2654.188 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/utils_1/imports/synth_1/cpu.dcp with file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1/cpu.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
WARNING: [HDL 9-3756] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
WARNING: [HDL 9-3756] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Subtractor' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'variableShifter' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'normalizer' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
WARNING: [HDL 9-3756] overwriting previous definition of module 'lShiftOne' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
WARNING: [HDL 9-3756] overwriting previous definition of module 'decoder1to32' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register32' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register32zero' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v:18]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'instructionDecoder()' found in library 'xil_defaultlib'
Duplicate found at line 44 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 44 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register32()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register32zero()' found in library 'xil_defaultlib'
Duplicate found at line 18 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 18 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decoder1to32()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 4 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'regfile()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 12 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fpuregfile()' found in library 'xil_defaultlib'
Duplicate found at line 49 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 49 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'multiply()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Subtractor()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'variableShifter()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 1 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'normalizer()' found in library 'xil_defaultlib'
Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 27 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'lShiftOne()' found in library 'xil_defaultlib'
Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
	(Active) Duplicate found at line 159 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'coprocessor1()' found in library 'xil_defaultlib'
Duplicate found at line 8 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v
	(Active) Duplicate found at line 8 of file C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v
[Sun Jul 28 14:32:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Subtractor' [../../../../project_fpu.srcs/sources_1/imports/verilog/subtractor.v:1]
INFO: [VRFC 10-311] analyzing module variableShifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'variableShifter' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:1]
INFO: [VRFC 10-311] analyzing module normalizer
WARNING: [VRFC 10-3609] overwriting previous definition of module 'normalizer' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:27]
INFO: [VRFC 10-311] analyzing module lShiftOne
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lShiftOne' [../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v:159]
INFO: [VRFC 10-311] analyzing module coprocessor1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'coprocessor1' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instructionDecoder' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multiply' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:1]
INFO: [VRFC 10-311] analyzing module register32zero
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register32zero' [../../../../project_fpu.srcs/sources_1/imports/verilog/register.v:18]
INFO: [VRFC 10-311] analyzing module decoder1to32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder1to32' [../../../../project_fpu.srcs/sources_1/imports/verilog/decoders.v:4]
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:12]
INFO: [VRFC 10-311] analyzing module fpuregfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fpuregfile' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'memory' [../../../../project_fpu.srcs/sources_1/imports/verilog/memory.v:33]
INFO: [VRFC 10-311] analyzing module lshift28
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift28' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:1]
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'lshift32' [../../../../project_fpu.srcs/sources_1/imports/verilog/lshift2.v:10]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'programCounter' [../../../../project_fpu.srcs/sources_1/imports/verilog/dff.v:5]
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu' [../../../../project_fpu.srcs/sources_1/imports/verilog/cpu.v:12]
INFO: [VRFC 10-311] analyzing module cpuTest
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.188 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2654.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2654.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  {{C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v}}]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/verilog/factorial_cpu00.t.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/asm_test/factorial_texthex.mem
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/verilog/factorial_cpu00.t.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module cpuTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [../../../../project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2661.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ns : File "C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/verilog/factorial_cpu00.t.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2661.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [../../../../project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ns : File "C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/verilog/factorial_cpu00.t.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2661.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [../../../../project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ns : File "C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/verilog/factorial_cpu00.t.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [../../../../project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ns : File "C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/verilog/factorial_cpu00.t.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [../../../../project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 600 ns : File "C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/verilog/factorial_cpu00.t.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2661.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/verilog/factorial_cpu00.t.v]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property is_enabled false [get_files  C:/Users/jana/Downloads/MIPS_FPU-master/MIPS_FPU-master/asm_test/factorial_texthex.mem]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property is_enabled true [get_files  {{C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v}}]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\MIPS_FPU-master\MIPS_FPU-master\verilog\factorial_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\floatingPointCoprocessor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Desktop\soot\COLLEGE\3RD YEAR TERM 3\LBYCPD3\MIPS_FPU-master\MIPS_FPU-master\verilog\float_cpu00.t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jana\Downloads\project_fpu\project_fpu\project_fpu.srcs\sources_1\imports\verilog\memory.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpuTest'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuTest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/factorial_texthex.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1data.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/test1text.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuTest_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jana/Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'NAND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:2]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:3]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v:4]
INFO: [VRFC 10-311] analyzing module structuralFullAdder
INFO: [VRFC 10-311] analyzing module ALU_slice
INFO: [VRFC 10-311] analyzing module ALU_slice_MSB
INFO: [VRFC 10-311] analyzing module ALUcontrolLUT
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module lshift28
INFO: [VRFC 10-311] analyzing module lshift32
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:19]
WARNING: [VRFC 10-9157] macro 'SLT' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:20]
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v:21]
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-311] analyzing module mux8to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by32
INFO: [VRFC 10-311] analyzing module mux4to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by1
INFO: [VRFC 10-311] analyzing module mux2to1by8
INFO: [VRFC 10-311] analyzing module mux2to1by5
INFO: [VRFC 10-311] analyzing module mux2to1by32
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-311] analyzing module signExtendFloat
INFO: [VRFC 10-311] analyzing module register32
INFO: [VRFC 10-311] analyzing module register32zero
INFO: [VRFC 10-311] analyzing module decoder1to32
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module fpuregfile
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-311] analyzing module variableShifter
INFO: [VRFC 10-311] analyzing module normalizer
INFO: [VRFC 10-311] analyzing module lShiftOne
INFO: [VRFC 10-311] analyzing module coprocessor1
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module cpuTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpuTest_behav xil_defaultlib.cpuTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'command' [../../../../project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1by5
Compiling module xil_defaultlib.mux2to1by32
Compiling module xil_defaultlib.decoder1to32
Compiling module xil_defaultlib.register32
Compiling module xil_defaultlib.fpuregfile_default
Compiling module xil_defaultlib.Subtractor
Compiling module xil_defaultlib.variableShifter
Compiling module xil_defaultlib.mux2to1by1
Compiling module xil_defaultlib.signExtendFloat
Compiling module xil_defaultlib.ALUcontrolLUT
Compiling module xil_defaultlib.structuralFullAdder
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.ALU_slice
Compiling module xil_defaultlib.ALU_slice_MSB
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.mux2to1by8
Compiling module xil_defaultlib.normalizer
Compiling module xil_defaultlib.coprocessor1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux4to1by32
Compiling module xil_defaultlib.mux4to1by5
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.lshift32
Compiling module xil_defaultlib.lshift28
Compiling module xil_defaultlib.register32zero
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpuTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuTest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2661.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jana/Downloads/project_fpu/project_fpu/project_fpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuTest_behav -key {Behavioral:sim_1:Functional:cpuTest} -tclbatch {cpuTest.tcl} -view {C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jana/Downloads/project_fpu/project_fpu/cpuTest_behav.wcfg
source cpuTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2661.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
