date_time,file,committer_name
Fri Feb 23 22:09:11 2024,alu.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,branch_unit.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,csr_buffer.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,csr_regfile.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,cva6.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,cvxif_fu.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,ex_stage.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,config_pkg.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,issue_read_operands.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,issue_stage.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,load_store_unit.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,load_unit.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,lsu_bypass.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,mult.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,multiplier.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,scoreboard.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,serdiv.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,store_unit.sv,JeanRochCoulon
Fri Feb 23 22:09:11 2024,cv32a6_execute.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,cv32a6_frontend.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,cva6_commit_stage.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,cva6_id_stage.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,cva6_issue_stage.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,mmu.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,parameters_cv32a65x.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_alu.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_bht.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_branch_unit.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_btb.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_commit_stage.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_compressed_decoder.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_controller.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_csr_buffer.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_csr_regfile.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_cva6.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_cvxif_fu.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_decoder.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_ex_stage.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_frontend.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_id_stage.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_instr_queue.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_instr_realign.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_instr_scan.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_issue_read_operands.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_issue_stage.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_load_store_unit.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_load_unit.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_lsu_bypass.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_mult.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_multiplier.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_ras.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_scoreboard.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_serdiv.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,port_store_unit.rst,JeanRochCoulon
Fri Feb 23 22:09:11 2024,define_blacklist.py,JeanRochCoulon
Fri Feb 23 22:09:11 2024,spec_builder.py,JeanRochCoulon
Mon Mar 11 11:52:35 2024,commit_stage.sv,JeanRochCoulon
Mon Mar 11 11:52:35 2024,controller.sv,JeanRochCoulon
Mon Mar 11 11:52:35 2024,frontend.sv,JeanRochCoulon
Mon Mar 11 11:52:35 2024,cv32a6_frontend.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,parameters_cv32a65x.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_bht.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_branch_unit.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_btb.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_commit_stage.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_frontend.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_id_stage.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_instr_queue.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_ras.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,port_scoreboard.rst,JeanRochCoulon
Mon Mar 11 11:52:35 2024,define_blacklist.py,JeanRochCoulon
Mon Mar 11 11:52:35 2024,parameters_extractor.py,JeanRochCoulon
Tue Mar 12 16:40:05 2024,cva6_hpdcache_subsystem.sv,JeanRochCoulon
Tue Mar 12 16:40:05 2024,architecture.rst,JeanRochCoulon
Tue Mar 12 16:40:05 2024,cva6_caches.rst,JeanRochCoulon
Tue Mar 12 16:40:05 2024,port_cva6_hpdcache_subsystem.rst,JeanRochCoulon
Tue Mar 12 16:40:05 2024,define_blacklist.py,JeanRochCoulon
Tue Mar 12 16:40:05 2024,spec_builder.py,JeanRochCoulon
