Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Tue Oct 17 10:49:02 2017
| Host         : WINDOWS-7T6BJOB running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Demo_7Seg_wrapper_control_sets_placed.rpt
| Design       : Demo_7Seg_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    39 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------+----------------------------------+------------------+----------------+
|              Clock Signal              | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------+----------------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG                      |               |                                  |                1 |              1 |
| ~Demo_7Seg_i/decimal_counter_0/inst/Qa |               |                                  |                1 |              1 |
| ~Demo_7Seg_i/clk_div_0/inst/clk_out    |               |                                  |                1 |              1 |
| ~Demo_7Seg_i/clk_div_0/inst/clk_out    |               | GND_IBUF                         |                1 |              1 |
|  GND_IBUF                              |               |                                  |                1 |              2 |
| ~Demo_7Seg_i/decimal_counter_0/inst/Qa |               | GND_IBUF                         |                1 |              3 |
|  clk_in_IBUF_BUFG                      |               | Demo_7Seg_i/clk_div_0/inst/clear |                8 |             32 |
+----------------------------------------+---------------+----------------------------------+------------------+----------------+


