multiline_comment|/*&n; *  linux/arch/arm/mach-imx/irq.c&n; *&n; *  Copyright (C) 1999 ARM Limited&n; *  Copyright (C) 2002 Shane Nay (shane@minirl.com)&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License as published by&n; * the Free Software Foundation; either version 2 of the License, or&n; * (at your option) any later version.&n; *&n; * This program is distributed in the hope that it will be useful,&n; * but WITHOUT ANY WARRANTY; without even the implied warranty of&n; * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; * GNU General Public License for more details.&n; *&n; * You should have received a copy of the GNU General Public License&n; * along with this program; if not, write to the Free Software&n; * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA&n; *&n; *  03/03/2004   Sascha Hauer &lt;sascha@saschahauer.de&gt;&n; *               Copied from the motorola bsp package and added gpio demux&n; *               interrupt handler&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/list.h&gt;
macro_line|#include &lt;linux/timer.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/mach/irq.h&gt;
multiline_comment|/*&n; *&n; * We simply use the ENABLE DISABLE registers inside of the IMX&n; * to turn on/off specific interrupts.  FIXME- We should&n; * also add support for the accelerated interrupt controller&n; * by putting offets to irq jump code in the appropriate&n; * places.&n; *&n; */
DECL|macro|INTENNUM_OFF
mdefine_line|#define INTENNUM_OFF              0x8
DECL|macro|INTDISNUM_OFF
mdefine_line|#define INTDISNUM_OFF             0xC
DECL|macro|VA_AITC_BASE
mdefine_line|#define VA_AITC_BASE              IO_ADDRESS(IMX_AITC_BASE)
DECL|macro|IMX_AITC_INTDISNUM
mdefine_line|#define IMX_AITC_INTDISNUM       (VA_AITC_BASE + INTDISNUM_OFF)
DECL|macro|IMX_AITC_INTENNUM
mdefine_line|#define IMX_AITC_INTENNUM        (VA_AITC_BASE + INTENNUM_OFF)
macro_line|#if 0
mdefine_line|#define DEBUG_IRQ(fmt...)&t;printk(fmt)
macro_line|#else
DECL|macro|DEBUG_IRQ
mdefine_line|#define DEBUG_IRQ(fmt...)&t;do { } while (0)
macro_line|#endif
r_static
r_void
DECL|function|imx_mask_irq
id|imx_mask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|__raw_writel
c_func
(paren
id|irq
comma
id|IMX_AITC_INTDISNUM
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|imx_unmask_irq
id|imx_unmask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|__raw_writel
c_func
(paren
id|irq
comma
id|IMX_AITC_INTENNUM
)paren
suffix:semicolon
)brace
r_static
r_int
DECL|function|imx_gpio_irq_type
id|imx_gpio_irq_type
c_func
(paren
r_int
r_int
id|_irq
comma
r_int
r_int
id|type
)paren
(brace
r_int
r_int
id|irq_type
op_assign
l_int|0
comma
id|irq
comma
id|reg
comma
id|bit
suffix:semicolon
id|irq
op_assign
id|_irq
op_minus
id|IRQ_GPIOA
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|reg
op_assign
id|irq
op_rshift
l_int|5
suffix:semicolon
id|bit
op_assign
l_int|1
op_lshift
(paren
id|irq
op_mod
l_int|32
)paren
suffix:semicolon
r_if
c_cond
(paren
id|type
op_eq
id|IRQT_PROBE
)paren
(brace
multiline_comment|/* Don&squot;t mess with enabled GPIOs using preconfigured edges or&n;&t;&t;   GPIOs set to alternate function during probe */
multiline_comment|/* TODO: support probe */
singleline_comment|//              if ((GPIO_IRQ_rising_edge[idx] | GPIO_IRQ_falling_edge[idx]) &amp;
singleline_comment|//                  GPIO_bit(gpio))
singleline_comment|//                      return 0;
singleline_comment|//              if (GAFR(gpio) &amp; (0x3 &lt;&lt; (((gpio) &amp; 0xf)*2)))
singleline_comment|//                      return 0;
singleline_comment|//              type = __IRQT_RISEDGE | __IRQT_FALEDGE;
)brace
id|GIUS
c_func
(paren
id|reg
)paren
op_or_assign
id|bit
suffix:semicolon
id|DDIR
c_func
(paren
id|reg
)paren
op_and_assign
op_complement
(paren
id|bit
)paren
suffix:semicolon
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;setting type of irq %d to &quot;
comma
id|_irq
)paren
suffix:semicolon
r_if
c_cond
(paren
id|type
op_amp
id|__IRQT_RISEDGE
)paren
(brace
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;rising edges&bslash;n&quot;
)paren
suffix:semicolon
id|irq_type
op_assign
l_int|0x0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|type
op_amp
id|__IRQT_FALEDGE
)paren
(brace
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;falling edges&bslash;n&quot;
)paren
suffix:semicolon
id|irq_type
op_assign
l_int|0x1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|type
op_amp
id|__IRQT_LOWLVL
)paren
(brace
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;low level&bslash;n&quot;
)paren
suffix:semicolon
id|irq_type
op_assign
l_int|0x3
suffix:semicolon
)brace
r_if
c_cond
(paren
id|type
op_amp
id|__IRQT_HIGHLVL
)paren
(brace
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;high level&bslash;n&quot;
)paren
suffix:semicolon
id|irq_type
op_assign
l_int|0x2
suffix:semicolon
)brace
r_if
c_cond
(paren
id|irq
op_mod
l_int|32
OL
l_int|16
)paren
(brace
id|ICR1
c_func
(paren
id|reg
)paren
op_assign
(paren
id|ICR1
c_func
(paren
id|reg
)paren
op_amp
op_complement
(paren
l_int|0x3
op_lshift
(paren
(paren
id|irq
op_mod
l_int|16
)paren
op_star
l_int|2
)paren
)paren
)paren
op_or
(paren
id|irq_type
op_lshift
(paren
(paren
id|irq
op_mod
l_int|16
)paren
op_star
l_int|2
)paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|ICR2
c_func
(paren
id|reg
)paren
op_assign
(paren
id|ICR2
c_func
(paren
id|reg
)paren
op_amp
op_complement
(paren
l_int|0x3
op_lshift
(paren
(paren
id|irq
op_mod
l_int|16
)paren
op_star
l_int|2
)paren
)paren
)paren
op_or
(paren
id|irq_type
op_lshift
(paren
(paren
id|irq
op_mod
l_int|16
)paren
op_star
l_int|2
)paren
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_void
DECL|function|imx_gpio_ack_irq
id|imx_gpio_ack_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;%s: irq %d&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|irq
)paren
suffix:semicolon
id|ISR
c_func
(paren
id|IRQ_TO_REG
c_func
(paren
id|irq
)paren
)paren
op_or_assign
l_int|1
op_lshift
(paren
(paren
id|irq
op_minus
id|IRQ_GPIOA
c_func
(paren
l_int|0
)paren
)paren
op_mod
l_int|32
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|imx_gpio_mask_irq
id|imx_gpio_mask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;%s: irq %d&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|irq
)paren
suffix:semicolon
id|IMR
c_func
(paren
id|IRQ_TO_REG
c_func
(paren
id|irq
)paren
)paren
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
(paren
id|irq
op_minus
id|IRQ_GPIOA
c_func
(paren
l_int|0
)paren
)paren
op_mod
l_int|32
)paren
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|imx_gpio_unmask_irq
id|imx_gpio_unmask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;%s: irq %d&bslash;n&quot;
comma
id|__FUNCTION__
comma
id|irq
)paren
suffix:semicolon
id|IMR
c_func
(paren
id|IRQ_TO_REG
c_func
(paren
id|irq
)paren
)paren
op_or_assign
l_int|1
op_lshift
(paren
(paren
id|irq
op_minus
id|IRQ_GPIOA
c_func
(paren
l_int|0
)paren
)paren
op_mod
l_int|32
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|imx_gpio_handler
id|imx_gpio_handler
c_func
(paren
r_int
r_int
id|mask
comma
r_int
r_int
id|irq
comma
r_struct
id|irqdesc
op_star
id|desc
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|desc
op_assign
id|irq_desc
op_plus
id|irq
suffix:semicolon
r_while
c_loop
(paren
id|mask
)paren
(brace
r_if
c_cond
(paren
id|mask
op_amp
l_int|1
)paren
(brace
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;handling irq %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
id|desc
op_member_access_from_pointer
id|handle
c_func
(paren
id|irq
comma
id|desc
comma
id|regs
)paren
suffix:semicolon
)brace
id|irq
op_increment
suffix:semicolon
id|desc
op_increment
suffix:semicolon
id|mask
op_rshift_assign
l_int|1
suffix:semicolon
)brace
)brace
r_static
r_void
DECL|function|imx_gpioa_demux_handler
id|imx_gpioa_demux_handler
c_func
(paren
r_int
r_int
id|irq_unused
comma
r_struct
id|irqdesc
op_star
id|desc
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|mask
comma
id|irq
suffix:semicolon
id|mask
op_assign
id|ISR
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|irq
op_assign
id|IRQ_GPIOA
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|imx_gpio_handler
c_func
(paren
id|mask
comma
id|irq
comma
id|desc
comma
id|regs
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|imx_gpiob_demux_handler
id|imx_gpiob_demux_handler
c_func
(paren
r_int
r_int
id|irq_unused
comma
r_struct
id|irqdesc
op_star
id|desc
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|mask
comma
id|irq
suffix:semicolon
id|mask
op_assign
id|ISR
c_func
(paren
l_int|1
)paren
suffix:semicolon
id|irq
op_assign
id|IRQ_GPIOB
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|imx_gpio_handler
c_func
(paren
id|mask
comma
id|irq
comma
id|desc
comma
id|regs
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|imx_gpioc_demux_handler
id|imx_gpioc_demux_handler
c_func
(paren
r_int
r_int
id|irq_unused
comma
r_struct
id|irqdesc
op_star
id|desc
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|mask
comma
id|irq
suffix:semicolon
id|mask
op_assign
id|ISR
c_func
(paren
l_int|2
)paren
suffix:semicolon
id|irq
op_assign
id|IRQ_GPIOC
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|imx_gpio_handler
c_func
(paren
id|mask
comma
id|irq
comma
id|desc
comma
id|regs
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|imx_gpiod_demux_handler
id|imx_gpiod_demux_handler
c_func
(paren
r_int
r_int
id|irq_unused
comma
r_struct
id|irqdesc
op_star
id|desc
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|mask
comma
id|irq
suffix:semicolon
id|mask
op_assign
id|ISR
c_func
(paren
l_int|3
)paren
suffix:semicolon
id|irq
op_assign
id|IRQ_GPIOD
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|imx_gpio_handler
c_func
(paren
id|mask
comma
id|irq
comma
id|desc
comma
id|regs
)paren
suffix:semicolon
)brace
DECL|variable|imx_internal_chip
r_static
r_struct
id|irqchip
id|imx_internal_chip
op_assign
(brace
dot
id|ack
op_assign
id|imx_mask_irq
comma
dot
id|mask
op_assign
id|imx_mask_irq
comma
dot
id|unmask
op_assign
id|imx_unmask_irq
comma
)brace
suffix:semicolon
DECL|variable|imx_gpio_chip
r_static
r_struct
id|irqchip
id|imx_gpio_chip
op_assign
(brace
dot
id|ack
op_assign
id|imx_gpio_ack_irq
comma
dot
id|mask
op_assign
id|imx_gpio_mask_irq
comma
dot
id|unmask
op_assign
id|imx_gpio_unmask_irq
comma
dot
id|type
op_assign
id|imx_gpio_irq_type
comma
)brace
suffix:semicolon
r_void
id|__init
DECL|function|imx_init_irq
id|imx_init_irq
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|irq
suffix:semicolon
id|DEBUG_IRQ
c_func
(paren
l_string|&quot;Initializing imx interrupts&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/* Mask all interrupts initially */
id|IMR
c_func
(paren
l_int|0
)paren
op_assign
l_int|0
suffix:semicolon
id|IMR
c_func
(paren
l_int|1
)paren
op_assign
l_int|0
suffix:semicolon
id|IMR
c_func
(paren
l_int|2
)paren
op_assign
l_int|0
suffix:semicolon
id|IMR
c_func
(paren
l_int|3
)paren
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|irq
op_assign
l_int|0
suffix:semicolon
id|irq
OL
id|IMX_IRQS
suffix:semicolon
id|irq
op_increment
)paren
(brace
id|set_irq_chip
c_func
(paren
id|irq
comma
op_amp
id|imx_internal_chip
)paren
suffix:semicolon
id|set_irq_handler
c_func
(paren
id|irq
comma
id|do_level_IRQ
)paren
suffix:semicolon
id|set_irq_flags
c_func
(paren
id|irq
comma
id|IRQF_VALID
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|irq
op_assign
id|IRQ_GPIOA
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|irq
OL
id|IRQ_GPIOD
c_func
(paren
l_int|32
)paren
suffix:semicolon
id|irq
op_increment
)paren
(brace
id|set_irq_chip
c_func
(paren
id|irq
comma
op_amp
id|imx_gpio_chip
)paren
suffix:semicolon
id|set_irq_handler
c_func
(paren
id|irq
comma
id|do_edge_IRQ
)paren
suffix:semicolon
id|set_irq_flags
c_func
(paren
id|irq
comma
id|IRQF_VALID
)paren
suffix:semicolon
)brace
id|set_irq_chained_handler
c_func
(paren
id|GPIO_INT_PORTA
comma
id|imx_gpioa_demux_handler
)paren
suffix:semicolon
id|set_irq_chained_handler
c_func
(paren
id|GPIO_INT_PORTB
comma
id|imx_gpiob_demux_handler
)paren
suffix:semicolon
id|set_irq_chained_handler
c_func
(paren
id|GPIO_INT_PORTC
comma
id|imx_gpioc_demux_handler
)paren
suffix:semicolon
id|set_irq_chained_handler
c_func
(paren
id|GPIO_INT_PORTD
comma
id|imx_gpiod_demux_handler
)paren
suffix:semicolon
multiline_comment|/* Disable all interrupts initially. */
multiline_comment|/* In IMX this is done in the bootloader. */
)brace
eof
