# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../rtl/multicore_pkg.sv" \
"../../../../../rtl/alu.sv" \
"../../../../../rtl/branch_compare.sv" \
"../../../../../rtl/system_exe_unit.sv" \
"../../../../../rtl/execute_unit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
