<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head>
  <title>areaDetector Cameralink driver</title>

  
  
  <meta content="text/html; charset=ISO-8859-1" http-equiv="Content-Type">

</head><body>
<div style="text-align: center;">
<h1> areaDetector Cameralink driver</h1>
<h2>&nbsp; February 24, 2016</h2>
<h2> Timothy J. Madden, Argonne National Laboratory<br>
</h2>
<h2><br>
</h2>
</div>

<h2> Table of Contents</h2>

<ul>

  <li><a href="#Introduction">Introduction</a></li>
  <li><a href="#CameraLink_parameters">Camera Link Parameters<br>
    </a></li>
  <li><a href="#MEDM_screens">MEDM screens</a></li>
</ul>

<h2 id="Introduction" style="text-align: left;"> Introduction</h2>

<p> This is an <a href="http://www.aps.anl.gov/epics">EPICS</a> <a href="areaDetector.html"> areaDetector</a> driver for any detector
using raw serial communication to a Camera Link frame grabber. The
driver is in use at the <a href="https://www1.aps.anl.gov/">Advanced
Photon Source</a> to control the high speed <a href="http://www.pco.de/highspeed-cameras/">Dimax</a> and sCMOS <a href="http://www.pco.de/scmos-cameras/">Edge</a> cameras from PCO, as
well as the custom APS-designed Platinum detector. The Cameralink
driver currently supports Windows 32 and 64 bit platforms, but will
soon support Linux. ADCameralink is a class library to be inherited by
detector drivers. There is no iocs directory as ADCameralink is not
intended to be built into a stand-alone application.&nbsp;</p>

There are two parts to ADCameralink. A driver
called <span style="font-style: italic;">ADCameralink</span> inherits
from ADDriver provides functions for grabbing images from the Camera
Link frame grabber.Also,
<span style="font-style: italic;">camLinkSerial</span>, which inherits
asynPortDriver, provides serial port I/O&nbsp;
similar to <a href="http://www.aps.anl.gov/epics/modules/soft/asyn/R4-29/asynDriver.html#interposeInterfaces">drvAsynSerialPort</a>.
&nbsp;
<span style="text-decoration: underline;"></span>
<p>The Camera Link frame grabbers ship with a software API and library.
This driver hides all frame grabber API calls in a C++ interface called
<span style="font-style: italic;">grabberInterface.h</span>. To support
new frame grabbers, a developer muvst
write a new C++ class implementing grabberInterface.h specific to that
frame grabber. The Makefile should be changed to link against the new
grabber vendor libraries. The grabber vendor libraries are available
from the vendors. The Silicon Software libraries can be downloaded <a href="http://silicon.software/products/development-software/">here</a>.
ADCameralink specifically supports the Micro Enable IV
grabber from Silicon Software. The&nbsp;Dalsa
drivers require the purchase of a license of their software called
Sapera.&nbsp; Because Dalsa used to be called Coreco, the source code
in this driver refers to "Coreco" rather than Dalsa. <br>
</p>

<br>

<br>

<h2 id="Driver_parameters" style="text-align: left;"><a name="CameraLink_parameters"></a>CameraLink specific parameters</h2>

<p> The ADCameralink driver implements the following parameters in
addition to
those in asynNDArrayDriver.h and ADDriver.h.</p>

<br>

<table style="text-align: left; height: 1522px; width: 1106px;" border="1" cellpadding="2" cellspacing="2">

  <tbody>
    <tr>
      <td colspan="7" align="center"> <b>Parameter Definitions in
ADCameraLink.h and EPICS Record Definitions in coreco.template</b> </td>
    </tr>
    <tr>
      <th> Parameter index variable</th>
      <th> asyn interface</th>
      <th> Access</th>
      <th> Description</th>
      <th> drvInfo string</th>
      <th> EPICS record name</th>
      <th> EPICS record type</th>
    </tr>
    <tr>
      <td>cor_run_counter<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Increments when image grab thread runs. <br>
      </td>
      <td>cor_run_counter<br>
      </td>
      <td> $(P)$(R)cor_run_counter</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_frame_to_null<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> counts thrown away frames. <br>
      </td>
      <td>cor_frame_to_null<br>
      </td>
      <td> $(P)$(R)cor_frame_to_null_RBV
$(P)$(R)cor_frame_to_null</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_is_grab<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> 1 for grab mode, 0 does nothing.<br>
      </td>
      <td>cor_is_grab<br>
      </td>
      <td> $(P)$(R)cor_is_grab_RBV
$(P)$(R)cor_is_grab</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_num_coreco_buffers<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Number of buffers on grabber. <br>
      </td>
      <td>cor_num_coreco_buffers<br>
      </td>
      <td> $(P)$(R)cor_num_coreco_buffers_RBV
$(P)$(R)cor_num_coreco_buffers</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_check_timestamps<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> check for lost frames by examening time stamps. <br>
      </td>
      <td>cor_check_timestamps<br>
      </td>
      <td> $(P)$(R)cor_check_timestamps_RBV
$(P)$(R)cor_check_timestamps</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_check_timestamps<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Descripttion <br>
      </td>
      <td>cor_check_timestamps<br>
      </td>
      <td> $(P)$(R)cor_num_buffers_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_num_free_buffers<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> have to fix this... <br>
      </td>
      <td>cor_num_free_buffers<br>
      </td>
      <td> $(P)$(R)cor_num_free_buffers_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_is_abort<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> 1 to abort grab mode. 0 to do nothing. <br>
      </td>
      <td>cor_is_abort<br>
      </td>
      <td> $(P)$(R)cor_is_abort_RBV
$(P)$(R)cor_is_abort</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_grabber_type<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Tells which vender made grabber. <br>
      </td>
      <td>cor_grabber_type<br>
      </td>
      <td> $(P)$(R)cor_grabber_type_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_is_freeze<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> 1 to freeze image grabbing. <br>
      </td>
      <td>cor_is_freeze<br>
      </td>
      <td> $(P)$(R)cor_is_freeze_RBV
$(P)$(R)cor_is_freeze</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_is_snap<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> 1 to snap one frame. <br>
      </td>
      <td>cor_is_snap<br>
      </td>
      <td> $(P)$(R)cor_is_snap_RBV
$(P)$(R)cor_is_snap</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_is_loadccf<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> write 1 to load grabber config. file. <br>
      </td>
      <td>cor_is_loadccf<br>
      </td>
      <td> $(P)$(R)cor_is_loadccf</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_use_fpga<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> 1 if we are using fpga on grabber. Only dalsa Andaconda has
fpga. <br>
      </td>
      <td>cor_use_fpga<br>
      </td>
      <td> $(P)$(R)cor_use_fpga</td>
      <td>mbbo</td>
    </tr>
    <tr>
      <td>cor_is_load_fpga_regs<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> Load foga regs from file. <br>
      </td>
      <td>cor_is_load_fpga_regs<br>
      </td>
      <td> $(P)$(R)cor_is_load_fpga_regs</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_is_read_fpga_regs<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> Dump fpga registers to screen. <br>
      </td>
      <td>cor_is_read_fpga_regs<br>
      </td>
      <td> $(P)$(R)cor_is_read_fpga_regs</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_ccf_filename<br>
      </td>
      <td> asynOctetWrite</td>
      <td> WR</td>
      <td> Nema of config. file. <br>
      </td>
      <td>cor_ccf_filename<br>
      </td>
      <td> $(P)$(R)cor_ccf_filename
$(P)$(R)cor_ccf_filename_RBV</td>
      <td>stringout
stringin</td>
    </tr>
    <tr>
      <td>cor_fpga_command<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Command sent to FPGA. <br>
      </td>
      <td>cor_fpga_command<br>
      </td>
      <td> $(P)$(R)cor_fpga_command_RBV</td>
      <td>mbbi</td>
    </tr>
    <tr>
      <td>cor_fpga_num_imgs2ave<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Number of frames for FPGA to average. <br>
      </td>
      <td>cor_fpga_num_imgs2ave<br>
      </td>
      <td> $(P)$(R)cor_fpga_num_imgs2ave
$(P)$(R)cor_fpga_num_imgs2ave_RBV</td>
      <td>longout
longin</td>
    </tr>
    <tr>
      <td>cor_compression_rate<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Compression rate done on FPGA. <br>
      </td>
      <td>cor_compression_rate<br>
      </td>
      <td> $(P)$(R)cor_compression_rate
$(P)$(R)cor_compression_rate_RBV</td>
      <td>longout
longin</td>
    </tr>
    <tr>
      <td>cor_fpga__reg_filename<br>
      </td>
      <td> asynOctetWrite</td>
      <td> WR</td>
      <td> Filename of FPGA register settings. <br>
      </td>
      <td>cor_fpga__reg_filename<br>
      </td>
      <td> $(P)$(R)cor_fpga_reg_filename
$(P)$(R)cor_fpga_reg_filename_RBV</td>
      <td>stringout
stringin</td>
    </tr>
    <tr>
      <td>cor_is_sleep<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> 1 to sleep every time image grab thread loops. <br>
      </td>
      <td>cor_is_sleep<br>
      </td>
      <td> $(P)$(R)cor_is_sleep</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_sleep_ms<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> How long image thread sleeps between loops. <br>
      </td>
      <td>cor_sleep_ms<br>
      </td>
      <td> $(P)$(R)cor_sleep_ms</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_fpga_filename<br>
      </td>
      <td> asynOctetWrite</td>
      <td> WR</td>
      <td> name of FPGA firmware to load into FPGA, <br>
      </td>
      <td>cor_fpga_filename<br>
      </td>
      <td> $(P)$(R)cor_fpga_filename
$(P)$(R)cor_fpga_filename_RBV</td>
      <td>stringout
stringin</td>
    </tr>
    <tr>
      <td>cor_input_filename<br>
      </td>
      <td> asynOctetWrite</td>
      <td> WR</td>
      <td> to simulate camera, name if iamge to load into grabber from
file. <br>
      </td>
      <td>cor_input_filename<br>
      </td>
      <td> $(P)$(R)cor_input_filename
$(P)$(R)cor_input_filename_RBV</td>
      <td>stringout
stringin</td>
    </tr>
    <tr>
      <td>cor_dark_filename<br>
      </td>
      <td> asynOctetWrite</td>
      <td> WR</td>
      <td> name if file to which dark image is saved. <br>
      </td>
      <td>cor_dark_filename<br>
      </td>
      <td> $(P)$(R)cor_dark_filename
$(P)$(R)cor_dark_filename_RBV</td>
      <td>stringout
stringin</td>
    </tr>
    <tr>
      <td>cor_fpga_save_dark<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> 1 to dave darks. <br>
      </td>
      <td>cor_fpga_save_dark<br>
      </td>
      <td> $(P)$(R)cor_fpga_save_dark</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_input_from_file<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> 1 to read image from disk into grabber. <br>
      </td>
      <td>cor_input_from_file<br>
      </td>
      <td> $(P)$(R)cor_input_from_file</td>
      <td>mbbo</td>
    </tr>
    <tr>
      <td>cor_load_img_file<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> deprecated? <br>
      </td>
      <td>cor_load_img_file<br>
      </td>
      <td> $(P)$(R)cor_load_img_file</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_make_viewer<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> display debug viewer, from grabber library.&nbsp; <br>
      </td>
      <td>cor_make_viewer<br>
      </td>
      <td> $(P)$(R)cor_make_viewer</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_sub_flag<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> 1 for FPGA dark subtraction. <br>
      </td>
      <td>cor_sub_flag<br>
      </td>
      <td> $(P)$(R)cor_sub_flag_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_comp_flag<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> 1 for FPGA compression. <br>
      </td>
      <td>cor_comp_flag<br>
      </td>
      <td> $(P)$(R)cor_comp_flag_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_acc_flag<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> 1 for FPGA accumulation. <br>
      </td>
      <td>cor_acc_flag<br>
      </td>
      <td> $(P)$(R)cor_acc_flag_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_store_flag<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> FPGA low level flag <br>
      </td>
      <td>cor_store_flag<br>
      </td>
      <td> $(P)$(R)cor_store_flag_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_read_flag<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> FPGA low level flag&nbsp; </td>
      <td>cor_read_flag<br>
      </td>
      <td> $(P)$(R)cor_read_flag_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_saw_flag<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> FPGA low level flag&nbsp; </td>
      <td>cor_saw_flag<br>
      </td>
      <td> $(P)$(R)cor_saw_flag_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_dec_flag<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> FPGA low level flag&nbsp; </td>
      <td>cor_dec_flag<br>
      </td>
      <td> $(P)$(R)cor_dec_flag_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_abs_flag<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> FPGA low level flag&nbsp; </td>
      <td>cor_abs_flag<br>
      </td>
      <td> $(P)$(R)cor_abs_flag_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_comp_threshold<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Threshiold for image compression. <br>
      </td>
      <td>cor_comp_threshold<br>
      </td>
      <td> $(P)$(R)cor_comp_threshold_RBV
$(P)$(R)cor_comp_threshold</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_frame_dec_rate<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Compression rate. <br>
      </td>
      <td>cor_frame_dec_rate<br>
      </td>
      <td> $(P)$(R)cor_frame_dec_rate_RBV
$(P)$(R)cor_frame_dec_rate</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_load_dark_2_fpga<br>
      </td>
      <td> asynInt32</td>
      <td> W</td>
      <td> Load dark from file into FPGA. <br>
      </td>
      <td>cor_load_dark_2_fpga<br>
      </td>
      <td> $(P)$(R)cor_load_dark_2_fpga</td>
      <td>longout</td>
    </tr>
    <tr>
      <td>cor_coreco_message<br>
      </td>
      <td> asynOctetRead</td>
      <td> R</td>
      <td> Error messages from grabber vendor library. <br>
      </td>
      <td>cor_coreco_message<br>
      </td>
      <td> $(P)$(R)cor_coreco_message_RBV</td>
      <td>stringin</td>
    </tr>
    <tr>
      <td>cor_cant_get_ndarray<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> 1 if we can't get ND array. Error condition. <br>
      </td>
      <td>cor_cant_get_ndarray<br>
      </td>
      <td> $(P)$(R)cor_cant_get_ndarray
$(P)$(R)cor_cant_get_ndarray_RBV</td>
      <td>longout
longin</td>
    </tr>
    <tr>
      <td>cor_num_repeat_timestamp<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> 1 if image timestamp is repeated, meaning repeated frame. <br>
      </td>
      <td>cor_num_repeat_timestamp<br>
      </td>
      <td> $(P)$(R)cor_num_repeat_timestamp_RBV
$(P)$(R)cor_num_repeat_timestamp</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_num_missed_timestamp<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> 1 for missed timestamp, for missed frame. If timestamp
increments longer than sime time, then we missed a stamp. <br>
      </td>
      <td>cor_num_missed_timestamp<br>
      </td>
      <td> $(P)$(R)cor_num_missed_timestamp_RBV
$(P)$(R)cor_num_missed_timestamp</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_missed_ts_wait<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> time above which we assume a missed frame. <br>
      </td>
      <td>cor_missed_ts_wait<br>
      </td>
      <td> $(P)$(R)cor_missed_ts_wait_RBV
$(P)$(R)cor_missed_ts_wait</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_nd_datasize<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Data size in nd array. <br>
      </td>
      <td>cor_nd_datasize<br>
      </td>
      <td> $(P)$(R)cor_nd_datasize_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_est_buffers_left<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Estimated ND Arraus left. <br>
      </td>
      <td>cor_est_buffers_left<br>
      </td>
      <td> $(P)$(R)cor_est_buffers_left_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_max_ndbuffers<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Max ND Arrays we can store. <br>
      </td>
      <td>cor_max_ndbuffers<br>
      </td>
      <td> $(P)$(R)cor_max_ndbuffers_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_max_ndmemory<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Max ND Arrauy memory. <br>
      </td>
      <td>cor_max_ndmemory<br>
      </td>
      <td> $(P)$(R)cor_max_ndmemory_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_free_ndbuffers<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Free NDArraus. <br>
      </td>
      <td>cor_free_ndbuffers<br>
      </td>
      <td> $(P)$(R)cor_free_ndbuffers_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_num_ndbuffers<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Number of created ND Arrauys. <br>
      </td>
      <td>cor_num_ndbuffers<br>
      </td>
      <td> $(P)$(R)cor_num_ndbuffers_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_alloc_ndmemory<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Amount of created ND Array memory. <br>
      </td>
      <td>cor_alloc_ndmemory<br>
      </td>
      <td> $(P)$(R)cor_alloc_ndmemory_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_total_missed_frames<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> counts total missed frames forever. <br>
      </td>
      <td>cor_total_missed_frames<br>
      </td>
      <td> $(P)$(R)cor_total_missed_frames
$(P)$(R)cor_total_missed_frames_RBV</td>
      <td>longout
longin</td>
    </tr>
    <tr>
      <td>cor_recent_missed_frames<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> counts missed frames since last check. <br>
      </td>
      <td>cor_recent_missed_frames<br>
      </td>
      <td> $(P)$(R)cor_recent_missed_frames
$(P)$(R)cor_recent_missed_frames_RBV</td>
      <td>longout
longin</td>
    </tr>
    <tr>
      <td>cor_num_buff_frames<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Number of buffers on grabber. <br>
      </td>
      <td>cor_num_buff_frames<br>
      </td>
      <td> $(P)$(R)cor_num_buff_frames_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_num_bad_fpga_headers<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> 1 for bad FPGA data. <br>
      </td>
      <td>cor_num_bad_fpga_headers<br>
      </td>
      <td> $(P)$(R)cor_num_bad_fpga_headers
$(P)$(R)cor_num_bad_fpga_headers_RBV</td>
      <td>longout
longin</td>
    </tr>
    <tr>
      <td>cor_sap_buffer_count<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Number of buffers in grabber. <br>
      </td>
      <td>cor_sap_buffer_count<br>
      </td>
      <td> $(P)$(R)cor_sap_buffer_count
$(P)$(R)cor_sap_buffer_count_RBV</td>
      <td>longout
longin</td>
    </tr>
    <tr>
      <td>cor_comp_num_images<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Number of FPGA compressed iamges in one frame. <br>
      </td>
      <td>cor_comp_num_images<br>
      </td>
      <td> $(P)$(R)cor_comp_num_images_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_comp_pixels0<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Num pixels in comp image. <br>
      </td>
      <td>cor_comp_pixels0<br>
      </td>
      <td> $(P)$(R)cor_comp_pixels0_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_comp_pixels_error<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Error on compression. <br>
      </td>
      <td>cor_comp_pixels_error<br>
      </td>
      <td> $(P)$(R)cor_comp_pixels_error_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_max_comp_pixels<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Max num pixels we can put into compressed iamge. <br>
      </td>
      <td>cor_max_comp_pixels<br>
      </td>
      <td> $(P)$(R)cor_max_comp_pixels_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_compression_error<br>
      </td>
      <td> asynInt32</td>
      <td> R</td>
      <td> Error on compression. <br>
      </td>
      <td>cor_compression_error<br>
      </td>
      <td> $(P)$(R)cor_compression_error_RBV</td>
      <td>longin</td>
    </tr>
    <tr>
      <td>cor_num_thresh_std<br>
      </td>
      <td> asynFloat64</td>
      <td> WR</td>
      <td> Number of std.deviations of noise for compression threshold.
      <br>
      </td>
      <td>cor_num_thresh_std<br>
      </td>
      <td> $(P)$(R)cor_num_thresh_std
$(P)$(R)cor_num_thresh_std_RBV</td>
      <td>ao
ai</td>
    </tr>
    <tr>
      <td>cor_fpga_usr_command<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Command sent to FPGA. <br>
      </td>
      <td>cor_fpga_usr_command<br>
      </td>
      <td> $(P)$(R)cor_fpga_usr_command
$(P)$(R)cor_fpga_usr_command_RBV</td>
      <td>mbbo
mbbi</td>
    </tr>
    <tr>
      <td>cor_filename_in_fpga<br>
      </td>
      <td> asynOctetRead</td>
      <td> R</td>
      <td> FPGA filename. <br>
      </td>
      <td>cor_filename_in_fpga<br>
      </td>
      <td> $(P)$(R)cor_filename_in_fpga_RBV</td>
      <td>stringin</td>
    </tr>
    <tr>
      <td>cor_use_image_mode<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Set FPGA algoration. <br>
      </td>
      <td>cor_use_image_mode<br>
      </td>
      <td> $(P)$(R)cor_use_image_mode_RBV
$(P)$(R)cor_use_image_mode</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_is_trigpin0<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Set grabber trigger pin 1, 0 <br>
      </td>
      <td>cor_is_trigpin0<br>
      </td>
      <td> $(P)$(R)cor_is_trigpin0_RBV
$(P)$(R)cor_is_trigpin0</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_is_trigpin1<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Set grabber trigger pin 1, 0 &nbsp; </td>
      <td>cor_is_trigpin1<br>
      </td>
      <td> $(P)$(R)cor_is_trigpin1_RBV
$(P)$(R)cor_is_trigpin1</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_is_trigpin2<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Set grabber trigger pin 1, 0 &nbsp; </td>
      <td>cor_is_trigpin2<br>
      </td>
      <td> $(P)$(R)cor_is_trigpin2_RBV
$(P)$(R)cor_is_trigpin2</td>
      <td>longin
longout</td>
    </tr>
    <tr>
      <td>cor_is_trigpin3<br>
      </td>
      <td> asynInt32</td>
      <td> WR</td>
      <td> Set grabber trigger pin 1, 0 &nbsp; </td>
      <td>cor_is_trigpin3<br>
      </td>
      <td> $(P)$(R)cor_is_trigpin3_RBV
$(P)$(R)cor_is_trigpin3</td>
      <td>longin
longout</td>
    </tr>
  </tbody>
</table>

<br>

<br>

<h2 id="Configuration">Configuration</h2>

When using ADCameralink, first open the serial port on the frame
grabber using
drvCamlinkSerial. The two arguments are the name of the asyn port,
"SERIAL," and the name of the serial port, "COM2." The com port name
depends on the type of grabber. The Dalsa grabber maps its serial port
to a COM port in the Windows system. The Silicon Software grabber does
no such mapping, and the com port name "COM2" below is actually
ignored. The reason is that when the driver is built, it is linked
against the grabber vendor libraries. <br>

<br>

<span style="font-family: Courier New,Courier,monospace;">drvCamlinkSerialConfigure("SERIAL","COM2");</span><br>

<br>

Once the serial port is configured, its asyn port is passed to the
camera
driver that inherits ADCameralink<br>

<br>

<span style="font-family: Courier New,Courier,monospace;">int
myCameralinkDetector(const char *portName, const char *serverPort, int
maxBuffers,</span><br style="font-family: Courier New,Courier,monospace;">

<span style="font-family: Courier New,Courier,monospace;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
size_t maxMemory, int priority, int stackSize), </span><br>

<br>

where: <br>

<div style="margin-left: 40px;"><span style="font-style: italic;">portName</span>:
asyn port of the PCO camera<br>
<span style="font-style: italic;">serverPort</span>: serial port passed
to the driver<br>
<span style="font-style: italic;">maxBuffers</span>: max number of
NDArrays in the queue.<br>
<span style="font-style: italic;">maxMemory</span>: -1, for no max
limit. <br>
<span style="font-style: italic;">priority</span>: thread priority
between 0 and 100. 50 is in the middle.<br>
<span style="font-style: italic;">stackSize</span>: stack size for
asynPort thread in "Can block mode." See ADDriver docs for more info. <br>
</div>

<br>

<br>

ADCameralink has no iocs directory because it is meant to be a class
library that is used by specific camera drivers. <br>

<br>

<span style="font-family: Courier New,Courier,monospace;"><br>
</span>
<h2 id="MEDM_screens" style="text-align: left;">MEDM screens</h2>

One screen is provided for ADCameralink. The screen is used to pick a
configuration file for the grabber, monitor memory usage, and turn on
and off image grabbing. <br>

Some grabbers contain a user-programmable FPGA. PVs are provided to
allow setting up the FPGA. <br>

<br>

<img style="width: 405px; height: 700px;" alt="" src="grabberadl.png">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
<br>

<br>

</body></html>