* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Nov 26 2023 20:45:12

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  72
    LUTs:                 163
    RAMs:                 0
    IOBs:                 7
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 167/1280
        Combinational Logic Cells: 95       out of   1280      7.42188%
        Sequential Logic Cells:    72       out of   1280      5.625%
        Logic Tiles:               31       out of   160       19.375%
    Registers: 
        Logic Registers:           72       out of   1280      5.625%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                5        out of   96        5.20833%
        Output Pins:               2        out of   96        2.08333%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 0        out of   25        0%
    Bank 0: 0        out of   23        0%
    Bank 2: 6        out of   24        25%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name     
    ----------  ---------  -----------  -------  -------  -----------    -----------     
    21          Input      SB_LVCMOS    No       3        Simple Input   clk             
    44          Input      SB_LVCMOS    No       2        Simple Input   increase_duty1  
    45          Input      SB_LVCMOS    No       2        Simple Input   decrease_duty1  
    60          Input      SB_LVCMOS    No       2        Simple Input   increase_duty0  
    61          Input      SB_LVCMOS    No       2        Simple Input   decrease_duty0  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name     
    ----------  ---------  -----------  -------  -------  -----------    -----------     
    47          Output     SB_LVCMOS    No       2        Simple Output  PWM_OUT1        
    62          Output     SB_LVCMOS    No       2        Simple Output  PWM_OUT0        

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name           
    -------------  -------  ---------  ------  -----------           
    1              3        IO         72      clk_c_g               
    6              3                   18      un1_counter_PWM0_0_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 1 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1147 out of  28666      4.00126%
                          Span 4      128 out of   6944      1.84332%
                         Span 12       11 out of   1440      0.763889%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect       17 out of   1120      1.51786%

