- ğŸ‘‹ Hi, Iâ€™m @shakeelEngy
- ğŸ‘€ Iâ€™m interested in VLSI domain 
- ğŸŒ± Iâ€™m currently learning Verilog HDL, System Verilog and Universal verification methodology. 
- ğŸ’ï¸ Iâ€™m looking to collaborate on verilog, SV and UVM related projects 
- ğŸ“« How to reach me ... My mail ID is shakeel.gfec2007@gmail.com 

<!---
shakeelEngy/shakeelEngy is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
