****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:34:29 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_51_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_50_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0084     -0.0084

  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0104      0.9300    0.0000     -0.0084 r    (36.12,26.64)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0049      0.9120    0.0284      0.0200 f    (35.87,26.64)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[51] (net)                               1      0.0012
  copt_h_inst_1306/I (CKBD1BWP16P90CPD)                                                     0.0049      0.9300    0.0001      0.0201 f    (31.53,26.64)
  copt_h_inst_1306/Z (CKBD1BWP16P90CPD)                                                     0.0041      0.9120    0.0086      0.0287 f    (31.38,26.64)
  copt_net_208 (net)                                                     1      0.0006
  U356/A1 (INR2D1BWP16P90CPD)                                                               0.0041      0.9300    0.0000      0.0287 f    (31.13,26.61)
  U356/ZN (INR2D1BWP16P90CPD)                                                               0.0080      0.9120    0.0107      0.0394 f    (30.99,26.64)
  n351 (net)                                                             1      0.0016
  i_img2_jtag_pnp_jpnp_shift_reg_reg_50_/D (DFCNQD1BWP16P90CPDILVT)                         0.0080      0.9300    0.0001      0.0395 f    (34.45,22.64)     s, n
  data arrival time                                                                                                           0.0395

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0005     -0.0005
  clock reconvergence pessimism                                                                                  -0.0078     -0.0084
  i_img2_jtag_pnp_jpnp_shift_reg_reg_50_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0104      1.0700    0.0000     -0.0084 r    (36.12,22.61)     s, n
  clock uncertainty                                                                                               0.0430      0.0346
  library hold time                                                                                     1.0000    0.0051      0.0397
  data required time                                                                                                          0.0397
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0397
  data arrival time                                                                                                          -0.0395
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -0.0002



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0040      0.9120    0.0009      0.5009 f    (61.75,13.65)
  tdi (net)                                                              1      0.0013
  FTB_1__43/I (BUFFSKND1BWP16P90CPD)                                                        0.0040      0.9300    0.0001      0.5010 f    (58.08,13.97)     s
  FTB_1__43/Z (BUFFSKND1BWP16P90CPD)                                                        0.0352      0.9120    0.0255      0.5265 f    (57.93,13.97)     s
  ZBUF_160_0 (net)                                                       6      0.0126
  ZBUF_160_inst_1212/I (BUFFD14BWP16P90CPDILVT)                                             0.0352      0.9300    0.0004      0.5268 f    (59.01,8.21)
  ZBUF_160_inst_1212/Z (BUFFD14BWP16P90CPDILVT)                                             0.0188      0.9120    0.0225      0.5493 f    (59.90,8.21)
  dbg_dat_si[0] (net)                                                    1      0.1008
  dbg_dat_si[0] (out)                                                                       0.0194      0.9300    0.0041      0.5534 f    (61.75,12.45)
  data arrival time                                                                                                           0.5534

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.5534
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0104



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0286      0.9120    0.0122      0.5122 r    (61.75,11.49)
  trstn (net)                                                           23      0.0356
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                        0.0296      0.9300    0.0014      0.5136 r    (56.80,14.59)     s, n
  data arrival time                                                                                                           0.5136

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0048     -0.0048
  clock reconvergence pessimism                                                                                  -0.0000     -0.0048
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0175      1.0700    0.0000     -0.0048 r    (57.63,14.54)     s, n
  clock uncertainty                                                                                               0.0430      0.0382
  library hold time                                                                                     1.0000    0.0244      0.0626
  data required time                                                                                                          0.0626
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0626
  data arrival time                                                                                                          -0.5136
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4510



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0119     -0.0119

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0179      0.9300    0.0000     -0.0119 r    (54.71,25.49)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0146      0.9120    0.0334      0.0215 r    (54.96,25.49)     s, n
  n414 (net)                                                             2      0.0048
  BUFT_RR_174/I (BUFFD12BWP16P90CPDULVT)                                                    0.0146      0.9300    0.0006      0.0221 r    (59.02,20.30)
  BUFT_RR_174/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0201      0.9120    0.0183      0.0404 r    (59.81,20.30)
  dbg_resetn_flevel[0] (net)                                             1      0.1007
  dbg_resetn_flevel[0] (out)                                                                0.0206      0.9300    0.0038      0.0443 r    (61.75,16.77)
  data arrival time                                                                                                           0.0443

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.0443
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5013



  Startpoint: i_img2_jtag_tap_idcode_reg_reg_8_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_7_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0088     -0.0088

  i_img2_jtag_tap_idcode_reg_reg_8_/CP (DFSNQD1BWP16P90CPDILVT)                             0.0215      0.9300    0.0000     -0.0088 r    (39.54,5.90)      s, n
  i_img2_jtag_tap_idcode_reg_reg_8_/Q (DFSNQD1BWP16P90CPDILVT)                              0.0095      0.9420    0.0663      0.0575 f    (39.29,5.90)      s, n
  i_img2_jtag_tap_idcode_reg[8] (net)                                    1      0.0010
  copt_h_inst_1289/I (BUFFSKPD3BWP16P90CPD)                                                 0.0095      0.9300    0.0002      0.0576 f    (40.68,4.75)
  copt_h_inst_1289/Z (BUFFSKPD3BWP16P90CPD)                                                 0.0073      0.9420    0.0199      0.0775 f    (40.90,4.75)
  copt_net_191 (net)                                                     1      0.0007
  U435/A1 (INR2D1BWP16P90CPD)                                                               0.0073      0.9300    0.0001      0.0776 f    (40.35,4.72)
  U435/ZN (INR2D1BWP16P90CPD)                                                               0.0119      0.9420    0.0189      0.0965 f    (40.49,4.75)
  n276 (net)                                                             1      0.0010
  i_img2_jtag_tap_idcode_reg_reg_7_/D (DFCNQD1BWP16P90CPD)                                  0.0119      0.9300    0.0002      0.0966 f    (37.69,4.72)      s, n
  data arrival time                                                                                                           0.0966

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0013     -0.0013
  clock reconvergence pessimism                                                                                  -0.0069     -0.0083
  i_img2_jtag_tap_idcode_reg_reg_7_/CP (DFCNQD1BWP16P90CPD)                                 0.0215      1.0700    0.0000     -0.0083 r    (39.36,4.75)      s, n
  clock uncertainty                                                                                               0.0530      0.0447
  library hold time                                                                                     1.0000    0.0257      0.0704
  data required time                                                                                                          0.0704
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0704
  data arrival time                                                                                                          -0.0966
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0262



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0077      0.9420    0.0017      0.5017 f    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__43/I (BUFFSKND1BWP16P90CPD)                                                        0.0077      0.9300    0.0002      0.5019 f    (58.08,13.97)     s
  FTB_1__43/Z (BUFFSKND1BWP16P90CPD)                                                        0.0681      0.9420    0.0497      0.5516 f    (57.93,13.97)     s
  ZBUF_160_0 (net)                                                       6      0.0120
  ZBUF_160_inst_1212/I (BUFFD14BWP16P90CPDILVT)                                             0.0682      0.9300    0.0011      0.5527 f    (59.01,8.21)
  ZBUF_160_inst_1212/Z (BUFFD14BWP16P90CPDILVT)                                             0.0310      0.9420    0.0396      0.5923 f    (59.90,8.21)
  dbg_dat_si[0] (net)                                                    1      0.1007
  dbg_dat_si[0] (out)                                                                       0.0393      0.9300    0.0176      0.6099 f    (61.75,12.45)
  data arrival time                                                                                                           0.6099

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.6099
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0569



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0485      0.9420    0.0197      0.5197 r    (61.75,11.49)
  trstn (net)                                                           23      0.0357
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0523      0.9300    0.0041      0.5238 r    (52.57,15.07)     s, n
  data arrival time                                                                                                           0.5238

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0107     -0.0107
  clock reconvergence pessimism                                                                                  -0.0000     -0.0107
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0279      1.0700    0.0000     -0.0107 r    (53.40,15.12)     s, n
  clock uncertainty                                                                                               0.0530      0.0423
  library hold time                                                                                     1.0000    0.0578      0.1001
  data required time                                                                                                          0.1001
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.1001
  data arrival time                                                                                                          -0.5238
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4236



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0158     -0.0158

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0276      0.9300    0.0000     -0.0158 r    (54.71,25.49)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0241      0.9420    0.0636      0.0478 r    (54.96,25.49)     s, n
  n414 (net)                                                             2      0.0046
  BUFT_RR_174/I (BUFFD12BWP16P90CPDULVT)                                                    0.0241      0.9300    0.0018      0.0496 r    (59.02,20.30)
  BUFT_RR_174/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0301      0.9420    0.0297      0.0793 r    (59.81,20.30)
  dbg_resetn_flevel[0] (net)                                             1      0.1006
  dbg_resetn_flevel[0] (out)                                                                0.0381      0.9300    0.0170      0.0963 r    (61.75,16.77)
  data arrival time                                                                                                           0.0963

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.0963
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5433



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_21_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_20_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0078     -0.0078

  i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0103      0.9300    0.0000     -0.0078 r    (34.59,16.85)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0070      0.9270    0.0390      0.0312 f    (34.34,16.85)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[21] (net)                               1      0.0014
  copt_h_inst_1266/I (BUFFSKND3BWP16P90CPD)                                                 0.0070      0.9300    0.0002      0.0313 f    (29.70,16.27)
  copt_h_inst_1266/Z (BUFFSKND3BWP16P90CPD)                                                 0.0051      0.9270    0.0142      0.0455 f    (29.92,16.27)
  copt_net_168 (net)                                                     1      0.0007
  U388/A1 (INR2D1BWP16P90CPD)                                                               0.0051      0.9300    0.0000      0.0455 f    (29.37,16.24)
  U388/ZN (INR2D1BWP16P90CPD)                                                               0.0088      0.9270    0.0128      0.0584 f    (29.51,16.27)
  n321 (net)                                                             1      0.0011
  i_img2_jtag_pnp_jpnp_shift_reg_reg_20_/D (DFCNQD1BWP16P90CPDILVT)                         0.0088      0.9300    0.0001      0.0584 f    (27.43,15.73)     s, n
  data arrival time                                                                                                           0.0584

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0016     -0.0016
  clock reconvergence pessimism                                                                                  -0.0047     -0.0063
  i_img2_jtag_pnp_jpnp_shift_reg_reg_20_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0108      1.0700    0.0000     -0.0063 r    (29.10,15.70)     s, n
  clock uncertainty                                                                                               0.0480      0.0417
  library hold time                                                                                     1.0000    0.0090      0.0506
  data required time                                                                                                          0.0506
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0506
  data arrival time                                                                                                          -0.0584
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0078



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0055      0.9270    0.0012      0.5012 f    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__43/I (BUFFSKND1BWP16P90CPD)                                                        0.0055      0.9300    0.0001      0.5013 f    (58.08,13.97)     s
  FTB_1__43/Z (BUFFSKND1BWP16P90CPD)                                                        0.0507      0.9270    0.0355      0.5368 f    (57.93,13.97)     s
  ZBUF_160_0 (net)                                                       6      0.0125
  ZBUF_160_inst_1212/I (BUFFD14BWP16P90CPDILVT)                                             0.0507      0.9300    0.0006      0.5375 f    (59.01,8.21)
  ZBUF_160_inst_1212/Z (BUFFD14BWP16P90CPDILVT)                                             0.0249      0.9270    0.0297      0.5672 f    (59.90,8.21)
  dbg_dat_si[0] (net)                                                    1      0.1007
  dbg_dat_si[0] (out)                                                                       0.0278      0.9300    0.0099      0.5771 f    (61.75,12.45)
  data arrival time                                                                                                           0.5771

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5771
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0291



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0361      0.9270    0.0147      0.5147 r    (61.75,11.49)
  trstn (net)                                                           23      0.0359
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0386      0.9300    0.0028      0.5176 r    (52.57,15.07)     s, n
  data arrival time                                                                                                           0.5176

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0063     -0.0063
  clock reconvergence pessimism                                                                                  -0.0000     -0.0063
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0221      1.0700    0.0000     -0.0063 r    (53.40,15.12)     s, n
  clock uncertainty                                                                                               0.0480      0.0417
  library hold time                                                                                     1.0000    0.0364      0.0781
  data required time                                                                                                          0.0782
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0782
  data arrival time                                                                                                          -0.5176
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4394



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0108     -0.0108

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0220      0.9300    0.0000     -0.0108 r    (54.71,25.49)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0187      0.9270    0.0459      0.0351 r    (54.96,25.49)     s, n
  n414 (net)                                                             2      0.0047
  BUFT_RR_174/I (BUFFD12BWP16P90CPDULVT)                                                    0.0187      0.9300    0.0012      0.0363 r    (59.02,20.30)
  BUFT_RR_174/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0248      0.9270    0.0235      0.0597 r    (59.81,20.30)
  dbg_resetn_flevel[0] (net)                                             1      0.1007
  dbg_resetn_flevel[0] (out)                                                                0.0275      0.9300    0.0095      0.0692 r    (61.75,16.77)
  data arrival time                                                                                                           0.0692

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0692
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5212


1
