Analysis & Synthesis report for PipelineUniProcessor
Tue Dec 01 22:51:44 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for DataRAM:DataRAM1|altsyncram:altsyncram_component|altsyncram_5ca1:auto_generated
 12. Source assignments for InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated
 13. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|lpm_and32bit:inst|LPM_AND:lpm_and_component
 14. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|lpm_or32bit:inst1|LPM_OR:lpm_or_component
 15. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component
 16. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component
 17. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component
 18. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_MUX:54
 19. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_DECODE:37
 20. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_MUX:55
 21. Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|Comp32:inst9|lpm_compare:lpm_compare_component
 22. Parameter Settings for User Entity Instance: DataRAM:DataRAM1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: InstROM1:InstROM1|altsyncram:altsyncram_component
 24. altsyncram Parameter Settings by Entity Instance
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Tue Dec 01 22:51:44 2009    ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; PipelineUniProcessor                     ;
; Top-level Entity Name         ; MotherBoard                              ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 1,658                                    ;
;     Dedicated logic registers ; 1,330                                    ;
; Total registers               ; 1330                                     ;
; Total pins                    ; 132                                      ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 4,194,304                                ;
; DSP block 9-bit elements      ; 0                                        ;
; Total PLLs                    ; 0                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+----------------------------------------------------------------+--------------------+----------------------+
; Option                                                         ; Setting            ; Default Value        ;
+----------------------------------------------------------------+--------------------+----------------------+
; Top-level entity name                                          ; MotherBoard        ; PipelineUniProcessor ;
; Family name                                                    ; Stratix II         ; Stratix II           ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                      ;
; Resynthesis Optimization Effort                                ; Normal             ;                      ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                      ;
; Use Generated Physical Constraints File                        ; On                 ;                      ;
; Use smart compilation                                          ; Off                ; Off                  ;
; Restructure Multiplexers                                       ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                  ;
; Preserve fewer node names                                      ; On                 ; On                   ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                  ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                   ; VHDL93             ; VHDL93               ;
; State Machine Processing                                       ; Auto               ; Auto                 ;
; Safe State Machine                                             ; Off                ; Off                  ;
; Extract Verilog State Machines                                 ; On                 ; On                   ;
; Extract VHDL State Machines                                    ; On                 ; On                   ;
; Ignore Verilog initial constructs                              ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                   ;
; Parallel Synthesis                                             ; Off                ; Off                  ;
; DSP Block Balancing                                            ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                             ; On                 ; On                   ;
; Power-Up Don't Care                                            ; On                 ; On                   ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                  ;
; Remove Duplicate Registers                                     ; On                 ; On                   ;
; Ignore CARRY Buffers                                           ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                  ;
; Ignore LCELL Buffers                                           ; Off                ; Off                  ;
; Ignore SOFT Buffers                                            ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                  ;
; Optimization Technique                                         ; Balanced           ; Balanced             ;
; Carry Chain Length                                             ; 70                 ; 70                   ;
; Auto Carry Chains                                              ; On                 ; On                   ;
; Auto Open-Drain Pins                                           ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                  ;
; Auto ROM Replacement                                           ; On                 ; On                   ;
; Auto RAM Replacement                                           ; On                 ; On                   ;
; Auto DSP Block Replacement                                     ; On                 ; On                   ;
; Auto Shift Register Replacement                                ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                  ; On                 ; On                   ;
; Strict RAM Replacement                                         ; Off                ; Off                  ;
; Allow Synchronous Control Signals                              ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                  ;
; Auto RAM Block Balancing                                       ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                  ;
; Auto Resource Sharing                                          ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                  ;
; Timing-Driven Synthesis                                        ; Off                ; Off                  ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                  ;
; Synchronization Register Chain Length                          ; 2                  ; 2                    ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation   ;
; HDL message level                                              ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                  ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                  ;
; Clock MUX Protection                                           ; On                 ; On                   ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                  ;
; Block Design Naming                                            ; Auto               ; Auto                 ;
; SDC constraint protection                                      ; Off                ; Off                  ;
; Synthesis Effort                                               ; Auto               ; Auto                 ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                   ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium               ;
+----------------------------------------------------------------+--------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+----------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                             ;
+----------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; ../MotherBoard/DataRAM.vhd                   ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/DataRAM.vhd                          ;
; Comp32.tdf                                   ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/Comp32.tdf                  ;
; ID-EXE-SIGNAL-BUFFER.bdf                     ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf    ;
; PCDecision.bdf                               ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PCDecision.bdf              ;
; BasicControlUnit.bdf                         ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/BasicControlUnit.bdf        ;
; PipelineUniProcessor.bdf                     ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf    ;
; PC-BUFFER.bdf                                ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PC-BUFFER.bdf               ;
; ../Modules/reg/dffe4bit.bdf                  ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe4bit.bdf                         ;
; ../Modules/reg/dffe8bit.bdf                  ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf                         ;
; ../Modules/reg/dffe32bit.bdf                 ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe32bit.bdf                        ;
; ../Modules/mux/mux2x1bit.bdf                 ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf                        ;
; ../Modules/mux/mux2x4bit.bdf                 ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x4bit.bdf                        ;
; ../Modules/mux/mux2x8bit.bdf                 ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x8bit.bdf                        ;
; ../Modules/mux/mux2x32bit.bdf                ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x32bit.bdf                       ;
; ../Modules/add/add1bit.bdf                   ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add1bit.bdf                          ;
; ../Modules/add/add8bit.bdf                   ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add8bit.bdf                          ;
; ../Modules/add/add32bit.bdf                  ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add32bit.bdf                         ;
; ../Modules/add/add32bitci.bdf                ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/add32bitci.bdf                       ;
; ProcessPC.bdf                                ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ProcessPC.bdf               ;
; INST-FETCHER.bdf                             ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/INST-FETCHER.bdf            ;
; IF-ID-INSTPC-BUFFER.bdf                      ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/IF-ID-INSTPC-BUFFER.bdf     ;
; IF-ID-INT-BUFFER.bdf                         ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/IF-ID-INT-BUFFER.bdf        ;
; InstTranslator.tdf                           ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf          ;
; InstDecoder.tdf                              ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstDecoder.tdf             ;
; ControlUnit.bdf                              ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf             ;
; HazardControlUnit.tdf                        ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/HazardControlUnit.tdf       ;
; CtrlStall.tdf                                ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/CtrlStall.tdf               ;
; RegFile32x32.bdf                             ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf            ;
; ForwardControlUnit.tdf                       ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ForwardControlUnit.tdf      ;
; InstDisassembly.tdf                          ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstDisassembly.tdf         ;
; SignExt.tdf                                  ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/SignExt.tdf                 ;
; ../Modules/mux/mux2x5bit.tdf                 ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x5bit.tdf                        ;
; ../Modules/mux/mux4x32bit.tdf                ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf                       ;
; ID-EXE-INSTDATA-BUFFER.bdf                   ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-INSTDATA-BUFFER.bdf  ;
; ../Modules/reg/dffe5bit.bdf                  ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe5bit.bdf                         ;
; ../MotherBoard/MotherBoard.bdf               ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf                      ;
; ALU.bdf                                      ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf                     ;
; ../Modules/gates/lpm_and32bit.vhd            ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_and32bit.vhd                   ;
; ../Modules/gates/lpm_or32bit.vhd             ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_or32bit.vhd                    ;
; IsZero.tdf                                   ; yes             ; User AHDL File                     ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/IsZero.tdf                  ;
; ../Modules/add/lpm_add_sub32BIT.vhd          ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/add/lpm_add_sub32BIT.vhd                 ;
; ../Modules/gates/lpm_clLogicalshift32bit.vhd ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clLogicalshift32bit.vhd        ;
; ../Modules/gates/ALSHIFT.bdf                 ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/ALSHIFT.bdf                        ;
; ../Modules/gates/lpm_clArithshift32bit.vhd   ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/gates/lpm_clArithshift32bit.vhd          ;
; EXE-MEM-SIGNAL-BUFFER.bdf                    ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/EXE-MEM-SIGNAL-BUFFER.bdf   ;
; EXE-MEM-INSTDATA-BUFFER.bdf                  ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/EXE-MEM-INSTDATA-BUFFER.bdf ;
; MEM-WB-SIGNAL-BUFFER.bdf                     ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/MEM-WB-SIGNAL-BUFFER.bdf    ;
; MEM-WB-INSTDATA-BUFFER.bdf                   ; yes             ; User Block Diagram/Schematic File  ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/MEM-WB-INSTDATA-BUFFER.bdf  ;
; ../MotherBoard/InstROM1.vhd                  ; yes             ; User Wizard-Generated File         ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/InstROM1.vhd                         ;
; lpm_compare.inc                              ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc                                                             ;
; LPM_AND.tdf                                  ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/LPM_AND.tdf                                                                 ;
; aglobal90.inc                                ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                                               ;
; LPM_OR.tdf                                   ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/LPM_OR.tdf                                                                  ;
; lpm_add_sub.tdf                              ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                             ;
; addcore.inc                                  ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/addcore.inc                                                                 ;
; look_add.inc                                 ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/look_add.inc                                                                ;
; bypassff.inc                                 ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/bypassff.inc                                                                ;
; altshift.inc                                 ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/altshift.inc                                                                ;
; alt_stratix_add_sub.inc                      ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                     ;
; alt_mercury_add_sub.inc                      ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc                                                     ;
; db/add_sub_qkg.tdf                           ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/add_sub_qkg.tdf          ;
; lpm_clshift.tdf                              ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf                                                             ;
; db/lpm_clshift_vjc.tdf                       ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf      ;
; db/lpm_clshift_euc.tdf                       ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_euc.tdf      ;
; LPM_MUX.tdf                                  ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf                                                                 ;
; muxlut.inc                                   ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/muxlut.inc                                                                  ;
; db/mux_2rc.tdf                               ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf              ;
; LPM_DECODE.tdf                               ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/LPM_DECODE.tdf                                                              ;
; declut.inc                                   ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/declut.inc                                                                  ;
; lpm_constant.inc                             ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc                                                            ;
; db/decode_ktf.tdf                            ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/decode_ktf.tdf           ;
; lpm_compare.tdf                              ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/lpm_compare.tdf                                                             ;
; comptree.inc                                 ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/comptree.inc                                                                ;
; db/cmpr_sjg.tdf                              ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/cmpr_sjg.tdf             ;
; altsyncram.tdf                               ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;
; lpm_mux.inc                                  ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;
; lpm_decode.inc                               ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;
; a_rdenreg.inc                                ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;
; altrom.inc                                   ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/altrom.inc                                                                  ;
; altram.inc                                   ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/altram.inc                                                                  ;
; altdpram.inc                                 ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                                                ;
; altqpram.inc                                 ; yes             ; Megafunction                       ; e:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                                                ;
; db/altsyncram_5ca1.tdf                       ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_5ca1.tdf      ;
; db/altsyncram_b881.tdf                       ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_b881.tdf      ;
; db/decode_rqa.tdf                            ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/decode_rqa.tdf           ;
; db/mux_omb.tdf                               ; yes             ; Auto-Generated Megafunction        ; F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_omb.tdf              ;
+----------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+-----------------------------------------------+---------+
; Resource                                      ; Usage   ;
+-----------------------------------------------+---------+
; Estimated ALUTs Used                          ; 1658    ;
; Dedicated logic registers                     ; 1330    ;
;                                               ;         ;
; Estimated ALUTs Unavailable                   ; 507     ;
;                                               ;         ;
; Total combinational functions                 ; 1658    ;
; Combinational ALUT usage by number of inputs  ;         ;
;     -- 7 input functions                      ; 9       ;
;     -- 6 input functions                      ; 921     ;
;     -- 5 input functions                      ; 350     ;
;     -- 4 input functions                      ; 69      ;
;     -- <=3 input functions                    ; 309     ;
;                                               ;         ;
; Combinational ALUTs by mode                   ;         ;
;     -- normal mode                            ; 1586    ;
;     -- extended LUT mode                      ; 9       ;
;     -- arithmetic mode                        ; 63      ;
;     -- shared arithmetic mode                 ; 0       ;
;                                               ;         ;
; Estimated ALUT/register pairs used            ; 2781    ;
;                                               ;         ;
; Total registers                               ; 1330    ;
;     -- Dedicated logic registers              ; 1330    ;
;     -- I/O registers                          ; 0       ;
;                                               ;         ;
; Estimated ALMs:  partially or completely used ; 1,471   ;
;                                               ;         ;
; I/O pins                                      ; 132     ;
; Total block memory bits                       ; 4194304 ;
; Maximum fan-out node                          ; CLK     ;
; Maximum fan-out                               ; 1874    ;
; Total fan-out                                 ; 21443   ;
; Average fan-out                               ; 5.85    ;
+-----------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                   ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MotherBoard                                       ; 1658 (0)          ; 1330 (0)     ; 4194304           ; 0            ; 0       ; 0         ; 0         ; 132  ; 0            ; |MotherBoard                                                                                                                                                          ; work         ;
;    |DataRAM:DataRAM1|                              ; 0 (0)             ; 0 (0)        ; 2097152           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|DataRAM:DataRAM1                                                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 2097152           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|DataRAM:DataRAM1|altsyncram:altsyncram_component                                                                                                         ; work         ;
;          |altsyncram_5ca1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 2097152           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|DataRAM:DataRAM1|altsyncram:altsyncram_component|altsyncram_5ca1:auto_generated                                                                          ; work         ;
;    |InstROM1:InstROM1|                             ; 176 (0)           ; 4 (0)        ; 2097152           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|InstROM1:InstROM1                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|            ; 176 (0)           ; 4 (0)        ; 2097152           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|InstROM1:InstROM1|altsyncram:altsyncram_component                                                                                                        ; work         ;
;          |altsyncram_b881:auto_generated|          ; 176 (0)           ; 4 (4)        ; 2097152           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated                                                                         ; work         ;
;             |decode_rqa:deep_decode|               ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|decode_rqa:deep_decode                                                  ; work         ;
;             |mux_omb:mux2|                         ; 160 (160)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2                                                            ; work         ;
;    |PipelineUniProcessor:IntelInside|              ; 1482 (25)         ; 1326 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside                                                                                                                         ; work         ;
;       |ALU:inst12|                                 ; 332 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12                                                                                                              ; work         ;
;          |ALSHIFT:inst9|                           ; 180 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9                                                                                                ; work         ;
;             |lpm_clArithshift32bit:inst|           ; 46 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst                                                                     ; work         ;
;                |lpm_clshift:lpm_clshift_component| ; 46 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component                                   ; work         ;
;                   |lpm_clshift_euc:auto_generated| ; 46 (46)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated    ; work         ;
;             |lpm_clLogicalshift32bit:inst8|        ; 129 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8                                                                  ; work         ;
;                |lpm_clshift:lpm_clshift_component| ; 129 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component                                ; work         ;
;                   |lpm_clshift_vjc:auto_generated| ; 129 (129)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated ; work         ;
;             |mux2x32bit:inst2|                     ; 5 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2                                                                               ; work         ;
;                |mux2x8bit:inst2|                   ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2                                                               ; work         ;
;                   |mux2x1bit:inst|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst2|mux2x1bit:inst                                                ; work         ;
;                |mux2x8bit:inst|                    ; 3 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst                                                                ; work         ;
;                   |mux2x1bit:inst6|                ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst|mux2x1bit:inst6                                                ; work         ;
;          |lpm_add_sub32BIT:inst5|                  ; 33 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5                                                                                       ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|    ; 33 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component                                                     ; work         ;
;                |add_sub_qkg:auto_generated|        ; 33 (33)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated                          ; work         ;
;          |mux4x32bit:inst2|                        ; 119 (119)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2                                                                                             ; work         ;
;       |ControlUnit:CU|                             ; 40 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ControlUnit:CU                                                                                                          ; work         ;
;          |BasicControlUnit:BCU|                    ; 22 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU                                                                                     ; work         ;
;             |InstDecoder:inst1|                    ; 10 (10)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstDecoder:inst1                                                                   ; work         ;
;             |InstTranslator:inst|                  ; 12 (12)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst                                                                 ; work         ;
;          |CtrlStall:inst3|                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ControlUnit:CU|CtrlStall:inst3                                                                                          ; work         ;
;          |ForwardControlUnit:inst|                 ; 10 (10)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst                                                                                  ; work         ;
;          |HazardControlUnit:inst1|                 ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ControlUnit:CU|HazardControlUnit:inst1                                                                                  ; work         ;
;       |EXE-MEM-INSTDATA-BUFFER:inst16|             ; 0 (0)             ; 69 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16                                                                                          ; work         ;
;          |dffe32bit:inst1|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1                                                                          ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1|dffe8bit:diff32Part1                                                     ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1|dffe8bit:diff32Part2                                                     ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1|dffe8bit:diff32Part3                                                     ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst1|dffe8bit:diff32Part4                                                     ; work         ;
;          |dffe32bit:inst|                          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst                                                                           ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst|dffe8bit:diff32Part1                                                      ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst|dffe8bit:diff32Part2                                                      ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst|dffe8bit:diff32Part3                                                      ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe32bit:inst|dffe8bit:diff32Part4                                                      ; work         ;
;          |dffe5bit:inst4|                          ; 0 (0)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16|dffe5bit:inst4                                                                           ; work         ;
;       |EXE-MEM-SIGNAL-BUFFER:inst15|               ; 0 (0)             ; 3 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-SIGNAL-BUFFER:inst15                                                                                            ; work         ;
;          |dffe4bit:inst|                           ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|EXE-MEM-SIGNAL-BUFFER:inst15|dffe4bit:inst                                                                              ; work         ;
;       |ID-EXE-INSTDATA-BUFFER:inst14|              ; 0 (0)             ; 86 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14                                                                                           ; work         ;
;          |dffe32bit:inst1|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1                                                                           ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1|dffe8bit:diff32Part1                                                      ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1|dffe8bit:diff32Part2                                                      ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1|dffe8bit:diff32Part3                                                      ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst1|dffe8bit:diff32Part4                                                      ; work         ;
;          |dffe32bit:inst2|                         ; 0 (0)             ; 12 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2                                                                           ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1                                                      ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part3                                                      ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part4                                                      ; work         ;
;          |dffe32bit:inst|                          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst                                                                            ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part1                                                       ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part2                                                       ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part3                                                       ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4                                                       ; work         ;
;          |dffe5bit:inst4|                          ; 0 (0)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst4                                                                            ; work         ;
;          |dffe5bit:inst5|                          ; 0 (0)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst5                                                                            ; work         ;
;       |ID-EXE-SIGNAL-BUFFER:inst13|                ; 0 (0)             ; 9 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13                                                                                             ; work         ;
;          |dffe8bit:inst|                           ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst                                                                               ; work         ;
;       |IF-ID-INSTPC-BUFFER:inst1|                  ; 0 (0)             ; 64 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1                                                                                               ; work         ;
;          |dffe32bit:INSTBUFFER|                    ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER                                                                          ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part1                                                     ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part2                                                     ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part3                                                     ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:INSTBUFFER|dffe8bit:diff32Part4                                                     ; work         ;
;          |dffe32bit:PCREGBUFFER|                   ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER                                                                         ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part1                                                    ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part2                                                    ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3                                                    ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part4                                                    ; work         ;
;       |MEM-WB-INSTDATA-BUFFER:inst19|              ; 0 (0)             ; 69 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19                                                                                           ; work         ;
;          |dffe32bit:inst1|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1                                                                           ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1|dffe8bit:diff32Part1                                                      ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1|dffe8bit:diff32Part2                                                      ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1|dffe8bit:diff32Part3                                                      ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst1|dffe8bit:diff32Part4                                                      ; work         ;
;          |dffe32bit:inst|                          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst                                                                            ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst|dffe8bit:diff32Part1                                                       ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst|dffe8bit:diff32Part2                                                       ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst|dffe8bit:diff32Part3                                                       ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe32bit:inst|dffe8bit:diff32Part4                                                       ; work         ;
;          |dffe5bit:inst4|                          ; 0 (0)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19|dffe5bit:inst4                                                                            ; work         ;
;       |MEM-WB-SIGNAL-BUFFER:inst18|                ; 0 (0)             ; 2 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-SIGNAL-BUFFER:inst18                                                                                             ; work         ;
;          |dffe4bit:inst|                           ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|MEM-WB-SIGNAL-BUFFER:inst18|dffe4bit:inst                                                                               ; work         ;
;       |PC-BUFFER:PCBUFFER|                         ; 1 (1)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER                                                                                                      ; work         ;
;          |dffe32bit:inst|                          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part4                                                                  ; work         ;
;       |PCDecision:inst10|                          ; 30 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PCDecision:inst10                                                                                                       ; work         ;
;          |add32bitci:inst|                         ; 30 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst                                                                                       ; work         ;
;             |add8bit:Adder8-inst|                  ; 30 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst                                                                   ; work         ;
;                |add1bit:inst3|                     ; 30 (30)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|PCDecision:inst10|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst3                                                     ; work         ;
;       |ProcessPC:inst4|                            ; 47 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4                                                                                                         ; work         ;
;          |add32bit:inst1|                          ; 15 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1                                                                                          ; work         ;
;             |add32bitci:inst|                      ; 15 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst                                                                          ; work         ;
;                |add8bit:Adder8-inst1|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1                                                     ; work         ;
;                   |add1bit:inst2|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst2                                       ; work         ;
;                   |add1bit:inst4|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst4                                       ; work         ;
;                   |add1bit:inst5|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst5                                       ; work         ;
;                   |add1bit:inst7|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst7                                       ; work         ;
;                   |add1bit:inst|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst1|add1bit:inst                                        ; work         ;
;                |add8bit:Adder8-inst2|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2                                                     ; work         ;
;                   |add1bit:inst1|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst1                                       ; work         ;
;                   |add1bit:inst3|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst3                                       ; work         ;
;                   |add1bit:inst5|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst5                                       ; work         ;
;                   |add1bit:inst7|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst2|add1bit:inst7                                       ; work         ;
;                |add8bit:Adder8-inst3|              ; 3 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3                                                     ; work         ;
;                   |add1bit:inst1|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst1                                       ; work         ;
;                   |add1bit:inst3|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst3                                       ; work         ;
;                   |add1bit:inst5|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst3|add1bit:inst5                                       ; work         ;
;                |add8bit:Adder8-inst|               ; 3 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst                                                      ; work         ;
;                   |add1bit:inst3|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst3                                        ; work         ;
;                   |add1bit:inst5|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst5                                        ; work         ;
;                   |add1bit:inst7|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst7                                        ; work         ;
;          |mux2x32bit:inst5|                        ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5                                                                                        ; work         ;
;             |mux2x8bit:inst1|                      ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1                                                                        ; work         ;
;                |mux2x1bit:inst1|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst1                                                        ; work         ;
;                |mux2x1bit:inst3|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst3                                                        ; work         ;
;                |mux2x1bit:inst5|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst5                                                        ; work         ;
;                |mux2x1bit:inst6|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst6                                                        ; work         ;
;                |mux2x1bit:inst7|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst7                                                        ; work         ;
;                |mux2x1bit:inst8|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst8                                                        ; work         ;
;                |mux2x1bit:inst9|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9                                                        ; work         ;
;                |mux2x1bit:inst|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst                                                         ; work         ;
;             |mux2x8bit:inst2|                      ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2                                                                        ; work         ;
;                |mux2x1bit:inst1|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst1                                                        ; work         ;
;                |mux2x1bit:inst3|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst3                                                        ; work         ;
;                |mux2x1bit:inst5|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst5                                                        ; work         ;
;                |mux2x1bit:inst6|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst6                                                        ; work         ;
;                |mux2x1bit:inst7|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst7                                                        ; work         ;
;                |mux2x1bit:inst8|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst8                                                        ; work         ;
;                |mux2x1bit:inst9|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst9                                                        ; work         ;
;                |mux2x1bit:inst|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst                                                         ; work         ;
;             |mux2x8bit:inst3|                      ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3                                                                        ; work         ;
;                |mux2x1bit:inst1|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst1                                                        ; work         ;
;                |mux2x1bit:inst3|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst3                                                        ; work         ;
;                |mux2x1bit:inst5|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst5                                                        ; work         ;
;                |mux2x1bit:inst6|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst6                                                        ; work         ;
;                |mux2x1bit:inst7|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst7                                                        ; work         ;
;                |mux2x1bit:inst8|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst8                                                        ; work         ;
;                |mux2x1bit:inst9|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst9                                                        ; work         ;
;                |mux2x1bit:inst|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst3|mux2x1bit:inst                                                         ; work         ;
;             |mux2x8bit:inst|                       ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst                                                                         ; work         ;
;                |mux2x1bit:inst1|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst1                                                         ; work         ;
;                |mux2x1bit:inst3|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst3                                                         ; work         ;
;                |mux2x1bit:inst5|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst5                                                         ; work         ;
;                |mux2x1bit:inst6|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6                                                         ; work         ;
;                |mux2x1bit:inst7|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst7                                                         ; work         ;
;                |mux2x1bit:inst8|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst8                                                         ; work         ;
;                |mux2x1bit:inst9|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9                                                         ; work         ;
;                |mux2x1bit:inst|                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst                                                          ; work         ;
;       |RegFile32x32:Regs|                          ; 743 (0)           ; 992 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs                                                                                                       ; work         ;
;          |dffe32bit:inst10|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst10|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst11|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst11|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst12|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst12|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst13|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst13|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst14|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst15|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst15|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst16|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst16|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst17|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst17|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst18|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst18|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst19|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst19|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst1|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst1|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst20|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst20|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst21|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst21|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst22|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst22|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst23|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst23|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst24|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst24|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst25|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst25|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst26|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst26|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst27|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst27|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst28|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst28|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst29|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst29|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst2|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst2|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst30|                        ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30                                                                                      ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30|dffe8bit:diff32Part1                                                                 ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30|dffe8bit:diff32Part2                                                                 ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30|dffe8bit:diff32Part3                                                                 ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst30|dffe8bit:diff32Part4                                                                 ; work         ;
;          |dffe32bit:inst3|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst4|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst4|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst5|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst5|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst6|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst6|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst7|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst7|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst8|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst8|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst9|                         ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9                                                                                       ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9|dffe8bit:diff32Part1                                                                  ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9|dffe8bit:diff32Part2                                                                  ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9|dffe8bit:diff32Part3                                                                  ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst9|dffe8bit:diff32Part4                                                                  ; work         ;
;          |dffe32bit:inst|                          ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst                                                                                        ; work         ;
;             |dffe8bit:diff32Part1|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst|dffe8bit:diff32Part1                                                                   ; work         ;
;             |dffe8bit:diff32Part2|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst|dffe8bit:diff32Part2                                                                   ; work         ;
;             |dffe8bit:diff32Part3|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst|dffe8bit:diff32Part3                                                                   ; work         ;
;             |dffe8bit:diff32Part4|                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst|dffe8bit:diff32Part4                                                                   ; work         ;
;          |lpm_decode:37|                           ; 33 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_decode:37                                                                                         ; work         ;
;             |decode_ktf:auto_generated|            ; 33 (33)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_decode:37|decode_ktf:auto_generated                                                               ; work         ;
;          |lpm_mux:54|                              ; 355 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54                                                                                            ; work         ;
;             |mux_2rc:auto_generated|               ; 355 (355)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated                                                                     ; work         ;
;          |lpm_mux:55|                              ; 355 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55                                                                                            ; work         ;
;             |mux_2rc:auto_generated|               ; 355 (355)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated                                                                     ; work         ;
;       |SignExt:inst3|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|SignExt:inst3                                                                                                           ; work         ;
;       |mux2x32bit:AluASrcSelector|                 ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector                                                                                              ; work         ;
;          |mux2x8bit:inst1|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1                                                                              ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst1                                                              ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst3                                                              ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst5                                                              ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst6                                                              ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst7                                                              ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst8                                                              ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst9                                                              ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst1|mux2x1bit:inst                                                               ; work         ;
;          |mux2x8bit:inst2|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2                                                                              ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst1                                                              ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst3                                                              ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst5                                                              ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst6                                                              ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst7                                                              ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst8                                                              ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst9                                                              ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst2|mux2x1bit:inst                                                               ; work         ;
;          |mux2x8bit:inst3|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3                                                                              ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst1                                                              ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst3                                                              ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst5                                                              ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst6                                                              ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst7                                                              ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst8                                                              ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst9                                                              ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst                                                               ; work         ;
;          |mux2x8bit:inst|                          ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst                                                                               ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst1                                                               ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst3                                                               ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst5                                                               ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst6                                                               ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst7                                                               ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst8                                                               ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst9                                                               ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst|mux2x1bit:inst                                                                ; work         ;
;       |mux2x32bit:AluBSrcSelector|                 ; 33 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector                                                                                              ; work         ;
;          |mux2x8bit:inst1|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1                                                                              ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst1                                                              ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst3                                                              ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst5                                                              ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst6                                                              ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst7                                                              ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst8                                                              ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst9                                                              ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst1|mux2x1bit:inst                                                               ; work         ;
;          |mux2x8bit:inst2|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2                                                                              ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst1                                                              ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst3                                                              ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst5                                                              ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst6                                                              ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst7                                                              ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst8                                                              ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst9                                                              ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst2|mux2x1bit:inst                                                               ; work         ;
;          |mux2x8bit:inst3|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3                                                                              ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst1                                                              ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst3                                                              ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst5                                                              ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst6                                                              ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst7                                                              ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst8                                                              ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst9                                                              ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst3|mux2x1bit:inst                                                               ; work         ;
;          |mux2x8bit:inst|                          ; 9 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst                                                                               ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst1                                                               ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst3                                                               ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst5                                                               ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst6                                                               ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst7                                                               ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst8                                                               ; work         ;
;             |mux2x1bit:inst9|                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst9                                                               ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:AluBSrcSelector|mux2x8bit:inst|mux2x1bit:inst                                                                ; work         ;
;       |mux2x32bit:inst23|                          ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23                                                                                                       ; work         ;
;          |mux2x8bit:inst1|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1                                                                                       ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst1                                                                       ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst3                                                                       ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst5                                                                       ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst6                                                                       ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst7                                                                       ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst8                                                                       ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst9                                                                       ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst1|mux2x1bit:inst                                                                        ; work         ;
;          |mux2x8bit:inst2|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2                                                                                       ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst1                                                                       ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst3                                                                       ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst5                                                                       ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst6                                                                       ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst7                                                                       ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst8                                                                       ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst9                                                                       ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst2|mux2x1bit:inst                                                                        ; work         ;
;          |mux2x8bit:inst3|                         ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3                                                                                       ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst1                                                                       ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst3                                                                       ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst5                                                                       ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst6                                                                       ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst7                                                                       ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst8                                                                       ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst9                                                                       ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst3|mux2x1bit:inst                                                                        ; work         ;
;          |mux2x8bit:inst|                          ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst                                                                                        ; work         ;
;             |mux2x1bit:inst1|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst1                                                                        ; work         ;
;             |mux2x1bit:inst3|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst3                                                                        ; work         ;
;             |mux2x1bit:inst5|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst5                                                                        ; work         ;
;             |mux2x1bit:inst6|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst6                                                                        ; work         ;
;             |mux2x1bit:inst7|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst7                                                                        ; work         ;
;             |mux2x1bit:inst8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst8                                                                        ; work         ;
;             |mux2x1bit:inst9|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst9                                                                        ; work         ;
;             |mux2x1bit:inst|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x32bit:inst23|mux2x8bit:inst|mux2x1bit:inst                                                                         ; work         ;
;       |mux2x5bit:inst5|                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux2x5bit:inst5                                                                                                         ; work         ;
;       |mux4x32bit:inst7|                           ; 81 (81)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux4x32bit:inst7                                                                                                        ; work         ;
;       |mux4x32bit:inst8|                           ; 80 (80)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MotherBoard|PipelineUniProcessor:IntelInside|mux4x32bit:inst8                                                                                                        ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+
; DataRAM:DataRAM1|altsyncram:altsyncram_component|altsyncram_5ca1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 65536        ; 32           ; --           ; --           ; 2097152 ; None         ;
; InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 65536        ; 32           ; --           ; --           ; 2097152 ; IMemPipe.mif ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part4|inst5 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst5|inst                       ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part4|inst4 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst5|inst1                      ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part3|inst  ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst5|inst2                      ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part3|inst1 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst5|inst3                      ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part3|inst2 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst5|inst7                      ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst4 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst5 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst6 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst7 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst3 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst2 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst1 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2|inst4 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2|inst5 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2|inst6 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2|inst7 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2|inst3 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2|inst2 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2|inst1 ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part2|inst  ; Merged with PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2|dffe8bit:diff32Part1|inst ;
; Total Number of Removed Registers = 20                                                                    ;                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1330  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1326  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1088  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 ALUTs      ; 60 ALUTs             ; 0 ALUTs                ; No         ; |MotherBoard|PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst1|inst3            ;
; 16:1               ; 32 bits   ; 320 ALUTs     ; 320 ALUTs            ; 0 ALUTs                ; No         ; |MotherBoard|InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w9_n0_mux_dataout ;
; 31:1               ; 32 bits   ; 640 ALUTs     ; 640 ALUTs            ; 0 ALUTs                ; No         ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w12_n0_mux_dataout         ;
; 31:1               ; 32 bits   ; 640 ALUTs     ; 640 ALUTs            ; 0 ALUTs                ; No         ; |MotherBoard|PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w26_n0_mux_dataout         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for DataRAM:DataRAM1|altsyncram:altsyncram_component|altsyncram_5ca1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|lpm_and32bit:inst|LPM_AND:lpm_and_component ;
+------------------------+------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                           ;
+------------------------+------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH              ; 32         ; Signed Integer                                                                                 ;
; LPM_SIZE               ; 2          ; Signed Integer                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                             ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                        ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                        ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                                        ;
+------------------------+------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|lpm_or32bit:inst1|LPM_OR:lpm_or_component ;
+------------------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                         ;
+------------------------+------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH              ; 32         ; Signed Integer                                                                               ;
; LPM_SIZE               ; 2          ; Signed Integer                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                           ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                      ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                                      ;
+------------------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                         ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_qkg ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                                                                             ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                                                                                             ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                                                                                      ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                                                                                      ;
; CBXI_PARAMETER ; lpm_clshift_vjc ; Untyped                                                                                                                             ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                             ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                                                                          ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                                                                          ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                                                                                   ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                                                                                   ;
; CBXI_PARAMETER ; lpm_clshift_euc ; Untyped                                                                                                                          ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_MUX:54 ;
+------------------------+------------+----------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                 ;
+------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 32         ; Untyped                                                              ;
; LPM_SIZE               ; 32         ; Untyped                                                              ;
; LPM_WIDTHS             ; 5          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER         ; mux_2rc    ; Untyped                                                              ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                              ;
+------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_DECODE:37 ;
+------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                    ;
+------------------------+------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 5          ; Untyped                                                                 ;
; LPM_DECODES            ; 32         ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                 ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                 ;
; CBXI_PARAMETER         ; decode_ktf ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                          ;
+------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_MUX:55 ;
+------------------------+------------+----------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                 ;
+------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 32         ; Untyped                                                              ;
; LPM_SIZE               ; 32         ; Untyped                                                              ;
; LPM_WIDTHS             ; 5          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER         ; mux_2rc    ; Untyped                                                              ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                              ;
+------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipelineUniProcessor:IntelInside|Comp32:inst9|lpm_compare:lpm_compare_component ;
+------------------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                   ;
+------------------------+------------+----------------------------------------------------------------------------------------+
; lpm_width              ; 32         ; Untyped                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                   ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                                ;
; CBXI_PARAMETER         ; cmpr_sjg   ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                         ;
+------------------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRAM:DataRAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_5ca1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstROM1:InstROM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; IMemPipe.mif         ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_b881      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; DataRAM:DataRAM1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 65536                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; InstROM1:InstROM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 65536                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Dec 01 22:50:31 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor
Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/lpm_ram_dp1.vhd
    Info: Found design unit 1: lpm_ram_dp1-SYN
    Info: Found entity 1: lpm_ram_dp1
Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/DataRAM.vhd
    Info: Found design unit 1: dataram-SYN
    Info: Found entity 1: DataRAM
Info: Found 1 design units, including 1 entities, in source file Comp32.tdf
    Info: Found entity 1: Comp32
Info: Found 1 design units, including 1 entities, in source file ID-EXE-SIGNAL-BUFFER.bdf
    Info: Found entity 1: ID-EXE-SIGNAL-BUFFER
Info: Found 1 design units, including 1 entities, in source file PCDecision.bdf
    Info: Found entity 1: PCDecision
Info: Found 1 design units, including 1 entities, in source file BasicControlUnit.bdf
    Info: Found entity 1: BasicControlUnit
Info: Found 1 design units, including 1 entities, in source file PipelineUniProcessor.bdf
    Info: Found entity 1: PipelineUniProcessor
Info: Found 1 design units, including 1 entities, in source file PC-BUFFER.bdf
    Info: Found entity 1: PC-BUFFER
Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe4bit.bdf
    Info: Found entity 1: dffe4bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe8bit.bdf
    Info: Found entity 1: dffe8bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe32bit.bdf
    Info: Found entity 1: dffe32bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x1bit.bdf
    Info: Found entity 1: mux2x1bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x4bit.bdf
    Info: Found entity 1: mux2x4bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x8bit.bdf
    Info: Found entity 1: mux2x8bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x32bit.bdf
    Info: Found entity 1: mux2x32bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add1bit.bdf
    Info: Found entity 1: add1bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add8bit.bdf
    Info: Found entity 1: add8bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add32bit.bdf
    Info: Found entity 1: add32bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add32bitci.bdf
    Info: Found entity 1: add32bitci
Info: Found 1 design units, including 1 entities, in source file ProcessPC.bdf
    Info: Found entity 1: ProcessPC
Info: Found 1 design units, including 1 entities, in source file INST-FETCHER.bdf
    Info: Found entity 1: INST-FETCHER
Info: Found 1 design units, including 1 entities, in source file IF-ID-INSTPC-BUFFER.bdf
    Info: Found entity 1: IF-ID-INSTPC-BUFFER
Info: Found 1 design units, including 1 entities, in source file IF-ID-INT-BUFFER.bdf
    Info: Found entity 1: IF-ID-INT-BUFFER
Info: Found 1 design units, including 1 entities, in source file InstTranslator.tdf
    Info: Found entity 1: InstTranslator
Info: Found 1 design units, including 1 entities, in source file InstDecoder.tdf
    Info: Found entity 1: InstDecoder
Info: Found 1 design units, including 1 entities, in source file ControlUnit.bdf
    Info: Found entity 1: ControlUnit
Info: Found 1 design units, including 1 entities, in source file HazardControlUnit.tdf
    Info: Found entity 1: HazardControlUnit
Info: Found 1 design units, including 1 entities, in source file CtrlStall.tdf
    Info: Found entity 1: CtrlStall
Info: Found 1 design units, including 1 entities, in source file RegFile32x32.bdf
    Info: Found entity 1: RegFile32x32
Info: Found 1 design units, including 1 entities, in source file ForwardControlUnit.tdf
    Info: Found entity 1: ForwardControlUnit
Info: Found 1 design units, including 1 entities, in source file InstDisassembly.tdf
    Info: Found entity 1: InstDisassembly
Info: Found 1 design units, including 1 entities, in source file SignExt.tdf
    Info: Found entity 1: SignExt
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x5bit.tdf
    Info: Found entity 1: mux2x5bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux4x32bit.tdf
    Info: Found entity 1: mux4x32bit
Info: Found 1 design units, including 1 entities, in source file ID-EXE-INSTDATA-BUFFER.bdf
    Info: Found entity 1: ID-EXE-INSTDATA-BUFFER
Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe5bit.bdf
    Info: Found entity 1: dffe5bit
Info: Found 1 design units, including 1 entities, in source file ../MotherBoard/MotherBoard.bdf
    Info: Found entity 1: MotherBoard
Info: Found 1 design units, including 1 entities, in source file ALU.bdf
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_and32bit.vhd
    Info: Found design unit 1: lpm_and32bit-SYN
    Info: Found entity 1: lpm_and32bit
Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_or32bit.vhd
    Info: Found design unit 1: lpm_or32bit-SYN
    Info: Found entity 1: lpm_or32bit
Info: Found 1 design units, including 1 entities, in source file IsZero.tdf
    Info: Found entity 1: IsZero32
Info: Found 2 design units, including 1 entities, in source file ../Modules/add/lpm_add_sub32BIT.vhd
    Info: Found design unit 1: lpm_add_sub32bit-SYN
    Info: Found entity 1: lpm_add_sub32BIT
Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_clLogicalshift32bit.vhd
    Info: Found design unit 1: lpm_cllogicalshift32bit-SYN
    Info: Found entity 1: lpm_clLogicalshift32bit
Info: Found 1 design units, including 1 entities, in source file ../Modules/gates/ALSHIFT.bdf
    Info: Found entity 1: ALSHIFT
Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_clArithshift32bit.vhd
    Info: Found design unit 1: lpm_clarithshift32bit-SYN
    Info: Found entity 1: lpm_clArithshift32bit
Info: Found 1 design units, including 1 entities, in source file EXE-MEM-SIGNAL-BUFFER.bdf
    Info: Found entity 1: EXE-MEM-SIGNAL-BUFFER
Info: Found 1 design units, including 1 entities, in source file EXE-MEM-INSTDATA-BUFFER.bdf
    Info: Found entity 1: EXE-MEM-INSTDATA-BUFFER
Info: Found 1 design units, including 1 entities, in source file MEM-WB-SIGNAL-BUFFER.bdf
    Info: Found entity 1: MEM-WB-SIGNAL-BUFFER
Info: Found 1 design units, including 1 entities, in source file MEM-WB-INSTDATA-BUFFER.bdf
    Info: Found entity 1: MEM-WB-INSTDATA-BUFFER
Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/InstROM1.vhd
    Info: Found design unit 1: instrom1-SYN
    Info: Found entity 1: InstROM1
Info: Elaborating entity "MotherBoard" for the top level hierarchy
Info: Elaborating entity "PipelineUniProcessor" for hierarchy "PipelineUniProcessor:IntelInside"
Info: Elaborating entity "EXE-MEM-SIGNAL-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|EXE-MEM-SIGNAL-BUFFER:inst15"
Info: Elaborating entity "dffe4bit" for hierarchy "PipelineUniProcessor:IntelInside|EXE-MEM-SIGNAL-BUFFER:inst15|dffe4bit:inst"
Info: Elaborating entity "ID-EXE-SIGNAL-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13"
Info: Elaborating entity "dffe8bit" for hierarchy "PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst"
Info: Elaborating entity "ControlUnit" for hierarchy "PipelineUniProcessor:IntelInside|ControlUnit:CU"
Info: Elaborating entity "BasicControlUnit" for hierarchy "PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU"
Info: Elaborating entity "InstTranslator" for hierarchy "PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst"
Info: Elaborating entity "InstDecoder" for hierarchy "PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstDecoder:inst1"
Info: Elaborating entity "HazardControlUnit" for hierarchy "PipelineUniProcessor:IntelInside|ControlUnit:CU|HazardControlUnit:inst1"
Info: Elaborating entity "CtrlStall" for hierarchy "PipelineUniProcessor:IntelInside|ControlUnit:CU|CtrlStall:inst3"
Info: Elaborating entity "ForwardControlUnit" for hierarchy "PipelineUniProcessor:IntelInside|ControlUnit:CU|ForwardControlUnit:inst"
Info: Elaborating entity "ALU" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12"
Info: Elaborating entity "IsZero32" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|IsZero32:inst3"
Info: Elaborating entity "mux4x32bit" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2"
Info: Elaborating entity "lpm_and32bit" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_and32bit:inst"
Info: Elaborating entity "LPM_AND" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_and32bit:inst|LPM_AND:lpm_and_component"
Info: Elaborated megafunction instantiation "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_and32bit:inst|LPM_AND:lpm_and_component"
Info: Instantiated megafunction "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_and32bit:inst|LPM_AND:lpm_and_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_TYPE" = "LPM_AND"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "lpm_or32bit" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_or32bit:inst1"
Info: Elaborating entity "LPM_OR" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_or32bit:inst1|LPM_OR:lpm_or_component"
Info: Elaborated megafunction instantiation "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_or32bit:inst1|LPM_OR:lpm_or_component"
Info: Instantiated megafunction "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_or32bit:inst1|LPM_OR:lpm_or_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_TYPE" = "LPM_OR"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "lpm_add_sub32BIT" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5"
Info: Elaborating entity "lpm_add_sub" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UNUSED"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qkg.tdf
    Info: Found entity 1: add_sub_qkg
Info: Elaborating entity "add_sub_qkg" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|lpm_add_sub32BIT:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_qkg:auto_generated"
Info: Elaborating entity "ALSHIFT" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9"
Info: Elaborating entity "mux2x32bit" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2"
Info: Elaborating entity "mux2x8bit" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1"
Info: Elaborating entity "mux2x1bit" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|mux2x32bit:inst2|mux2x8bit:inst1|mux2x1bit:inst"
Info: Elaborating entity "lpm_clLogicalshift32bit" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8"
Info: Elaborating entity "lpm_clshift" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component"
Info: Elaborated megafunction instantiation "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component"
Info: Instantiated megafunction "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component" with the following parameter:
    Info: Parameter "lpm_shifttype" = "LOGICAL"
    Info: Parameter "lpm_type" = "LPM_CLSHIFT"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthdist" = "5"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf
    Info: Found entity 1: lpm_clshift_vjc
Info: Elaborating entity "lpm_clshift_vjc" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated"
Info: Elaborating entity "lpm_clArithshift32bit" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst"
Info: Elaborating entity "lpm_clshift" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component"
Info: Elaborated megafunction instantiation "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component"
Info: Instantiated megafunction "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component" with the following parameter:
    Info: Parameter "lpm_shifttype" = "ARITHMETIC"
    Info: Parameter "lpm_type" = "LPM_CLSHIFT"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthdist" = "5"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf
    Info: Found entity 1: lpm_clshift_euc
Info: Elaborating entity "lpm_clshift_euc" for hierarchy "PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated"
Info: Elaborating entity "ID-EXE-INSTDATA-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14"
Info: Elaborating entity "dffe5bit" for hierarchy "PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe5bit:inst4"
Info: Elaborating entity "dffe32bit" for hierarchy "PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst2"
Info: Elaborating entity "mux2x5bit" for hierarchy "PipelineUniProcessor:IntelInside|mux2x5bit:inst5"
Info: Elaborating entity "InstDisassembly" for hierarchy "PipelineUniProcessor:IntelInside|InstDisassembly:instDisassembly1"
Info: Elaborating entity "IF-ID-INSTPC-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1"
Info: Elaborating entity "INST-FETCHER" for hierarchy "PipelineUniProcessor:IntelInside|INST-FETCHER:inst6"
Info: Elaborating entity "mux2x4bit" for hierarchy "PipelineUniProcessor:IntelInside|INST-FETCHER:inst6|mux2x4bit:inst7"
Info: Elaborating entity "PC-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER"
Info: Elaborating entity "ProcessPC" for hierarchy "PipelineUniProcessor:IntelInside|ProcessPC:inst4"
Info: Elaborating entity "add32bit" for hierarchy "PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1"
Info: Elaborating entity "add32bitci" for hierarchy "PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst"
Info: Elaborating entity "add8bit" for hierarchy "PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst"
Info: Elaborating entity "add1bit" for hierarchy "PipelineUniProcessor:IntelInside|ProcessPC:inst4|add32bit:inst1|add32bitci:inst|add8bit:Adder8-inst|add1bit:inst7"
Info: Elaborating entity "PCDecision" for hierarchy "PipelineUniProcessor:IntelInside|PCDecision:inst10"
Info: Elaborating entity "SignExt" for hierarchy "PipelineUniProcessor:IntelInside|SignExt:inst3"
Info: Elaborating entity "RegFile32x32" for hierarchy "PipelineUniProcessor:IntelInside|RegFile32x32:Regs"
Info: Elaborating entity "LPM_MUX" for hierarchy "PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_MUX:54"
Info: Elaborated megafunction instantiation "PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_MUX:54"
Info: Instantiated megafunction "PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_MUX:54" with the following parameter:
    Info: Parameter "LPM_SIZE" = "32"
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_WIDTHS" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mux_2rc.tdf
    Info: Found entity 1: mux_2rc
Info: Elaborating entity "mux_2rc" for hierarchy "PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_MUX:54|mux_2rc:auto_generated"
Info: Elaborating entity "LPM_DECODE" for hierarchy "PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_DECODE:37"
Info: Elaborated megafunction instantiation "PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_DECODE:37"
Info: Instantiated megafunction "PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_DECODE:37" with the following parameter:
    Info: Parameter "LPM_DECODES" = "32"
    Info: Parameter "LPM_WIDTH" = "5"
Info: Found 1 design units, including 1 entities, in source file db/decode_ktf.tdf
    Info: Found entity 1: decode_ktf
Info: Elaborating entity "decode_ktf" for hierarchy "PipelineUniProcessor:IntelInside|RegFile32x32:Regs|LPM_DECODE:37|decode_ktf:auto_generated"
Info: Elaborating entity "MEM-WB-SIGNAL-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|MEM-WB-SIGNAL-BUFFER:inst18"
Info: Elaborating entity "MEM-WB-INSTDATA-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|MEM-WB-INSTDATA-BUFFER:inst19"
Info: Elaborating entity "EXE-MEM-INSTDATA-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|EXE-MEM-INSTDATA-BUFFER:inst16"
Info: Elaborating entity "Comp32" for hierarchy "PipelineUniProcessor:IntelInside|Comp32:inst9"
Info: Elaborating entity "lpm_compare" for hierarchy "PipelineUniProcessor:IntelInside|Comp32:inst9|lpm_compare:lpm_compare_component"
Info: Elaborated megafunction instantiation "PipelineUniProcessor:IntelInside|Comp32:inst9|lpm_compare:lpm_compare_component"
Info: Instantiated megafunction "PipelineUniProcessor:IntelInside|Comp32:inst9|lpm_compare:lpm_compare_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COMPARE"
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_sjg.tdf
    Info: Found entity 1: cmpr_sjg
Info: Elaborating entity "cmpr_sjg" for hierarchy "PipelineUniProcessor:IntelInside|Comp32:inst9|lpm_compare:lpm_compare_component|cmpr_sjg:auto_generated"
Info: Elaborating entity "IF-ID-INT-BUFFER" for hierarchy "PipelineUniProcessor:IntelInside|IF-ID-INT-BUFFER:inst2"
Info: Elaborating entity "DataRAM" for hierarchy "DataRAM:DataRAM1"
Info: Elaborating entity "altsyncram" for hierarchy "DataRAM:DataRAM1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DataRAM:DataRAM1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DataRAM:DataRAM1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "65536"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "16"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5ca1.tdf
    Info: Found entity 1: altsyncram_5ca1
Info: Elaborating entity "altsyncram_5ca1" for hierarchy "DataRAM:DataRAM1|altsyncram:altsyncram_component|altsyncram_5ca1:auto_generated"
Info: Elaborating entity "InstROM1" for hierarchy "InstROM1:InstROM1"
Info: Elaborating entity "altsyncram" for hierarchy "InstROM1:InstROM1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "InstROM1:InstROM1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "InstROM1:InstROM1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "IMemPipe.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "65536"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "16"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b881.tdf
    Info: Found entity 1: altsyncram_b881
Info: Elaborating entity "altsyncram_b881" for hierarchy "InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_rqa.tdf
    Info: Found entity 1: decode_rqa
Info: Elaborating entity "decode_rqa" for hierarchy "InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|decode_rqa:deep_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_omb.tdf
    Info: Found entity 1: mux_omb
Info: Elaborating entity "mux_omb" for hierarchy "InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2"
Info: Implemented 3648 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 129 output pins
    Info: Implemented 2972 logic cells
    Info: Implemented 544 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Tue Dec 01 22:51:44 2009
    Info: Elapsed time: 00:01:13
    Info: Total CPU time (on all processors): 00:01:11


