Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: topleveltuner.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topleveltuner.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topleveltuner"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : topleveltuner
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/8_18AM/controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/8_18AM/SerialRX.vhd" in Library work.
Architecture behavioral of Entity serialrx is up to date.
Compiling vhdl file "C:/8_18AM/fSCLK_GEN.vhd" in Library work.
Architecture behavioral of Entity fsclk_gen is up to date.
Compiling vhdl file "C:/8_18AM/freqcalc.vhd" in Library work.
Architecture behavioral of Entity freqcalc is up to date.
Compiling vhdl file "C:/8_18AM/comparator.vhd" in Library work.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "C:/8_18AM/s_rate_GEN.vhd" in Library work.
Architecture behavioral of Entity s_rate_gen is up to date.
Compiling vhdl file "C:/8_18AM/topleveltuner.vhd" in Library work.
Architecture behavioral of Entity topleveltuner is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <topleveltuner> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SerialRX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fSCLK_GEN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <freqcalc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <comparator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s_rate_GEN> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <topleveltuner> in library <work> (Architecture <behavioral>).
Entity <topleveltuner> analyzed. Unit <topleveltuner> generated.

Analyzing Entity <controller> in library <work> (Architecture <behavioral>).
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <SerialRX> in library <work> (Architecture <behavioral>).
Entity <SerialRX> analyzed. Unit <SerialRX> generated.

Analyzing Entity <fSCLK_GEN> in library <work> (Architecture <behavioral>).
Entity <fSCLK_GEN> analyzed. Unit <fSCLK_GEN> generated.

Analyzing Entity <freqcalc> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <BigCount> in unit <freqcalc> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <freqcalc> analyzed. Unit <freqcalc> generated.

Analyzing Entity <comparator> in library <work> (Architecture <behavioral>).
Entity <comparator> analyzed. Unit <comparator> generated.

Analyzing Entity <s_rate_GEN> in library <work> (Architecture <behavioral>).
Entity <s_rate_GEN> analyzed. Unit <s_rate_GEN> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <BigCount_TC> in unit <freqcalc> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <controller>.
    Related source file is "C:/8_18AM/controller.vhd".
WARNING:Xst:1305 - Output <note7seg> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <acc7seg> is never assigned. Tied to value 0000000.
WARNING:Xst:646 - Signal <lastamp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | hold                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit comparator greater for signal <PS$cmp_gt0000> created at line 138.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Comparator(s).
Unit <controller> synthesized.


Synthesizing Unit <SerialRX>.
    Related source file is "C:/8_18AM/SerialRX.vhd".
WARNING:Xst:646 - Signal <shreg<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | fSCLK                     (rising_edge)        |
    | Power Up State     | off                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit up counter for signal <fSCLK_count>.
    Found 12-bit register for signal <preg>.
    Found 1-bit register for signal <SB_STOPBIT>.
    Found 4-bit up counter for signal <shift_count>.
    Found 16-bit register for signal <shreg>.
    Found 1-bit register for signal <SyncReg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  30 D-type flip-flop(s).
Unit <SerialRX> synthesized.


Synthesizing Unit <fSCLK_GEN>.
    Related source file is "C:/8_18AM/fSCLK_GEN.vhd".
    Found 1-bit register for signal <fSCLK_sig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fSCLK_GEN> synthesized.


Synthesizing Unit <freqcalc>.
    Related source file is "C:/8_18AM/freqcalc.vhd".
WARNING:Xst:646 - Signal <TEMP<51:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BC_CLR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <NOSIGNAL>.
    Found 48x6-bit multiplier for signal <PULSE_PER>.
    Found 48-bit up counter for signal <CurrCount>.
    Found 48-bit register for signal <NumTicks>.
    Found 48-bit subtractor for signal <NumTicks$addsub0000> created at line 92.
    Found 48-bit comparator greater for signal <NumTicks$cmp_gt0000> created at line 93.
    Found 48-bit comparator less for signal <NumTicks$cmp_lt0000> created at line 89.
    Found 48-bit 4-to-1 multiplexer for signal <NumTicks$mux0003>.
    Found 48-bit register for signal <PrevCount>.
    Found 52-bit register for signal <TEMP>.
    Found 52-bit adder for signal <TEMP$add0000> created at line 96.
    Found 52-bit adder for signal <TEMP$addsub0000> created at line 96.
    Found 48-bit comparator lessequal for signal <TEMP$cmp_le0000> created at line 93.
    Summary:
	inferred   1 Counter(s).
	inferred 149 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <freqcalc> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "C:/8_18AM/comparator.vhd".
    Found 8-bit register for signal <LEDs>.
    Found 54-bit comparator less for signal <LEDs$cmp_lt0000> created at line 105.
    Found 54-bit comparator less for signal <LEDs$cmp_lt0001> created at line 109.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <comparator> synthesized.


Synthesizing Unit <s_rate_GEN>.
    Related source file is "C:/8_18AM/s_rate_GEN.vhd".
    Found 1-bit register for signal <starttick>.
    Found 8-bit up counter for signal <srcount>.
    Found 8-bit comparator greatequal for signal <srcount$cmp_ge0000> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <s_rate_GEN> synthesized.


Synthesizing Unit <topleveltuner>.
    Related source file is "C:/8_18AM/topleveltuner.vhd".
Unit <topleveltuner> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 48x6-bit multiplier                                   : 1
# Adders/Subtractors                                   : 3
 48-bit subtractor                                     : 1
 52-bit adder                                          : 2
# Counters                                             : 3
 4-bit up counter                                      : 1
 48-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 5
 12-bit register                                       : 1
 16-bit register                                       : 1
 48-bit register                                       : 2
 52-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 7
 12-bit comparator greater                             : 1
 48-bit comparator greater                             : 1
 48-bit comparator less                                : 1
 48-bit comparator lessequal                           : 1
 54-bit comparator less                                : 2
 8-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 48-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <serialreciever/curr_state/FSM> on signal <curr_state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 off    | 00
 shift  | 01
 output | 10
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <control/PS/FSM> on signal <PS[1:3]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 hold            | 000
 init_samp_start | 001
 init_rx_wait    | 010
 h_samp_wait     | 100
 l_samp_wait     | 101
 h_rx_wait       | 110
 l_rx_wait       | 111
 no_signal       | 011
-----------------------------
INFO:Xst:2261 - The FF/Latch <LEDs_2> in Unit <compare> is equivalent to the following 3 FFs/Latches, which will be removed : <LEDs_3> <LEDs_4> <LEDs_5> 
INFO:Xst:2261 - The FF/Latch <LEDs_6> in Unit <compare> is equivalent to the following FF/Latch, which will be removed : <LEDs_7> 
INFO:Xst:2261 - The FF/Latch <LEDs_0> in Unit <compare> is equivalent to the following FF/Latch, which will be removed : <LEDs_1> 
WARNING:Xst:2677 - Node <shreg_12> of sequential type is unconnected in block <serialreciever>.
WARNING:Xst:2677 - Node <shreg_13> of sequential type is unconnected in block <serialreciever>.
WARNING:Xst:2677 - Node <shreg_14> of sequential type is unconnected in block <serialreciever>.
WARNING:Xst:2677 - Node <shreg_15> of sequential type is unconnected in block <serialreciever>.
WARNING:Xst:2677 - Node <TEMP_48> of sequential type is unconnected in block <calcfreq>.
WARNING:Xst:2677 - Node <TEMP_49> of sequential type is unconnected in block <calcfreq>.
WARNING:Xst:2677 - Node <TEMP_50> of sequential type is unconnected in block <calcfreq>.
WARNING:Xst:2677 - Node <TEMP_51> of sequential type is unconnected in block <calcfreq>.

Synthesizing (advanced) Unit <freqcalc>.
	Found pipelined multiplier on signal <PULSE_PER>:
		- 1 pipeline level(s) found in a register on signal <NumTicks>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_PULSE_PER by adding 3 register level(s).
Unit <freqcalc> synthesized (advanced).
WARNING:Xst:2677 - Node <shreg_12> of sequential type is unconnected in block <SerialRX>.
WARNING:Xst:2677 - Node <shreg_13> of sequential type is unconnected in block <SerialRX>.
WARNING:Xst:2677 - Node <shreg_14> of sequential type is unconnected in block <SerialRX>.
WARNING:Xst:2677 - Node <shreg_15> of sequential type is unconnected in block <SerialRX>.
WARNING:Xst:2677 - Node <TEMP_48> of sequential type is unconnected in block <freqcalc>.
WARNING:Xst:2677 - Node <TEMP_49> of sequential type is unconnected in block <freqcalc>.
WARNING:Xst:2677 - Node <TEMP_50> of sequential type is unconnected in block <freqcalc>.
WARNING:Xst:2677 - Node <TEMP_51> of sequential type is unconnected in block <freqcalc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Multipliers                                          : 1
 48x6-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 3
 48-bit subtractor                                     : 1
 52-bit adder                                          : 2
# Counters                                             : 3
 4-bit up counter                                      : 1
 48-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 133
 Flip-Flops                                            : 133
# Comparators                                          : 7
 12-bit comparator greater                             : 1
 48-bit comparator greater                             : 1
 48-bit comparator less                                : 1
 48-bit comparator lessequal                           : 1
 54-bit comparator less                                : 2
 8-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 48-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <LEDs_2> in Unit <comparator> is equivalent to the following 3 FFs/Latches, which will be removed : <LEDs_3> <LEDs_4> <LEDs_5> 
INFO:Xst:2261 - The FF/Latch <LEDs_6> in Unit <comparator> is equivalent to the following FF/Latch, which will be removed : <LEDs_7> 
INFO:Xst:2261 - The FF/Latch <LEDs_0> in Unit <comparator> is equivalent to the following FF/Latch, which will be removed : <LEDs_1> 

Optimizing unit <topleveltuner> ...

Optimizing unit <controller> ...

Optimizing unit <SerialRX> ...

Optimizing unit <freqcalc> ...

Optimizing unit <comparator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topleveltuner, actual ratio is 29.
FlipFlop compare/LEDs_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop compare/LEDs_2 has been replicated 3 time(s) to handle iob=true attribute.
FlipFlop compare/LEDs_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 198
 Flip-Flops                                            : 198

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : topleveltuner.ngr
Top Level Output File Name         : topleveltuner
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 1102
#      GND                         : 1
#      INV                         : 52
#      LUT1                        : 68
#      LUT2                        : 209
#      LUT3                        : 17
#      LUT4                        : 160
#      LUT4_L                      : 1
#      MULT_AND                    : 45
#      MUXCY                       : 347
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 195
# FlipFlops/Latches                : 198
#      FD                          : 100
#      FDE                         : 64
#      FDR                         : 13
#      FDRE                        : 12
#      FDRS                        : 8
#      FDS                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 8
#      OBUF                        : 24
# MULTs                            : 3
#      MULT18X18SIO                : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      241  out of    960    25%  
 Number of Slice Flip Flops:            190  out of   1920     9%  
 Number of 4 input LUTs:                507  out of   1920    26%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of     83    39%  
    IOB Flip Flops:                       8
 Number of MULT18X18SIOs:                 3  out of      4    75%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+--------------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                      | Load  |
-------------------------------------+--------------------------------------------+-------+
CLK                                  | BUFGP                                      | 69    |
serialclk/fSCLK_sig1                 | BUFG                                       | 32    |
freq_pulse_sig1(control/freq_pulse:O)| BUFG(*)(calcfreq/Mmult_PULSE_PER_submult_1)| 100   |
-------------------------------------+--------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.387ns (Maximum Frequency: 106.526MHz)
   Minimum input arrival time before clock: 12.157ns
   Maximum output required time after clock: 6.798ns
   Maximum combinational path delay: 6.984ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.409ns (frequency: 156.031MHz)
  Total number of paths / destination ports: 1303 / 70
-------------------------------------------------------------------------
Delay:               6.409ns (Levels of Logic = 48)
  Source:            calcfreq/CurrCount_1 (FF)
  Destination:       calcfreq/CurrCount_47 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: calcfreq/CurrCount_1 to calcfreq/CurrCount_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.883  calcfreq/CurrCount_1 (calcfreq/CurrCount_1)
     LUT1:I0->O            1   0.704   0.000  calcfreq/Mcount_CurrCount_cy<1>_rt (calcfreq/Mcount_CurrCount_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  calcfreq/Mcount_CurrCount_cy<1> (calcfreq/Mcount_CurrCount_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<2> (calcfreq/Mcount_CurrCount_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<3> (calcfreq/Mcount_CurrCount_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<4> (calcfreq/Mcount_CurrCount_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<5> (calcfreq/Mcount_CurrCount_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<6> (calcfreq/Mcount_CurrCount_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<7> (calcfreq/Mcount_CurrCount_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<8> (calcfreq/Mcount_CurrCount_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<9> (calcfreq/Mcount_CurrCount_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<10> (calcfreq/Mcount_CurrCount_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<11> (calcfreq/Mcount_CurrCount_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<12> (calcfreq/Mcount_CurrCount_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<13> (calcfreq/Mcount_CurrCount_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<14> (calcfreq/Mcount_CurrCount_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<15> (calcfreq/Mcount_CurrCount_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<16> (calcfreq/Mcount_CurrCount_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<17> (calcfreq/Mcount_CurrCount_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<18> (calcfreq/Mcount_CurrCount_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<19> (calcfreq/Mcount_CurrCount_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<20> (calcfreq/Mcount_CurrCount_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<21> (calcfreq/Mcount_CurrCount_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<22> (calcfreq/Mcount_CurrCount_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<23> (calcfreq/Mcount_CurrCount_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<24> (calcfreq/Mcount_CurrCount_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<25> (calcfreq/Mcount_CurrCount_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<26> (calcfreq/Mcount_CurrCount_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<27> (calcfreq/Mcount_CurrCount_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<28> (calcfreq/Mcount_CurrCount_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<29> (calcfreq/Mcount_CurrCount_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<30> (calcfreq/Mcount_CurrCount_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<31> (calcfreq/Mcount_CurrCount_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<32> (calcfreq/Mcount_CurrCount_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<33> (calcfreq/Mcount_CurrCount_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<34> (calcfreq/Mcount_CurrCount_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<35> (calcfreq/Mcount_CurrCount_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<36> (calcfreq/Mcount_CurrCount_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<37> (calcfreq/Mcount_CurrCount_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<38> (calcfreq/Mcount_CurrCount_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<39> (calcfreq/Mcount_CurrCount_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<40> (calcfreq/Mcount_CurrCount_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<41> (calcfreq/Mcount_CurrCount_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<42> (calcfreq/Mcount_CurrCount_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<43> (calcfreq/Mcount_CurrCount_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<44> (calcfreq/Mcount_CurrCount_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcount_CurrCount_cy<45> (calcfreq/Mcount_CurrCount_cy<45>)
     MUXCY:CI->O           0   0.059   0.000  calcfreq/Mcount_CurrCount_cy<46> (calcfreq/Mcount_CurrCount_cy<46>)
     XORCY:CI->O           1   0.804   0.000  calcfreq/Mcount_CurrCount_xor<47> (calcfreq/Result<47>)
     FD:D                      0.308          calcfreq/CurrCount_47
    ----------------------------------------
    Total                      6.409ns (5.526ns logic, 0.883ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'serialclk/fSCLK_sig1'
  Clock period: 6.544ns (frequency: 152.812MHz)
  Total number of paths / destination ports: 155 / 72
-------------------------------------------------------------------------
Delay:               6.544ns (Levels of Logic = 4)
  Source:            serialreciever/curr_state_FSM_FFd1 (FF)
  Destination:       serialreciever/SB_STOPBIT (FF)
  Source Clock:      serialclk/fSCLK_sig1 rising
  Destination Clock: serialclk/fSCLK_sig1 rising

  Data Path: serialreciever/curr_state_FSM_FFd1 to serialreciever/SB_STOPBIT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.591   1.277  serialreciever/curr_state_FSM_FFd1 (serialreciever/curr_state_FSM_FFd1)
     LUT4:I0->O            1   0.704   0.000  control/cCS_G (N25)
     MUXF5:I1->O           5   0.321   0.808  control/cCS (CS_OBUF)
     LUT4_L:I0->LO         1   0.704   0.104  serialreciever/SB_STOPBIT_or0000_SW0 (N7)
     LUT4:I3->O            1   0.704   0.420  serialreciever/SB_STOPBIT_or0000 (serialreciever/SB_STOPBIT_not0001_inv)
     FDR:R                     0.911          serialreciever/SB_STOPBIT
    ----------------------------------------
    Total                      6.544ns (3.935ns logic, 2.609ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_pulse_sig1'
  Clock period: 9.387ns (frequency: 106.526MHz)
  Total number of paths / destination ports: 13876 / 145
-------------------------------------------------------------------------
Delay:               9.387ns (Levels of Logic = 50)
  Source:            calcfreq/PrevCount_0 (FF)
  Destination:       calcfreq/TEMP_31 (FF)
  Source Clock:      freq_pulse_sig1 rising
  Destination Clock: freq_pulse_sig1 rising

  Data Path: calcfreq/PrevCount_0 to calcfreq/TEMP_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.666  calcfreq/PrevCount_0 (calcfreq/PrevCount_0)
     LUT2:I1->O            1   0.704   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_lut<0> (calcfreq/Mcompar_NumTicks_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<0> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<1> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<2> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<3> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<4> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<5> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<6> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<7> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<8> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<9> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<10> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<11> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<12> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<13> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<14> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<15> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<16> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<17> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<18> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<19> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<20> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<21> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<22> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<23> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<24> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<25> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<26> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<27> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<28> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<29> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<30> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<31> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<32> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<33> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<34> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<35> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<36> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<37> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<38> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<39> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<40> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<41> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<42> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<43> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<43>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<44> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<44>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<45> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<45>)
     MUXCY:CI->O           1   0.059   0.000  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<46> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<46>)
     MUXCY:CI->O          51   0.459   1.268  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<47> (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<47>)
     INV:I->O             32   0.704   1.262  calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<47>_inv_1_INV_0 (calcfreq/Mcompar_NumTicks_cmp_gt0000_cy<47>_inv)
     FDE:CE                    0.555          calcfreq/TEMP_0
    ----------------------------------------
    Total                      9.387ns (6.191ns logic, 3.196ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 5048 / 19
-------------------------------------------------------------------------
Offset:              12.157ns (Levels of Logic = 35)
  Source:            stringsel<5> (PAD)
  Destination:       compare/LEDs_0 (FF)
  Destination Clock: CLK rising

  Data Path: stringsel<5> to compare/LEDs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  stringsel_5_IBUF (stringsel_5_IBUF)
     LUT3:I0->O            5   0.704   0.637  compare/lower_threshold_cmp_eq000311 (compare/N0)
     LUT4:I3->O           19   0.704   1.260  compare/lower_threshold_cmp_eq00032 (compare/lower_threshold_cmp_eq0003)
     LUT4:I0->O            1   0.704   0.000  compare/upper_threshold<16>1 (compare/upper_threshold<16>1)
     MUXF5:I0->O           2   0.321   0.526  compare/upper_threshold<16>_f5 (compare/upper_threshold<16>)
     LUT2:I1->O            1   0.704   0.000  compare/Mcompar_LEDs_cmp_lt0000_lut<1> (compare/Mcompar_LEDs_cmp_lt0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<1> (compare/Mcompar_LEDs_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<2> (compare/Mcompar_LEDs_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<3> (compare/Mcompar_LEDs_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<4> (compare/Mcompar_LEDs_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<5> (compare/Mcompar_LEDs_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<6> (compare/Mcompar_LEDs_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<7> (compare/Mcompar_LEDs_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<8> (compare/Mcompar_LEDs_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<9> (compare/Mcompar_LEDs_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<10> (compare/Mcompar_LEDs_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<11> (compare/Mcompar_LEDs_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<12> (compare/Mcompar_LEDs_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<13> (compare/Mcompar_LEDs_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<14> (compare/Mcompar_LEDs_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<15> (compare/Mcompar_LEDs_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<16> (compare/Mcompar_LEDs_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<17> (compare/Mcompar_LEDs_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<18> (compare/Mcompar_LEDs_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<19> (compare/Mcompar_LEDs_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<20> (compare/Mcompar_LEDs_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<21> (compare/Mcompar_LEDs_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<22> (compare/Mcompar_LEDs_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<23> (compare/Mcompar_LEDs_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<24> (compare/Mcompar_LEDs_cmp_lt0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<25> (compare/Mcompar_LEDs_cmp_lt0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<26> (compare/Mcompar_LEDs_cmp_lt0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  compare/Mcompar_LEDs_cmp_lt0000_cy<27> (compare/Mcompar_LEDs_cmp_lt0000_cy<27>)
     MUXCY:CI->O           3   0.459   0.531  compare/Mcompar_LEDs_cmp_lt0000_cy<28> (compare/Mcompar_LEDs_cmp_lt0000_cy<28>)
     INV:I->O              2   0.704   0.447  compare/Mcompar_LEDs_cmp_lt0000_cy<28>_inv_INV_0 (compare/lower_threshold<0>1)
     FDRS:D                    0.308          compare/LEDs_0
    ----------------------------------------
    Total                     12.157ns (7.824ns logic, 4.333ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'serialclk/fSCLK_sig1'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              6.730ns (Levels of Logic = 5)
  Source:            tune (PAD)
  Destination:       serialreciever/SB_STOPBIT (FF)
  Destination Clock: serialclk/fSCLK_sig1 rising

  Data Path: tune to serialreciever/SB_STOPBIT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.836  tune_IBUF (tune_IBUF)
     LUT4:I1->O            1   0.704   0.000  control/cCS_F (N24)
     MUXF5:I0->O           5   0.321   0.808  control/cCS (CS_OBUF)
     LUT4_L:I0->LO         1   0.704   0.104  serialreciever/SB_STOPBIT_or0000_SW0 (N7)
     LUT4:I3->O            1   0.704   0.420  serialreciever/SB_STOPBIT_or0000 (serialreciever/SB_STOPBIT_not0001_inv)
     FDR:R                     0.911          serialreciever/SB_STOPBIT
    ----------------------------------------
    Total                      6.730ns (4.562ns logic, 2.168ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 15 / 10
-------------------------------------------------------------------------
Offset:              6.679ns (Levels of Logic = 3)
  Source:            control/PS_FSM_FFd1 (FF)
  Destination:       CS (PAD)
  Source Clock:      CLK rising

  Data Path: control/PS_FSM_FFd1 to CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  control/PS_FSM_FFd1 (control/PS_FSM_FFd1)
     LUT4:I0->O            1   0.704   0.000  control/cCS_F (N24)
     MUXF5:I0->O           5   0.321   0.633  control/cCS (CS_OBUF)
     OBUF:I->O                 3.272          CS_OBUF (CS)
    ----------------------------------------
    Total                      6.679ns (4.888ns logic, 1.791ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'serialclk/fSCLK_sig1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.798ns (Levels of Logic = 3)
  Source:            serialreciever/curr_state_FSM_FFd1 (FF)
  Destination:       CS (PAD)
  Source Clock:      serialclk/fSCLK_sig1 rising

  Data Path: serialreciever/curr_state_FSM_FFd1 to CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.591   1.277  serialreciever/curr_state_FSM_FFd1 (serialreciever/curr_state_FSM_FFd1)
     LUT4:I0->O            1   0.704   0.000  control/cCS_G (N25)
     MUXF5:I1->O           5   0.321   0.633  control/cCS (CS_OBUF)
     OBUF:I->O                 3.272          CS_OBUF (CS)
    ----------------------------------------
    Total                      6.798ns (4.888ns logic, 1.910ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq_pulse_sig1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.508ns (Levels of Logic = 3)
  Source:            calcfreq/NOSIGNAL (FF)
  Destination:       CS (PAD)
  Source Clock:      freq_pulse_sig1 rising

  Data Path: calcfreq/NOSIGNAL to CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   0.987  calcfreq/NOSIGNAL (calcfreq/NOSIGNAL)
     LUT4:I3->O            1   0.704   0.000  control/cCS_G (N25)
     MUXF5:I1->O           5   0.321   0.633  control/cCS (CS_OBUF)
     OBUF:I->O                 3.272          CS_OBUF (CS)
    ----------------------------------------
    Total                      6.508ns (4.888ns logic, 1.620ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.984ns (Levels of Logic = 4)
  Source:            tune (PAD)
  Destination:       CS (PAD)

  Data Path: tune to CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.836  tune_IBUF (tune_IBUF)
     LUT4:I1->O            1   0.704   0.000  control/cCS_F (N24)
     MUXF5:I0->O           5   0.321   0.633  control/cCS (CS_OBUF)
     OBUF:I->O                 3.272          CS_OBUF (CS)
    ----------------------------------------
    Total                      6.984ns (5.515ns logic, 1.469ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.42 secs
 
--> 

Total memory usage is 283740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    9 (   0 filtered)

