// Seed: 1586302918
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  assign id_2 = id_3;
  assign id_2 = 1;
  logic id_5;
  assign id_2 = id_2;
endmodule
