// Seed: 3050915403
module module_0;
  assign id_1 = id_1 - id_1;
  wire id_3 = (1);
  genvar id_4;
  module_2();
  integer id_5;
  assign id_2 = id_3;
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output wand  id_2,
    input  wire  id_3
);
  assign id_2 = 1;
  module_0();
endmodule
module module_2;
  assign id_1 = "";
  wire id_2;
  id_4(
      id_3, 1
  );
  wire id_5;
  wire id_6, id_7;
  initial begin
    id_5 = id_6;
  end
endmodule
