{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520818912898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520818912905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 18:41:52 2018 " "Processing started: Sun Mar 11 18:41:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520818912905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818912905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818912905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520818913698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520818913698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segger7.sv 1 1 " "Found 1 design units, including 1 entities, in source file segger7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segger7 " "Found entity 1: segger7" {  } { { "segger7.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/segger7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task4.sv(47) " "Verilog HDL information at task4.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1520818927649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key task4.sv(1) " "Verilog HDL Declaration information at task4.sv(1): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520818927649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex_0 HEX_0 task4.sv(26) " "Verilog HDL Declaration information at task4.sv(26): object \"hex_0\" differs only in case from object \"HEX_0\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520818927649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex_1 HEX_1 task4.sv(27) " "Verilog HDL Declaration information at task4.sv(27): object \"hex_1\" differs only in case from object \"HEX_1\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520818927649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex_2 HEX_2 task4.sv(28) " "Verilog HDL Declaration information at task4.sv(28): object \"hex_2\" differs only in case from object \"HEX_2\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520818927659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex_3 HEX_3 task4.sv(29) " "Verilog HDL Declaration information at task4.sv(29): object \"hex_3\" differs only in case from object \"HEX_3\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520818927659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex_4 HEX_4 task4.sv(30) " "Verilog HDL Declaration information at task4.sv(30): object \"hex_4\" differs only in case from object \"HEX_4\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520818927659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex_5 HEX_5 task4.sv(31) " "Verilog HDL Declaration information at task4.sv(31): object \"hex_5\" differs only in case from object \"HEX_5\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520818927659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crack.sv 1 1 " "Found 1 design units, including 1 entities, in source file crack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crack " "Found entity 1: crack" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task3/pt_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task3/pt_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pt_mem " "Found entity 1: pt_mem" {  } { { "../task3/pt_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/pt_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927669 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prga.sv(37) " "Verilog HDL information at prga.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1520818927669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task3/prga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task3/prga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prga " "Found entity 1: prga" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task3/ct_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task3/ct_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mem " "Found entity 1: ct_mem" {  } { { "../task3/ct_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/ct_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task3/arc4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task3/arc4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arc4 " "Found entity 1: arc4" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key task2.sv(1) " "Verilog HDL Declaration information at task2.sv(1): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "../task2/task2.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/task2.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520818927689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task2/task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task2/task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "../task2/task2.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/task2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927689 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ksa.sv(27) " "Verilog HDL information at ksa.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1520818927689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task2/ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task2/ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task1/task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task1/task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "../task1/task1.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task1/s_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task1/s_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_mem " "Found entity 1: s_mem" {  } { { "../task1/s_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927699 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init.sv(19) " "Verilog HDL information at init.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1520818927699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wongb/documents/github/cpen311/lab-4-basilwong/task1/init.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/wongb/documents/github/cpen311/lab-4-basilwong/task1/init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818927709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818927709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520818927779 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(4) " "Output port \"LEDR\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1520818927779 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mem ct_mem:ct " "Elaborating entity \"ct_mem\" for hierarchy \"ct_mem:ct\"" {  } { { "task4.sv" "ct" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818927819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ct_mem:ct\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\"" {  } { { "../task3/ct_mem.v" "altsyncram_component" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/ct_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818927969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mem:ct\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ct_mem:ct\|altsyncram:altsyncram_component\"" {  } { { "../task3/ct_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/ct_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818928009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mem:ct\|altsyncram:altsyncram_component " "Instantiated megafunction \"ct_mem:ct\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/test2.mif " "Parameter \"init_file\" = \"C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/test2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928009 ""}  } { { "../task3/ct_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/ct_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520818928009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rap1 " "Found entity 1: altsyncram_rap1" {  } { { "db/altsyncram_rap1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_rap1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818928069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818928069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rap1 ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated " "Elaborating entity \"altsyncram_rap1\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818928069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_guq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_guq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_guq2 " "Found entity 1: altsyncram_guq2" {  } { { "db/altsyncram_guq2.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_guq2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818928139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818928139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_guq2 ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|altsyncram_guq2:altsyncram1 " "Elaborating entity \"altsyncram_guq2\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|altsyncram_guq2:altsyncram1\"" {  } { { "db/altsyncram_rap1.tdf" "altsyncram1" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_rap1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818928149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_rap1.tdf" "mgl_prim2" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_rap1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818928929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_rap1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_rap1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818928979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129578496 " "Parameter \"NODE_NAME\" = \"1129578496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818928979 ""}  } { { "db/altsyncram_rap1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_rap1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520818928979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_rap1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crack crack:crk " "Elaborating entity \"crack\" for hierarchy \"crack:crk\"" {  } { { "task4.sv" "crk" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 crack.sv(140) " "Verilog HDL assignment warning at crack.sv(140): truncated value with size 32 to match size of target (8)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 "|task4|crack:crk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 crack.sv(160) " "Verilog HDL assignment warning at crack.sv(160): truncated value with size 32 to match size of target (24)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 "|task4|crack:crk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index crack.sv(51) " "Verilog HDL Always Construct warning at crack.sv(51): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 "|task4|crack:crk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word crack.sv(51) " "Verilog HDL Always Construct warning at crack.sv(51): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 "|task4|crack:crk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key crack.sv(51) " "Verilog HDL Always Construct warning at crack.sv(51): inferring latch(es) for variable \"key\", which holds its previous value in one or more paths through the always construct" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 "|task4|crack:crk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "message_length crack.sv(51) " "Verilog HDL Always Construct warning at crack.sv(51): inferring latch(es) for variable \"message_length\", which holds its previous value in one or more paths through the always construct" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 "|task4|crack:crk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdy crack.sv(51) " "Verilog HDL Always Construct warning at crack.sv(51): inferring latch(es) for variable \"rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 "|task4|crack:crk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_valid crack.sv(51) " "Verilog HDL Always Construct warning at crack.sv(51): inferring latch(es) for variable \"key_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818929589 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_valid crack.sv(51) " "Inferred latch for \"key_valid\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdy crack.sv(51) " "Inferred latch for \"rdy\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[0\] crack.sv(51) " "Inferred latch for \"message_length\[0\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[1\] crack.sv(51) " "Inferred latch for \"message_length\[1\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[2\] crack.sv(51) " "Inferred latch for \"message_length\[2\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[3\] crack.sv(51) " "Inferred latch for \"message_length\[3\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[4\] crack.sv(51) " "Inferred latch for \"message_length\[4\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[5\] crack.sv(51) " "Inferred latch for \"message_length\[5\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[6\] crack.sv(51) " "Inferred latch for \"message_length\[6\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[7\] crack.sv(51) " "Inferred latch for \"message_length\[7\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[0\] crack.sv(51) " "Inferred latch for \"key\[0\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[1\] crack.sv(51) " "Inferred latch for \"key\[1\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[2\] crack.sv(51) " "Inferred latch for \"key\[2\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[3\] crack.sv(51) " "Inferred latch for \"key\[3\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[4\] crack.sv(51) " "Inferred latch for \"key\[4\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[5\] crack.sv(51) " "Inferred latch for \"key\[5\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[6\] crack.sv(51) " "Inferred latch for \"key\[6\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[7\] crack.sv(51) " "Inferred latch for \"key\[7\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[8\] crack.sv(51) " "Inferred latch for \"key\[8\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[9\] crack.sv(51) " "Inferred latch for \"key\[9\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[10\] crack.sv(51) " "Inferred latch for \"key\[10\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[11\] crack.sv(51) " "Inferred latch for \"key\[11\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[12\] crack.sv(51) " "Inferred latch for \"key\[12\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[13\] crack.sv(51) " "Inferred latch for \"key\[13\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[14\] crack.sv(51) " "Inferred latch for \"key\[14\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[15\] crack.sv(51) " "Inferred latch for \"key\[15\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[16\] crack.sv(51) " "Inferred latch for \"key\[16\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[17\] crack.sv(51) " "Inferred latch for \"key\[17\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[18\] crack.sv(51) " "Inferred latch for \"key\[18\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[19\] crack.sv(51) " "Inferred latch for \"key\[19\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[20\] crack.sv(51) " "Inferred latch for \"key\[20\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[21\] crack.sv(51) " "Inferred latch for \"key\[21\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[22\] crack.sv(51) " "Inferred latch for \"key\[22\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key\[23\] crack.sv(51) " "Inferred latch for \"key\[23\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] crack.sv(51) " "Inferred latch for \"word\[0\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] crack.sv(51) " "Inferred latch for \"word\[1\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] crack.sv(51) " "Inferred latch for \"word\[2\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] crack.sv(51) " "Inferred latch for \"word\[3\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] crack.sv(51) " "Inferred latch for \"word\[4\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] crack.sv(51) " "Inferred latch for \"word\[5\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] crack.sv(51) " "Inferred latch for \"word\[6\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] crack.sv(51) " "Inferred latch for \"word\[7\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[0\] crack.sv(51) " "Inferred latch for \"index\[0\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[1\] crack.sv(51) " "Inferred latch for \"index\[1\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[2\] crack.sv(51) " "Inferred latch for \"index\[2\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[3\] crack.sv(51) " "Inferred latch for \"index\[3\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[4\] crack.sv(51) " "Inferred latch for \"index\[4\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[5\] crack.sv(51) " "Inferred latch for \"index\[5\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[6\] crack.sv(51) " "Inferred latch for \"index\[6\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[7\] crack.sv(51) " "Inferred latch for \"index\[7\]\" at crack.sv(51)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Done_Non_Valid_key crack.sv(54) " "Inferred latch for \"state.Done_Non_Valid_key\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Done_Valid_key crack.sv(54) " "Inferred latch for \"state.Done_Valid_key\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Update_key crack.sv(54) " "Inferred latch for \"state.Update_key\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Check_Word crack.sv(54) " "Inferred latch for \"state.Check_Word\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Get_word crack.sv(54) " "Inferred latch for \"state.Get_word\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Request_word crack.sv(54) " "Inferred latch for \"state.Request_word\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Get_message_length crack.sv(54) " "Inferred latch for \"state.Get_message_length\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Request_message_legnth crack.sv(54) " "Inferred latch for \"state.Request_message_legnth\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Run_Arc4 crack.sv(54) " "Inferred latch for \"state.Run_Arc4\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Deassert_en crack.sv(54) " "Inferred latch for \"state.Deassert_en\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Wait_for_arc4_rdy crack.sv(54) " "Inferred latch for \"state.Wait_for_arc4_rdy\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Waiting_for_en crack.sv(54) " "Inferred latch for \"state.Waiting_for_en\" at crack.sv(54)" {  } { { "crack.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929599 "|task4|crack:crk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pt_mem crack:crk\|pt_mem:s " "Elaborating entity \"pt_mem\" for hierarchy \"crack:crk\|pt_mem:s\"" {  } { { "crack.sv" "s" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crack:crk\|pt_mem:s\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\"" {  } { { "../task3/pt_mem.v" "altsyncram_component" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/pt_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:crk\|pt_mem:s\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\"" {  } { { "../task3/pt_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/pt_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:crk\|pt_mem:s\|altsyncram:altsyncram_component " "Instantiated megafunction \"crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929679 ""}  } { { "../task3/pt_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/pt_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520818929679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3q1 " "Found entity 1: altsyncram_a3q1" {  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_a3q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818929739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3q1 crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated " "Elaborating entity \"altsyncram_a3q1\" for hierarchy \"crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fg2 " "Found entity 1: altsyncram_4fg2" {  } { { "db/altsyncram_4fg2.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_4fg2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818929809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fg2 crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|altsyncram_4fg2:altsyncram1 " "Elaborating entity \"altsyncram_4fg2\" for hierarchy \"crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|altsyncram_4fg2:altsyncram1\"" {  } { { "db/altsyncram_a3q1.tdf" "altsyncram1" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_a3q1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a3q1.tdf" "mgl_prim2" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"crack:crk\|pt_mem:s\|altsyncram:altsyncram_component\|altsyncram_a3q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347682304 " "Parameter \"NODE_NAME\" = \"1347682304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929879 ""}  } { { "db/altsyncram_a3q1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_a3q1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520818929879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arc4 crack:crk\|arc4:a4 " "Elaborating entity \"arc4\" for hierarchy \"crack:crk\|arc4:a4\"" {  } { { "crack.sv" "a4" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/crack.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929889 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdy arc4.sv(73) " "Verilog HDL Always Construct warning at arc4.sv(73): inferring latch(es) for variable \"rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818929889 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdy arc4.sv(73) " "Inferred latch for \"rdy\" at arc4.sv(73)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Done arc4.sv(75) " "Inferred latch for \"state.Done\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Prgaing arc4.sv(75) " "Inferred latch for \"state.Prgaing\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Deassert_en_prga arc4.sv(75) " "Inferred latch for \"state.Deassert_en_prga\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Prga_Wait_For_Rdy arc4.sv(75) " "Inferred latch for \"state.Prga_Wait_For_Rdy\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Ksaing arc4.sv(75) " "Inferred latch for \"state.Ksaing\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Deassert_en_ksa arc4.sv(75) " "Inferred latch for \"state.Deassert_en_ksa\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Ksa_Wait_For_Ready arc4.sv(75) " "Inferred latch for \"state.Ksa_Wait_For_Ready\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Done_Initializing arc4.sv(75) " "Inferred latch for \"state.Done_Initializing\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Initializing arc4.sv(75) " "Inferred latch for \"state.Initializing\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Deassert_en_init arc4.sv(75) " "Inferred latch for \"state.Deassert_en_init\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Init_Wait_For_Rdy arc4.sv(75) " "Inferred latch for \"state.Init_Wait_For_Rdy\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Waiting_For_Reset arc4.sv(75) " "Inferred latch for \"state.Waiting_For_Reset\" at arc4.sv(75)" {  } { { "../task3/arc4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818929899 "|task4|crack:crk|arc4:a4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_mem crack:crk\|arc4:a4\|s_mem:s " "Elaborating entity \"s_mem\" for hierarchy \"crack:crk\|arc4:a4\|s_mem:s\"" {  } { { "../task3/arc4.sv" "s" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\"" {  } { { "../task1/s_mem.v" "altsyncram_component" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\"" {  } { { "../task1/s_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818929989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component " "Instantiated megafunction \"crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818929989 ""}  } { { "../task1/s_mem.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/s_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520818929989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvp1 " "Found entity 1: altsyncram_pvp1" {  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_pvp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818930039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pvp1 crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated " "Elaborating entity \"altsyncram_pvp1\" for hierarchy \"crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818930049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pvp1.tdf" "mgl_prim2" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818930069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818930089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"crack:crk\|arc4:a4\|s_mem:s\|altsyncram:altsyncram_component\|altsyncram_pvp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818930089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818930089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818930089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818930089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818930089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818930089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818930089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520818930089 ""}  } { { "db/altsyncram_pvp1.tdf" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/altsyncram_pvp1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520818930089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init crack:crk\|arc4:a4\|init:init " "Elaborating entity \"init\" for hierarchy \"crack:crk\|arc4:a4\|init:init\"" {  } { { "../task3/arc4.sv" "init" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 init.sv(53) " "Verilog HDL assignment warning at init.sv(53): truncated value with size 32 to match size of target (8)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdy init.sv(19) " "Verilog HDL Always Construct warning at init.sv(19): inferring latch(es) for variable \"rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S init.sv(19) " "Verilog HDL Always Construct warning at init.sv(19): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] init.sv(19) " "Inferred latch for \"S\[0\]\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] init.sv(19) " "Inferred latch for \"S\[1\]\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] init.sv(19) " "Inferred latch for \"S\[2\]\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] init.sv(19) " "Inferred latch for \"S\[3\]\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] init.sv(19) " "Inferred latch for \"S\[4\]\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] init.sv(19) " "Inferred latch for \"S\[5\]\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] init.sv(19) " "Inferred latch for \"S\[6\]\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] init.sv(19) " "Inferred latch for \"S\[7\]\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdy init.sv(19) " "Inferred latch for \"rdy\" at init.sv(19)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Done init.sv(22) " "Inferred latch for \"state.Done\" at init.sv(22)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Update_S init.sv(22) " "Inferred latch for \"state.Update_S\" at init.sv(22)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Write_To_Mem init.sv(22) " "Inferred latch for \"state.Write_To_Mem\" at init.sv(22)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Ready_To_Start init.sv(22) " "Inferred latch for \"state.Ready_To_Start\" at init.sv(22)" {  } { { "../task1/init.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task1/init.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930109 "|task4|crack:crk|arc4:a4|init:init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ksa crack:crk\|arc4:a4\|ksa:ksa " "Elaborating entity \"ksa\" for hierarchy \"crack:crk\|arc4:a4\|ksa:ksa\"" {  } { { "../task3/arc4.sv" "ksa" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(68) " "Verilog HDL assignment warning at ksa.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(72) " "Verilog HDL assignment warning at ksa.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(76) " "Verilog HDL assignment warning at ksa.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ksa.sv(106) " "Verilog HDL assignment warning at ksa.sv(106): truncated value with size 32 to match size of target (8)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ksa.sv(27) " "Verilog HDL Always Construct warning at ksa.sv(27): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j ksa.sv(27) " "Verilog HDL Always Construct warning at ksa.sv(27): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_i ksa.sv(27) " "Verilog HDL Always Construct warning at ksa.sv(27): inferring latch(es) for variable \"s_i\", which holds its previous value in one or more paths through the always construct" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_j ksa.sv(27) " "Verilog HDL Always Construct warning at ksa.sv(27): inferring latch(es) for variable \"s_j\", which holds its previous value in one or more paths through the always construct" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdy ksa.sv(27) " "Verilog HDL Always Construct warning at ksa.sv(27): inferring latch(es) for variable \"rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdy ksa.sv(27) " "Inferred latch for \"rdy\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[0\] ksa.sv(27) " "Inferred latch for \"s_j\[0\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[1\] ksa.sv(27) " "Inferred latch for \"s_j\[1\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[2\] ksa.sv(27) " "Inferred latch for \"s_j\[2\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[3\] ksa.sv(27) " "Inferred latch for \"s_j\[3\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[4\] ksa.sv(27) " "Inferred latch for \"s_j\[4\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[5\] ksa.sv(27) " "Inferred latch for \"s_j\[5\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[6\] ksa.sv(27) " "Inferred latch for \"s_j\[6\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[7\] ksa.sv(27) " "Inferred latch for \"s_j\[7\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[0\] ksa.sv(27) " "Inferred latch for \"s_i\[0\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[1\] ksa.sv(27) " "Inferred latch for \"s_i\[1\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[2\] ksa.sv(27) " "Inferred latch for \"s_i\[2\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[3\] ksa.sv(27) " "Inferred latch for \"s_i\[3\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[4\] ksa.sv(27) " "Inferred latch for \"s_i\[4\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[5\] ksa.sv(27) " "Inferred latch for \"s_i\[5\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[6\] ksa.sv(27) " "Inferred latch for \"s_i\[6\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[7\] ksa.sv(27) " "Inferred latch for \"s_i\[7\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[0\] ksa.sv(27) " "Inferred latch for \"j\[0\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[1\] ksa.sv(27) " "Inferred latch for \"j\[1\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[2\] ksa.sv(27) " "Inferred latch for \"j\[2\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[3\] ksa.sv(27) " "Inferred latch for \"j\[3\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[4\] ksa.sv(27) " "Inferred latch for \"j\[4\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[5\] ksa.sv(27) " "Inferred latch for \"j\[5\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[6\] ksa.sv(27) " "Inferred latch for \"j\[6\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[7\] ksa.sv(27) " "Inferred latch for \"j\[7\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] ksa.sv(27) " "Inferred latch for \"i\[0\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] ksa.sv(27) " "Inferred latch for \"i\[1\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] ksa.sv(27) " "Inferred latch for \"i\[2\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] ksa.sv(27) " "Inferred latch for \"i\[3\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] ksa.sv(27) " "Inferred latch for \"i\[4\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] ksa.sv(27) " "Inferred latch for \"i\[5\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] ksa.sv(27) " "Inferred latch for \"i\[6\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] ksa.sv(27) " "Inferred latch for \"i\[7\]\" at ksa.sv(27)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Done ksa.sv(29) " "Inferred latch for \"state.Done\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.update_i ksa.sv(29) " "Inferred latch for \"state.update_i\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.write_s_j ksa.sv(29) " "Inferred latch for \"state.write_s_j\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930129 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.write_s_i ksa.sv(29) " "Inferred latch for \"state.write_s_i\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930139 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.get_s_j ksa.sv(29) " "Inferred latch for \"state.get_s_j\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930139 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.request_s_j ksa.sv(29) " "Inferred latch for \"state.request_s_j\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930139 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.update_j ksa.sv(29) " "Inferred latch for \"state.update_j\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930139 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.get_s_i ksa.sv(29) " "Inferred latch for \"state.get_s_i\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930139 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.request_s_i ksa.sv(29) " "Inferred latch for \"state.request_s_i\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930139 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Waiting_For_en ksa.sv(29) " "Inferred latch for \"state.Waiting_For_en\" at ksa.sv(29)" {  } { { "../task2/ksa.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task2/ksa.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930139 "|task4|crack:crk|arc4:a4|ksa:ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prga crack:crk\|arc4:a4\|prga:prga " "Elaborating entity \"prga\" for hierarchy \"crack:crk\|arc4:a4\|prga:prga\"" {  } { { "../task3/arc4.sv" "prga" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/arc4.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(93) " "Verilog HDL assignment warning at prga.sv(93): truncated value with size 32 to match size of target (8)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(110) " "Verilog HDL assignment warning at prga.sv(110): truncated value with size 32 to match size of target (8)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(155) " "Verilog HDL assignment warning at prga.sv(155): truncated value with size 32 to match size of target (8)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "message_length prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"message_length\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_i prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"s_i\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_j prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"s_j\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encrypted_byte prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"encrypted_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pad_k prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"pad_k\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdy prga.sv(37) " "Verilog HDL Always Construct warning at prga.sv(37): inferring latch(es) for variable \"rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(346) " "Verilog HDL assignment warning at prga.sv(346): truncated value with size 32 to match size of target (8)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 prga.sv(376) " "Verilog HDL assignment warning at prga.sv(376): truncated value with size 32 to match size of target (8)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdy prga.sv(37) " "Inferred latch for \"rdy\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pad_k\[0\] prga.sv(37) " "Inferred latch for \"pad_k\[0\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930159 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pad_k\[1\] prga.sv(37) " "Inferred latch for \"pad_k\[1\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pad_k\[2\] prga.sv(37) " "Inferred latch for \"pad_k\[2\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pad_k\[3\] prga.sv(37) " "Inferred latch for \"pad_k\[3\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pad_k\[4\] prga.sv(37) " "Inferred latch for \"pad_k\[4\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pad_k\[5\] prga.sv(37) " "Inferred latch for \"pad_k\[5\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pad_k\[6\] prga.sv(37) " "Inferred latch for \"pad_k\[6\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pad_k\[7\] prga.sv(37) " "Inferred latch for \"pad_k\[7\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encrypted_byte\[0\] prga.sv(37) " "Inferred latch for \"encrypted_byte\[0\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encrypted_byte\[1\] prga.sv(37) " "Inferred latch for \"encrypted_byte\[1\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encrypted_byte\[2\] prga.sv(37) " "Inferred latch for \"encrypted_byte\[2\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encrypted_byte\[3\] prga.sv(37) " "Inferred latch for \"encrypted_byte\[3\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encrypted_byte\[4\] prga.sv(37) " "Inferred latch for \"encrypted_byte\[4\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encrypted_byte\[5\] prga.sv(37) " "Inferred latch for \"encrypted_byte\[5\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encrypted_byte\[6\] prga.sv(37) " "Inferred latch for \"encrypted_byte\[6\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encrypted_byte\[7\] prga.sv(37) " "Inferred latch for \"encrypted_byte\[7\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[0\] prga.sv(37) " "Inferred latch for \"s_j\[0\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[1\] prga.sv(37) " "Inferred latch for \"s_j\[1\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[2\] prga.sv(37) " "Inferred latch for \"s_j\[2\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[3\] prga.sv(37) " "Inferred latch for \"s_j\[3\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[4\] prga.sv(37) " "Inferred latch for \"s_j\[4\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[5\] prga.sv(37) " "Inferred latch for \"s_j\[5\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[6\] prga.sv(37) " "Inferred latch for \"s_j\[6\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_j\[7\] prga.sv(37) " "Inferred latch for \"s_j\[7\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[0\] prga.sv(37) " "Inferred latch for \"s_i\[0\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[1\] prga.sv(37) " "Inferred latch for \"s_i\[1\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[2\] prga.sv(37) " "Inferred latch for \"s_i\[2\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[3\] prga.sv(37) " "Inferred latch for \"s_i\[3\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[4\] prga.sv(37) " "Inferred latch for \"s_i\[4\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[5\] prga.sv(37) " "Inferred latch for \"s_i\[5\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[6\] prga.sv(37) " "Inferred latch for \"s_i\[6\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_i\[7\] prga.sv(37) " "Inferred latch for \"s_i\[7\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[0\] prga.sv(37) " "Inferred latch for \"message_length\[0\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[1\] prga.sv(37) " "Inferred latch for \"message_length\[1\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[2\] prga.sv(37) " "Inferred latch for \"message_length\[2\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[3\] prga.sv(37) " "Inferred latch for \"message_length\[3\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[4\] prga.sv(37) " "Inferred latch for \"message_length\[4\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[5\] prga.sv(37) " "Inferred latch for \"message_length\[5\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[6\] prga.sv(37) " "Inferred latch for \"message_length\[6\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message_length\[7\] prga.sv(37) " "Inferred latch for \"message_length\[7\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[0\] prga.sv(37) " "Inferred latch for \"k\[0\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[1\] prga.sv(37) " "Inferred latch for \"k\[1\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[2\] prga.sv(37) " "Inferred latch for \"k\[2\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[3\] prga.sv(37) " "Inferred latch for \"k\[3\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[4\] prga.sv(37) " "Inferred latch for \"k\[4\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[5\] prga.sv(37) " "Inferred latch for \"k\[5\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[6\] prga.sv(37) " "Inferred latch for \"k\[6\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[7\] prga.sv(37) " "Inferred latch for \"k\[7\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[0\] prga.sv(37) " "Inferred latch for \"j\[0\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[1\] prga.sv(37) " "Inferred latch for \"j\[1\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[2\] prga.sv(37) " "Inferred latch for \"j\[2\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[3\] prga.sv(37) " "Inferred latch for \"j\[3\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[4\] prga.sv(37) " "Inferred latch for \"j\[4\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[5\] prga.sv(37) " "Inferred latch for \"j\[5\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[6\] prga.sv(37) " "Inferred latch for \"j\[6\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[7\] prga.sv(37) " "Inferred latch for \"j\[7\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] prga.sv(37) " "Inferred latch for \"i\[0\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] prga.sv(37) " "Inferred latch for \"i\[1\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] prga.sv(37) " "Inferred latch for \"i\[2\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] prga.sv(37) " "Inferred latch for \"i\[3\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] prga.sv(37) " "Inferred latch for \"i\[4\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] prga.sv(37) " "Inferred latch for \"i\[5\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] prga.sv(37) " "Inferred latch for \"i\[6\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] prga.sv(37) " "Inferred latch for \"i\[7\]\" at prga.sv(37)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Update_k prga.sv(39) " "Inferred latch for \"state.Update_k\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Write_Plaintext prga.sv(39) " "Inferred latch for \"state.Write_Plaintext\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Get_Pad_k prga.sv(39) " "Inferred latch for \"state.Get_Pad_k\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Request_Pad_k prga.sv(39) " "Inferred latch for \"state.Request_Pad_k\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Write_s_j_to_i prga.sv(39) " "Inferred latch for \"state.Write_s_j_to_i\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Write_s_i_to_j prga.sv(39) " "Inferred latch for \"state.Write_s_i_to_j\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Get_s_j prga.sv(39) " "Inferred latch for \"state.Get_s_j\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Request_s_j prga.sv(39) " "Inferred latch for \"state.Request_s_j\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Update_j prga.sv(39) " "Inferred latch for \"state.Update_j\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Get_s_i prga.sv(39) " "Inferred latch for \"state.Get_s_i\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Request_s_i prga.sv(39) " "Inferred latch for \"state.Request_s_i\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Update_i prga.sv(39) " "Inferred latch for \"state.Update_i\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Get_Encrypted prga.sv(39) " "Inferred latch for \"state.Get_Encrypted\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Request_Encrpyted prga.sv(39) " "Inferred latch for \"state.Request_Encrpyted\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Get_Message_Length prga.sv(39) " "Inferred latch for \"state.Get_Message_Length\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Request_Message_Length prga.sv(39) " "Inferred latch for \"state.Request_Message_Length\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.Waiting_for_en prga.sv(39) " "Inferred latch for \"state.Waiting_for_en\" at prga.sv(39)" {  } { { "../task3/prga.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task3/prga.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818930169 "|task4|crack:crk|arc4:a4|prga:prga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segger7 segger7:HEX_0 " "Elaborating entity \"segger7\" for hierarchy \"segger7:HEX_0\"" {  } { { "task4.sv" "HEX_0" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818930199 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1520818930499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.03.11.18:42:16 Progress: Loading sld7b69503f/alt_sld_fab_wrapper_hw.tcl " "2018.03.11.18:42:16 Progress: Loading sld7b69503f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818936800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818940504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818940774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818943243 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818943413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818943593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818943803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818943813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818943823 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1520818944533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b69503f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b69503f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7b69503f/alt_sld_fab.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/ip/sld7b69503f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818944793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818944793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818944913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818944913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818944913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818944913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818944993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818944993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818945093 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818945093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818945093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/db/ip/sld7b69503f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520818945173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818945173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520818947113 "|task4|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1520818947113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818947203 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1520818947413 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 231 " "Ignored 231 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MINIMUM CURRENT\" -to VGA_* -entity DE0_CV " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MINIMUM CURRENT\" -to VGA_* -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_RESET_N -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_RESET_N -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1520818947443 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1520818947443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818947703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520818948643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520818948643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "task4.sv" "" { Text "C:/Users/wongb/Documents/GitHub/CPEN311/lab-4-basilwong/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520818948823 "|task4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1520818948823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "460 " "Implemented 460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520818948823 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520818948823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "364 " "Implemented 364 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520818948823 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1520818948823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520818948823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 330 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 330 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520818948893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 18:42:28 2018 " "Processing ended: Sun Mar 11 18:42:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520818948893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520818948893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520818948893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520818948893 ""}
