###############################################################
#  Generated by:      Cadence Innovus 20.14-s095_1
#  OS:                Linux x86_64(Host ID sys128)
#  Generated on:      Fri Sep  1 18:50:38 2023
#  Design:            Cordic
#  Command:           report_timing -max_Paths 850 > time_report.txt
###############################################################
Path 1: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.854
- Arrival Time                  4.265
= Slack Time                   -3.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.811 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.399 | 
     | g94297__1705                 | C1 v -> Y ^ | AOI222X1 | 0.375 |   4.186 |    0.774 | 
     | g94287__8428                 | B0 ^ -> Y v | OAI31X1  | 0.079 |   4.265 |    0.854 | 
     | gen_pipe[14].Pipe_Zo_reg[17] | D v         | DFFX2    | 0.000 |   4.265 |    0.854 | 
     +------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.011
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.869
- Arrival Time                  4.272
= Slack Time                   -3.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.803 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.407 | 
     | g94359__2883                | C1 v -> Y ^ | AOI222X1 | 0.379 |   4.190 |    0.787 | 
     | g94336__4319                | B0 ^ -> Y v | OAI31X1  | 0.082 |   4.272 |    0.869 | 
     | gen_pipe[8].Pipe_Zo_reg[17] | D v         | DFFX2    | 0.000 |   4.272 |    0.869 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.691
- Arrival Time                  4.060
= Slack Time                   -3.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.769 | 
     | FE_DBTC13_ena               | A ^ -> Y v   | CLKINVX4  | 3.211 |   3.811 |    0.442 | 
     | g98623                      | A1N v -> Y v | AOI2BB1X1 | 0.208 |   4.019 |    0.650 | 
     | g98121                      | B1 v -> Y ^  | OAI222X1  | 0.041 |   4.060 |    0.691 | 
     | gen_pipe[11].Pipe_Xo_reg[1] | D ^          | DFFX4     | 0.000 |   4.060 |    0.691 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.008
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.876
- Arrival Time                  4.234
= Slack Time                   -3.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.758 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.453 | 
     | g94354__7482                | B1 v -> Y ^ | AOI222X1 | 0.347 |   4.158 |    0.800 | 
     | g94328__5477                | B0 ^ -> Y v | OAI31X1  | 0.076 |   4.234 |    0.876 | 
     | gen_pipe[6].Pipe_Zo_reg[16] | D v         | DFFX2    | 0.000 |   4.234 |    0.876 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  4.059
= Slack Time                   -3.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.754 | 
     | FE_DBTC13_ena               | A ^ -> Y v   | CLKINVX4  | 3.211 |   3.811 |    0.457 | 
     | g98622                      | A1N v -> Y v | AOI2BB1X1 | 0.212 |   4.023 |    0.668 | 
     | g98110                      | B1 v -> Y ^  | OAI222X2  | 0.037 |   4.059 |    0.705 | 
     | gen_pipe[12].Pipe_Xo_reg[1] | D ^          | DFFX4     | 0.000 |   4.059 |    0.705 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.867
- Arrival Time                  4.219
= Slack Time                   -3.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.752 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.459 | 
     | g94381__8428                 | B1 v -> Y ^ | AOI222X1 | 0.335 |   4.146 |    0.794 | 
     | g94347__7098                 | B0 ^ -> Y v | OAI31X1  | 0.073 |   4.219 |    0.867 | 
     | gen_pipe[12].Pipe_Zo_reg[17] | D v         | DFFX2    | 0.000 |   4.219 |    0.867 | 
     +------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.854
- Arrival Time                  4.197
= Slack Time                   -3.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.743 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.467 | 
     | g94285__6260                 | B1 v -> Y ^ | AOI221X1 | 0.316 |   4.127 |    0.783 | 
     | g94267__4733                 | B0 ^ -> Y v | OAI31X1  | 0.070 |   4.197 |    0.854 | 
     | gen_pipe[15].Pipe_Zo_reg[18] | D v         | DFFX2    | 0.000 |   4.197 |    0.854 | 
     +------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.010
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.872
- Arrival Time                  4.205
= Slack Time                   -3.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.733 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.477 | 
     | g94440__1617                | B1 v -> Y ^ | AOI221X1 | 0.320 |   4.131 |    0.798 | 
     | g94406__5115                | B0 ^ -> Y v | OAI31X1  | 0.074 |   4.205 |    0.871 | 
     | gen_pipe[8].Pipe_Zo_reg[16] | D v         | DFFX2    | 0.000 |   4.205 |    0.872 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.049
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.835
- Arrival Time                  4.166
= Slack Time                   -3.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena v       |          |       |   0.600 |   -2.730 | 
     | FE_DBTC13_ena                | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.459 | 
     | g94340__3680                 | A1 ^ -> Y v | AOI221X1 | 0.323 |   4.112 |    0.782 | 
     | g94317__9945                 | B0 v -> Y ^ | OAI31X1  | 0.053 |   4.166 |    0.835 | 
     | gen_pipe[15].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   4.166 |    0.835 | 
     +------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.841
- Arrival Time                  4.160
= Slack Time                   -3.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena v       |          |       |   0.600 |   -2.719 | 
     | FE_DBTC13_ena                | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.470 | 
     | g94356__6161                 | A1 ^ -> Y v | AOI221X1 | 0.319 |   4.108 |    0.789 | 
     | g94339__6783                 | B0 v -> Y ^ | OAI31X1  | 0.052 |   4.160 |    0.841 | 
     | gen_pipe[14].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   4.160 |    0.841 | 
     +------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.028
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.856
- Arrival Time                  4.171
= Slack Time                   -3.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.716 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.495 | 
     | g94385__1617                 | B1 v -> Y ^ | AOI32X1  | 0.274 |   4.085 |    0.770 | 
     | g94240__3680                 | C0 ^ -> Y v | OAI211X1 | 0.086 |   4.171 |    0.856 | 
     | gen_pipe[14].Pipe_Zo_reg[19] | D v         | DFFX2    | 0.000 |   4.171 |    0.856 | 
     +------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.030
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.847
- Arrival Time                  4.153
= Slack Time                   -3.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.705 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.506 | 
     | g94513__5122                 | B1 v -> Y ^ | AOI32X2  | 0.261 |   4.072 |    0.767 | 
     | g94266__7482                 | C0 ^ -> Y v | OAI211X1 | 0.081 |   4.152 |    0.847 | 
     | gen_pipe[12].Pipe_Zo_reg[19] | D v         | DFFX2    | 0.000 |   4.153 |    0.847 | 
     +------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.861
- Arrival Time                  4.152
= Slack Time                   -3.291
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -2.691 | 
     | FE_DBTC13_ena               | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.499 | 
     | g94298__5122                | A1 ^ -> Y v | AOI221X2 | 0.307 |   4.096 |    0.805 | 
     | g94275__1666                | B0 v -> Y ^ | OAI31X1  | 0.055 |   4.152 |    0.861 | 
     | gen_pipe[6].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   4.152 |    0.861 | 
     +-----------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.863
- Arrival Time                  4.149
= Slack Time                   -3.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -2.686 | 
     | FE_DBTC13_ena              | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.503 | 
     | g98204                     | A1 ^ -> Y v | AOI221X2 | 0.301 |   4.090 |    0.804 | 
     | g97994                     | B v -> Y ^  | NAND2BXL | 0.059 |   4.149 |    0.863 | 
     | gen_pipe[7].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   4.149 |    0.863 | 
     +----------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.043
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  4.133
= Slack Time                   -3.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena v       |          |       |   0.600 |   -2.685 | 
     | FE_DBTC13_ena                | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.504 | 
     | g94474__2883                 | A1 ^ -> Y v | AOI221X2 | 0.294 |   4.084 |    0.799 | 
     | g94433__5107                 | B0 v -> Y ^ | OAI31X1  | 0.049 |   4.133 |    0.848 | 
     | gen_pipe[12].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   4.133 |    0.848 | 
     +------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.860
- Arrival Time                  4.144
= Slack Time                   -3.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -2.684 | 
     | FE_DBTC13_ena               | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.506 | 
     | g94319__2346                | A1 ^ -> Y v | AOI221X2 | 0.306 |   4.095 |    0.812 | 
     | g94289__5526                | B0 v -> Y ^ | OAI31X1  | 0.049 |   4.144 |    0.860 | 
     | gen_pipe[6].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   4.144 |    0.860 | 
     +-----------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.047
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.862
- Arrival Time                  4.138
= Slack Time                   -3.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -2.676 | 
     | FE_DBTC13_ena               | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.513 | 
     | g94588__7098                | A1 ^ -> Y v | AOI211X1 | 0.293 |   4.082 |    0.806 | 
     | g94549__7410                | B0 v -> Y ^ | OAI31X1  | 0.055 |   4.138 |    0.862 | 
     | gen_pipe[2].Pipe_Yo_reg[19] | D ^         | DFFX2    | 0.000 |   4.138 |    0.862 | 
     +-----------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.018
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.890
- Arrival Time                  4.155
= Slack Time                   -3.265
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.665 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.545 | 
     | g94520__7482                | B1 v -> Y ^ | AOI222X2 | 0.274 |   4.084 |    0.819 | 
     | g94466__6131                | B0 ^ -> Y v | OAI21X1  | 0.071 |   4.155 |    0.890 | 
     | gen_pipe[3].Pipe_Yo_reg[19] | D v         | DFFX2    | 0.000 |   4.155 |    0.890 | 
     +-----------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.034
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.875
- Arrival Time                  4.117
= Slack Time                   -3.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -2.643 | 
     | FE_DBTC13_ena               | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.547 | 
     | g94682__7482                | A1 ^ -> Y v | AOI21X2  | 0.286 |   4.075 |    0.832 | 
     | g94315__6161                | C0 v -> Y ^ | OAI221X2 | 0.043 |   4.117 |    0.875 | 
     | gen_pipe[4].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   4.117 |    0.875 | 
     +-----------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.055
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.828
- Arrival Time                  4.042
= Slack Time                   -3.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.614 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.576 | 
     | g99450                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.253 |   4.042 |    0.828 | 
     | gen_pipe[3].Pipe_Zo_reg[2] | D ^          | DFFX4     | 0.000 |   4.042 |    0.828 | 
     +------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.010
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.888
- Arrival Time                  4.102
= Slack Time                   -3.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.613 | 
     | FE_DBTC13_ena               | A ^ -> Y v   | CLKINVX4  | 3.211 |   3.811 |    0.597 | 
     | gen_pipe[5].Pipe_g7514      | A1N v -> Y v | OAI2BB2X1 | 0.242 |   4.052 |    0.839 | 
     | gen_pipe[5].Pipe_g7170      | AN v -> Y v  | NAND2BXL  | 0.049 |   4.101 |    0.888 | 
     | gen_pipe[5].Pipe_Xo_reg[20] | D v          | DFFX2     | 0.000 |   4.102 |    0.888 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.022
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.900
- Arrival Time                  4.111
= Slack Time                   -3.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.612 | 
     | FE_DBTC13_ena                | A ^ -> Y v   | CLKINVX4  | 3.211 |   3.811 |    0.599 | 
     | g96222                       | A1 v -> Y ^  | OAI211X1  | 0.225 |   4.036 |    0.825 | 
     | g95940__1705                 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.075 |   4.111 |    0.900 | 
     | gen_pipe[12].Pipe_Xo_reg[11] | D ^          | DFFX2     | 0.000 |   4.111 |    0.900 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.173
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.917
= Slack Time                   -3.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |            |          |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+---------+----------| 
     |                            | ena ^      |          |       |   0.600 |   -2.611 | 
     | FE_DBTC13_ena              | A ^ -> Y v | CLKINVX4 | 3.211 |   3.811 |    0.599 | 
     | gen_pipe[9].Pipe_Xo_reg[0] | S0 v       | MDFFHQX4 | 0.106 |   3.917 |    0.705 | 
     +---------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.896
- Arrival Time                  4.107
= Slack Time                   -3.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.611 | 
     | FE_DBTC13_ena                | A ^ -> Y v   | CLKINVX4  | 3.211 |   3.811 |    0.599 | 
     | g96110                       | A1 v -> Y ^  | OAI211X1  | 0.220 |   4.031 |    0.820 | 
     | g95833__6417                 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.076 |   4.107 |    0.896 | 
     | gen_pipe[12].Pipe_Xo_reg[15] | D ^          | DFFX4     | 0.000 |   4.107 |    0.896 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.014
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.906
- Arrival Time                  4.117
= Slack Time                   -3.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.611 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.599 | 
     | g95531__2802                 | B1 v -> Y ^ | AOI32X1  | 0.232 |   4.043 |    0.832 | 
     | g95378__6417                 | B0 ^ -> Y v | OAI21X1  | 0.074 |   4.117 |    0.906 | 
     | gen_pipe[11].Pipe_Xo_reg[16] | D v         | DFFX2    | 0.000 |   4.117 |    0.906 | 
     +------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.014
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.897
- Arrival Time                  4.107
= Slack Time                   -3.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.610 | 
     | FE_DBTC13_ena               | A ^ -> Y v   | CLKINVX4  | 3.211 |   3.811 |    0.600 | 
     | g104666                     | A1N v -> Y v | OAI2BB2X4 | 0.244 |   4.054 |    0.844 | 
     | g97169                      | AN v -> Y v  | NAND3BX1  | 0.053 |   4.107 |    0.896 | 
     | gen_pipe[1].Pipe_Yo_reg[18] | D v          | DFFX2     | 0.000 |   4.107 |    0.897 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.046
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.834
- Arrival Time                  4.044
= Slack Time                   -3.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.610 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.579 | 
     | g99439                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.255 |   4.044 |    0.834 | 
     | gen_pipe[2].Pipe_Zo_reg[3] | D ^          | DFFX2     | 0.000 |   4.044 |    0.834 | 
     +------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.167
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  3.916
= Slack Time                   -3.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |            |          |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+---------+----------| 
     |                            | ena ^      |          |       |   0.600 |   -2.607 | 
     | FE_DBTC13_ena              | A ^ -> Y v | CLKINVX4 | 3.211 |   3.811 |    0.604 | 
     | gen_pipe[8].Pipe_Yo_reg[0] | S0 v       | MDFFHQX4 | 0.106 |   3.916 |    0.710 | 
     +---------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.052
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.836
- Arrival Time                  4.041
= Slack Time                   -3.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.604 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.585 | 
     | g99465                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.251 |   4.041 |    0.836 | 
     | gen_pipe[3].Pipe_Zo_reg[1] | D ^          | DFFX4     | 0.000 |   4.041 |    0.836 | 
     +------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[6]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.019
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.896
- Arrival Time                  4.099
= Slack Time                   -3.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.603 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.608 | 
     | g97117                      | B1 v -> Y ^ | AOI32X1  | 0.210 |   4.021 |    0.818 | 
     | g96953                      | B0 ^ -> Y v | OAI21X1  | 0.078 |   4.099 |    0.896 | 
     | gen_pipe[15].Pipe_Xo_reg[6] | D v         | DFFX2    | 0.000 |   4.099 |    0.896 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.020
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.891
- Arrival Time                  4.094
= Slack Time                   -3.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.602 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.608 | 
     | g96589                       | B1 v -> Y ^ | AOI32X1  | 0.207 |   4.018 |    0.815 | 
     | g96418                       | B0 ^ -> Y v | OAI21X1  | 0.076 |   4.094 |    0.891 | 
     | gen_pipe[14].Pipe_Xo_reg[11] | D v         | DFFX2    | 0.000 |   4.094 |    0.891 | 
     +------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[7]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.020
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.893
- Arrival Time                  4.094
= Slack Time                   -3.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.601 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.610 | 
     | g96861                      | B1 v -> Y ^ | AOI32X1  | 0.206 |   4.016 |    0.815 | 
     | g96654                      | B0 ^ -> Y v | OAI21X1  | 0.078 |   4.094 |    0.893 | 
     | gen_pipe[14].Pipe_Xo_reg[7] | D v         | DFFX2    | 0.000 |   4.094 |    0.893 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[9]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.015
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.908
- Arrival Time                  4.109
= Slack Time                   -3.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.601 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4  | 3.211 |   3.811 |    0.610 | 
     | g96318                      | B1 v -> Y ^ | AOI32X1   | 0.221 |   4.031 |    0.831 | 
     | g96108                      | B0 ^ -> Y v | OAI2BB1XL | 0.077 |   4.109 |    0.908 | 
     | gen_pipe[12].Pipe_Xo_reg[9] | D v         | DFFX2     | 0.000 |   4.109 |    0.908 | 
     +------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[8]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.019
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.896
- Arrival Time                  4.093
= Slack Time                   -3.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.597 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.614 | 
     | g96976                      | B1 v -> Y ^ | AOI32X1  | 0.207 |   4.018 |    0.821 | 
     | g96747                      | B0 ^ -> Y v | OAI21X1  | 0.075 |   4.093 |    0.896 | 
     | gen_pipe[15].Pipe_Xo_reg[8] | D v         | DFFX2    | 0.000 |   4.093 |    0.896 | 
     +-----------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[1].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.043
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.855
- Arrival Time                  4.050
= Slack Time                   -3.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.595 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.594 | 
     | g99448                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.261 |   4.050 |    0.854 | 
     | gen_pipe[1].Pipe_Zo_reg[9] | D ^          | DFFX4     | 0.000 |   4.050 |    0.855 | 
     +------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.013
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.908
- Arrival Time                  4.100
= Slack Time                   -3.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.593 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4  | 3.211 |   3.811 |    0.618 | 
     | g96285                       | B1 v -> Y ^ | AOI32X1   | 0.219 |   4.030 |    0.837 | 
     | g96111                       | B0 ^ -> Y v | OAI2BB1XL | 0.071 |   4.100 |    0.908 | 
     | gen_pipe[12].Pipe_Xo_reg[16] | D v         | DFFX4     | 0.000 |   4.100 |    0.908 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.851
- Arrival Time                  4.043
= Slack Time                   -3.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.592 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.598 | 
     | g98046                     | A1N ^ -> Y ^ | OAI2BB1X1 | 0.254 |   4.043 |    0.851 | 
     | gen_pipe[9].Pipe_Xo_reg[1] | D ^          | DFFX4     | 0.000 |   4.043 |    0.851 | 
     +------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.021
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.887
- Arrival Time                  4.075
= Slack Time                   -3.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.588 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.623 | 
     | g95763__6417                 | B1 v -> Y ^ | AOI32X2  | 0.190 |   4.001 |    0.813 | 
     | g95562__3680                 | B0 ^ -> Y v | OAI21X1  | 0.074 |   4.075 |    0.887 | 
     | gen_pipe[13].Pipe_Xo_reg[18] | D v         | DFFX4    | 0.000 |   4.075 |    0.887 | 
     +------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.049
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.861
- Arrival Time                  4.045
= Slack Time                   -3.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.584 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.605 | 
     | g99458                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.256 |   4.045 |    0.861 | 
     | gen_pipe[3].Pipe_Zo_reg[5] | D ^          | DFFX4     | 0.000 |   4.045 |    0.861 | 
     +------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.049
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.863
- Arrival Time                  4.046
= Slack Time                   -3.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.583 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.606 | 
     | g99457                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.257 |   4.046 |    0.863 | 
     | gen_pipe[2].Pipe_Zo_reg[8] | D ^          | DFFX4     | 0.000 |   4.046 |    0.863 | 
     +------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.049
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.862
- Arrival Time                  4.044
= Slack Time                   -3.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.582 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.607 | 
     | g99451                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.255 |   4.044 |    0.862 | 
     | gen_pipe[3].Pipe_Zo_reg[6] | D ^          | DFFX4     | 0.000 |   4.044 |    0.862 | 
     +------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.049
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.862
- Arrival Time                  4.044
= Slack Time                   -3.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.582 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.608 | 
     | g99440                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.255 |   4.044 |    0.862 | 
     | gen_pipe[2].Pipe_Zo_reg[4] | D ^          | DFFX4     | 0.000 |   4.044 |    0.862 | 
     +------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.016
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.901
- Arrival Time                  4.081
= Slack Time                   -3.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.580 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.631 | 
     | g95168__6161                | B1 v -> Y ^ | AOI32X4  | 0.217 |   4.028 |    0.848 | 
     | g95012__8428                | B0 ^ -> Y v | OAI21X2  | 0.053 |   4.081 |    0.901 | 
     | gen_pipe[9].Pipe_Xo_reg[18] | D v         | DFFX4    | 0.000 |   4.081 |    0.901 | 
     +-----------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.850
- Arrival Time                  4.028
= Slack Time                   -3.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.579 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.611 | 
     | g97769                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.239 |   4.028 |    0.850 | 
     | gen_pipe[9].Pipe_Xo_reg[2] | D ^          | DFFX4     | 0.000 |   4.028 |    0.850 | 
     +------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.015
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.904
- Arrival Time                  4.078
= Slack Time                   -3.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.574 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4  | 3.211 |   3.811 |    0.636 | 
     | g95906__1881                 | B1 v -> Y ^ | AOI32X1   | 0.206 |   4.016 |    0.842 | 
     | g95678__7482                 | B0 ^ -> Y v | OAI2BB1X1 | 0.062 |   4.078 |    0.904 | 
     | gen_pipe[13].Pipe_Xo_reg[16] | D v         | DFFX4     | 0.000 |   4.078 |    0.904 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.047
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.864
- Arrival Time                  4.034
= Slack Time                   -3.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -2.570 | 
     | FE_DBTC13_ena               | A v -> Y ^  | CLKINVX4 | 3.189 |   3.789 |    0.619 | 
     | g96582                      | A1 ^ -> Y v | AOI21X2  | 0.202 |   3.991 |    0.821 | 
     | g96363                      | B0 v -> Y ^ | OAI21X2  | 0.043 |   4.034 |    0.864 | 
     | gen_pipe[13].Pipe_Xo_reg[8] | D ^         | DFFX2    | 0.000 |   4.034 |    0.864 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.890
- Arrival Time                  4.060
= Slack Time                   -3.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.570 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.641 | 
     | g96284                       | B1 v -> Y ^ | AOI32X1  | 0.173 |   3.984 |    0.814 | 
     | g96144                       | B0 ^ -> Y v | OAI21X1  | 0.076 |   4.060 |    0.890 | 
     | gen_pipe[15].Pipe_Xo_reg[13] | D v         | DFFX2    | 0.000 |   4.060 |    0.890 | 
     +------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.020
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.893
- Arrival Time                  4.061
= Slack Time                   -3.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.568 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.643 | 
     | g96176                       | B1 v -> Y ^ | AOI32X1  | 0.173 |   3.983 |    0.815 | 
     | g95939__2802                 | B0 ^ -> Y v | OAI21X1  | 0.078 |   4.061 |    0.893 | 
     | gen_pipe[15].Pipe_Xo_reg[18] | D v         | DFFX2    | 0.000 |   4.061 |    0.893 | 
     +------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.891
- Arrival Time                  4.058
= Slack Time                   -3.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.568 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.643 | 
     | g96319                       | B1 v -> Y ^ | AOI32X1  | 0.171 |   3.982 |    0.814 | 
     | g96145                       | B0 ^ -> Y v | OAI21X1  | 0.077 |   4.058 |    0.890 | 
     | gen_pipe[15].Pipe_Xo_reg[16] | D v         | DFFX2    | 0.000 |   4.058 |    0.891 | 
     +------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.016
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.903
- Arrival Time                  4.067
= Slack Time                   -3.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.564 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4  | 3.211 |   3.811 |    0.646 | 
     | g95905__6131                 | B1 v -> Y ^ | AOI32X1   | 0.192 |   4.003 |    0.838 | 
     | g95679__4733                 | B0 ^ -> Y v | OAI2BB1X1 | 0.065 |   4.067 |    0.903 | 
     | gen_pipe[13].Pipe_Xo_reg[13] | D v         | DFFX2     | 0.000 |   4.067 |    0.903 | 
     +-------------------------------------------------------------------------------------+ 
Path 51: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.754
- Arrival Time                  3.910
= Slack Time                   -3.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |            |          |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+---------+----------| 
     |                            | ena ^      |          |       |   0.600 |   -2.556 | 
     | FE_DBTC13_ena              | A ^ -> Y v | CLKINVX4 | 3.211 |   3.811 |    0.655 | 
     | gen_pipe[8].Pipe_Xo_reg[0] | S0 v       | MDFFHQX4 | 0.099 |   3.910 |    0.754 | 
     +---------------------------------------------------------------------------------+ 
Path 52: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.877
- Arrival Time                  4.033
= Slack Time                   -3.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.555 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.634 | 
     | g98052                     | A1N ^ -> Y ^ | OAI2BB1X1 | 0.243 |   4.033 |    0.877 | 
     | gen_pipe[4].Pipe_Yo_reg[1] | D ^          | DFFQX4    | 0.000 |   4.033 |    0.877 | 
     +------------------------------------------------------------------------------------+ 
Path 53: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.878
- Arrival Time                  4.032
= Slack Time                   -3.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.554 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.635 | 
     | g98038                     | A1N ^ -> Y ^ | OAI2BB1X1 | 0.242 |   4.032 |    0.878 | 
     | gen_pipe[3].Pipe_Yo_reg[2] | D ^          | DFFX4     | 0.000 |   4.032 |    0.878 | 
     +------------------------------------------------------------------------------------+ 
Path 54: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  3.860
= Slack Time                   -3.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.553 | 
     | g101344                    | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.422 | 
     | g98058                     | A1 v -> Y ^ | OAI222X1 | 0.285 |   3.860 |    0.707 | 
     | gen_pipe[3].Pipe_Xo_reg[1] | D ^         | DFFX4    | 0.000 |   3.860 |    0.707 | 
     +----------------------------------------------------------------------------------+ 
Path 55: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.752
- Arrival Time                  3.904
= Slack Time                   -3.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |            |          |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+---------+----------| 
     |                            | ena ^      |          |       |   0.600 |   -2.552 | 
     | FE_DBTC13_ena              | A ^ -> Y v | CLKINVX4 | 3.211 |   3.811 |    0.659 | 
     | gen_pipe[9].Pipe_Yo_reg[0] | S0 v       | MDFFHQX4 | 0.093 |   3.904 |    0.752 | 
     +---------------------------------------------------------------------------------+ 
Path 56: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[9]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.020
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.891
- Arrival Time                  4.039
= Slack Time                   -3.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.547 | 
     | FE_DBTC13_ena               | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.663 | 
     | g96711                      | B1 v -> Y ^ | AOI32X4  | 0.166 |   3.977 |    0.829 | 
     | g96496                      | B0 ^ -> Y v | OAI21X1  | 0.062 |   4.039 |    0.891 | 
     | gen_pipe[14].Pipe_Xo_reg[9] | D v         | DFFX2    | 0.000 |   4.039 |    0.891 | 
     +-----------------------------------------------------------------------------------+ 
Path 57: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.870
- Arrival Time                  4.017
= Slack Time                   -3.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.547 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.642 | 
     | g97774                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.227 |   4.017 |    0.870 | 
     | gen_pipe[4].Pipe_Yo_reg[2] | D ^          | DFFQX4    | 0.000 |   4.017 |    0.870 | 
     +------------------------------------------------------------------------------------+ 
Path 58: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.872
- Arrival Time                  4.019
= Slack Time                   -3.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.547 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.642 | 
     | g97223                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.230 |   4.019 |    0.872 | 
     | gen_pipe[4].Pipe_Xo_reg[4] | D ^          | DFFQX4    | 0.000 |   4.019 |    0.872 | 
     +------------------------------------------------------------------------------------+ 
Path 59: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.871
- Arrival Time                  4.017
= Slack Time                   -3.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.547 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.642 | 
     | g97227                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.228 |   4.017 |    0.871 | 
     | gen_pipe[4].Pipe_Yo_reg[4] | D ^          | DFFQX4    | 0.000 |   4.017 |    0.871 | 
     +------------------------------------------------------------------------------------+ 
Path 60: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.019
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.896
- Arrival Time                  4.041
= Slack Time                   -3.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.546 | 
     | FE_DBTC13_ena                | A ^ -> Y v  | CLKINVX4 | 3.211 |   3.811 |    0.665 | 
     | g96446                       | B1 v -> Y ^ | AOI32X2  | 0.160 |   3.971 |    0.825 | 
     | g96213                       | B0 ^ -> Y v | OAI21X1  | 0.070 |   4.041 |    0.896 | 
     | gen_pipe[14].Pipe_Xo_reg[13] | D v         | DFFX2    | 0.000 |   4.041 |    0.896 | 
     +------------------------------------------------------------------------------------+ 
Path 61: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.022
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.900
- Arrival Time                  4.042
= Slack Time                   -3.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.542 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.647 | 
     | g98042                     | A1N ^ -> Y ^ | OAI2BB1X1 | 0.253 |   4.042 |    0.900 | 
     | gen_pipe[8].Pipe_Xo_reg[1] | D ^          | DFFX4     | 0.000 |   4.042 |    0.900 | 
     +------------------------------------------------------------------------------------+ 
Path 62: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.000
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.875
- Arrival Time                  4.017
= Slack Time                   -3.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.542 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.647 | 
     | g97761                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.227 |   4.017 |    0.875 | 
     | gen_pipe[3].Pipe_Yo_reg[3] | D ^          | DFFX4     | 0.000 |   4.017 |    0.875 | 
     +------------------------------------------------------------------------------------+ 
Path 63: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.877
- Arrival Time                  4.018
= Slack Time                   -3.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.540 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.649 | 
     | g96709                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.228 |   4.017 |    0.877 | 
     | gen_pipe[3].Pipe_Yo_reg[7] | D ^          | DFFX4     | 0.000 |   4.018 |    0.877 | 
     +------------------------------------------------------------------------------------+ 
Path 64: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.879
- Arrival Time                  4.019
= Slack Time                   -3.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.540 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.649 | 
     | g96692                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.230 |   4.019 |    0.879 | 
     | gen_pipe[8].Pipe_Yo_reg[6] | D ^          | DFFQX4    | 0.000 |   4.019 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 65: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.877
- Arrival Time                  4.016
= Slack Time                   -3.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.539 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.650 | 
     | g97498                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.227 |   4.016 |    0.877 | 
     | gen_pipe[4].Pipe_Yo_reg[3] | D ^          | DFFQX4    | 0.000 |   4.016 |    0.877 | 
     +------------------------------------------------------------------------------------+ 
Path 66: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.003
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.878
- Arrival Time                  4.016
= Slack Time                   -3.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.538 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.651 | 
     | g98047                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.226 |   4.016 |    0.878 | 
     | gen_pipe[4].Pipe_Xo_reg[1] | D ^          | DFFQX4    | 0.000 |   4.016 |    0.878 | 
     +------------------------------------------------------------------------------------+ 
Path 67: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  3.862
= Slack Time                   -3.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.538 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.243 | 
     | g96181                       | A0 v -> Y ^ | OAI22X2  | 0.186 |   3.567 |    0.430 | 
     | g95828__2883                 | C0 ^ -> Y v | AOI211X1 | 0.054 |   3.621 |    0.483 | 
     | g95563__1617                 | A1 v -> Y ^ | OAI221X1 | 0.240 |   3.862 |    0.724 | 
     | gen_pipe[13].Pipe_Xo_reg[15] | D ^         | DFFX4    | 0.000 |   3.862 |    0.724 | 
     +------------------------------------------------------------------------------------+ 
Path 68: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.003
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.878
- Arrival Time                  4.016
= Slack Time                   -3.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.537 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.652 | 
     | g97490                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.226 |   4.016 |    0.878 | 
     | gen_pipe[4].Pipe_Xo_reg[3] | D ^          | DFFQX4    | 0.000 |   4.016 |    0.878 | 
     +------------------------------------------------------------------------------------+ 
Path 69: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.879
- Arrival Time                  4.016
= Slack Time                   -3.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.537 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.652 | 
     | g97219                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.226 |   4.015 |    0.879 | 
     | gen_pipe[8].Pipe_Yo_reg[4] | D ^          | DFFQX4    | 0.000 |   4.016 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 70: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.879
- Arrival Time                  4.016
= Slack Time                   -3.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.536 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.653 | 
     | g97212                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.226 |   4.016 |    0.879 | 
     | gen_pipe[3].Pipe_Yo_reg[5] | D ^          | DFFX4     | 0.000 |   4.016 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 71: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.879
- Arrival Time                  4.015
= Slack Time                   -3.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.536 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.653 | 
     | g97486                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.226 |   4.015 |    0.879 | 
     | gen_pipe[8].Pipe_Yo_reg[3] | D ^          | DFFX4     | 0.000 |   4.015 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 72: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.879
- Arrival Time                  4.015
= Slack Time                   -3.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.536 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.654 | 
     | g97503                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.225 |   4.015 |    0.879 | 
     | gen_pipe[3].Pipe_Yo_reg[4] | D ^          | DFFX4     | 0.000 |   4.015 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 73: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.003
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.879
- Arrival Time                  4.014
= Slack Time                   -3.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.535 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.654 | 
     | g96915                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.224 |   4.014 |    0.878 | 
     | gen_pipe[8].Pipe_Yo_reg[5] | D ^          | DFFX4     | 0.000 |   4.014 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 74: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.881
- Arrival Time                  4.015
= Slack Time                   -3.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.534 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.655 | 
     | g96967                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.226 |   4.015 |    0.881 | 
     | gen_pipe[3].Pipe_Yo_reg[6] | D ^          | DFFX4     | 0.000 |   4.015 |    0.881 | 
     +------------------------------------------------------------------------------------+ 
Path 75: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.022
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.898
- Arrival Time                  4.032
= Slack Time                   -3.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.534 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.655 | 
     | g98050                     | A1N ^ -> Y ^ | OAI2BB1X1 | 0.242 |   4.032 |    0.898 | 
     | gen_pipe[9].Pipe_Yo_reg[1] | D ^          | DFFQX4    | 0.000 |   4.032 |    0.898 | 
     +------------------------------------------------------------------------------------+ 
Path 76: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.003
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.879
- Arrival Time                  4.013
= Slack Time                   -3.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.534 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.655 | 
     | g97770                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.223 |   4.013 |    0.879 | 
     | gen_pipe[4].Pipe_Xo_reg[2] | D ^          | DFFQX4    | 0.000 |   4.013 |    0.879 | 
     +------------------------------------------------------------------------------------+ 
Path 77: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.880
- Arrival Time                  4.013
= Slack Time                   -3.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.533 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.656 | 
     | g97224                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.223 |   4.013 |    0.880 | 
     | gen_pipe[9].Pipe_Yo_reg[4] | D ^          | DFFX4     | 0.000 |   4.013 |    0.880 | 
     +------------------------------------------------------------------------------------+ 
Path 78: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.749
- Arrival Time                  3.882
= Slack Time                   -3.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |            |          |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+---------+----------| 
     |                             | ena ^      |          |       |   0.600 |   -2.533 | 
     | FE_DBTC13_ena               | A ^ -> Y v | CLKINVX4 | 3.211 |   3.811 |    0.678 | 
     | gen_pipe[10].Pipe_Yo_reg[0] | S0 v       | MDFFHQX4 | 0.071 |   3.882 |    0.749 | 
     +----------------------------------------------------------------------------------+ 
Path 79: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.692
- Arrival Time                  3.824
= Slack Time                   -3.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.532 | 
     | g100534                     | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.122 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.535 | 
     | g98112                      | B1 ^ -> Y v | AOI2BB2X1 | 0.102 |   3.769 |    0.637 | 
     | g97732                      | B1 v -> Y ^ | OAI222X1  | 0.055 |   3.824 |    0.692 | 
     | gen_pipe[12].Pipe_Xo_reg[2] | D ^         | DFFX4     | 0.000 |   3.824 |    0.692 | 
     +------------------------------------------------------------------------------------+ 
Path 80: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.880
- Arrival Time                  4.011
= Slack Time                   -3.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.531 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.658 | 
     | g97493                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.222 |   4.011 |    0.880 | 
     | gen_pipe[9].Pipe_Yo_reg[3] | D ^          | DFFX4     | 0.000 |   4.011 |    0.880 | 
     +------------------------------------------------------------------------------------+ 
Path 81: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.693
- Arrival Time                  3.824
= Slack Time                   -3.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.531 | 
     | g100534                     | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.123 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.536 | 
     | g97824                      | B1 ^ -> Y v | AOI2BB2X1 | 0.100 |   3.766 |    0.636 | 
     | g97461                      | B1 v -> Y ^ | OAI222X1  | 0.057 |   3.823 |    0.693 | 
     | gen_pipe[12].Pipe_Xo_reg[3] | D ^         | DFFX4     | 0.000 |   3.824 |    0.693 | 
     +------------------------------------------------------------------------------------+ 
Path 82: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.201
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.834
= Slack Time                   -3.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.529 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.289 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.573 | 
     | g97641                     | B1 ^ -> Y v | AOI2BB2X1 | 0.082 |   3.784 |    0.655 | 
     | g97171                     | B1 v -> Y ^ | OAI222X1  | 0.050 |   3.834 |    0.705 | 
     | gen_pipe[3].Pipe_Xo_reg[4] | D ^         | DFFX4     | 0.000 |   3.834 |    0.705 | 
     +-----------------------------------------------------------------------------------+ 
Path 83: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.695
- Arrival Time                  3.822
= Slack Time                   -3.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.528 | 
     | g100534                     | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.126 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.539 | 
     | g97637                      | B1 ^ -> Y v | AOI2BB2X1 | 0.098 |   3.765 |    0.637 | 
     | g97174                      | B1 v -> Y ^ | OAI222X1  | 0.058 |   3.822 |    0.695 | 
     | gen_pipe[12].Pipe_Xo_reg[4] | D ^         | DFFX4     | 0.000 |   3.822 |    0.695 | 
     +------------------------------------------------------------------------------------+ 
Path 84: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  3.852
= Slack Time                   -3.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.528 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.126 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.539 | 
     | g96449                       | B0 ^ -> Y v | AOI2BB2X1 | 0.119 |   3.785 |    0.658 | 
     | g96029                       | B1 v -> Y ^ | OAI222X1  | 0.066 |   3.852 |    0.724 | 
     | gen_pipe[12].Pipe_Xo_reg[17] | D ^         | DFFX4     | 0.000 |   3.852 |    0.724 | 
     +-------------------------------------------------------------------------------------+ 
Path 85: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.201
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.832
= Slack Time                   -3.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.527 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.290 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.575 | 
     | g97821                     | B1 ^ -> Y v | AOI2BB2X1 | 0.081 |   3.783 |    0.655 | 
     | g97463                     | B1 v -> Y ^ | OAI222X1  | 0.050 |   3.832 |    0.705 | 
     | gen_pipe[3].Pipe_Xo_reg[3] | D ^         | DFFX4     | 0.000 |   3.832 |    0.705 | 
     +-----------------------------------------------------------------------------------+ 
Path 86: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.202
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.832
= Slack Time                   -3.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.527 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.290 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.575 | 
     | g98190                     | B1 ^ -> Y v | AOI2BB2X1 | 0.082 |   3.784 |    0.657 | 
     | g97731                     | B1 v -> Y ^ | OAI222X1  | 0.048 |   3.832 |    0.704 | 
     | gen_pipe[3].Pipe_Xo_reg[2] | D ^         | DFFX4     | 0.000 |   3.832 |    0.704 | 
     +-----------------------------------------------------------------------------------+ 
Path 87: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.900
- Arrival Time                  4.027
= Slack Time                   -3.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.527 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.663 | 
     | g97763                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.238 |   4.027 |    0.900 | 
     | gen_pipe[8].Pipe_Xo_reg[2] | D ^          | DFFX4     | 0.000 |   4.027 |    0.900 | 
     +------------------------------------------------------------------------------------+ 
Path 88: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.021
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.872
- Arrival Time                  3.999
= Slack Time                   -3.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena v        |           |       |   0.600 |   -2.527 | 
     | FE_DBTC13_ena                | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.663 | 
     | g95680__6161                 | A1N ^ -> Y ^ | OAI2BB1X1 | 0.209 |   3.999 |    0.872 | 
     | gen_pipe[12].Pipe_Yo_reg[11] | D ^          | DFFX4     | 0.000 |   3.999 |    0.872 | 
     +--------------------------------------------------------------------------------------+ 
Path 89: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.189
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.701
- Arrival Time                  3.827
= Slack Time                   -3.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.527 | 
     | g100534                     | B ^ -> Y v  | NAND2X8  | 2.654 |   3.254 |    0.127 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2 | 0.413 |   3.667 |    0.540 | 
     | g98817                      | A1 ^ -> Y v | AOI21X1  | 0.106 |   3.772 |    0.646 | 
     | g98327                      | B1 v -> Y ^ | OAI222X1 | 0.055 |   3.827 |    0.701 | 
     | gen_pipe[12].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   3.827 |    0.701 | 
     +-----------------------------------------------------------------------------------+ 
Path 90: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.021
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.873
- Arrival Time                  3.996
= Slack Time                   -3.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.524 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.666 | 
     | g95824__6161                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.207 |   3.996 |    0.873 | 
     | gen_pipe[12].Pipe_Yo_reg[9] | D ^          | DFFX4     | 0.000 |   3.996 |    0.873 | 
     +-------------------------------------------------------------------------------------+ 
Path 91: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.695
- Arrival Time                  3.816
= Slack Time                   -3.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.521 | 
     | g100534                     | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.132 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.545 | 
     | g96579                      | B0 ^ -> Y v | AOI2BB2X1 | 0.098 |   3.764 |    0.643 | 
     | g96114                      | B1 v -> Y ^ | OAI222X1  | 0.052 |   3.816 |    0.695 | 
     | gen_pipe[12].Pipe_Yo_reg[8] | D ^         | DFFX4     | 0.000 |   3.816 |    0.695 | 
     +------------------------------------------------------------------------------------+ 
Path 92: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.898
- Arrival Time                  4.017
= Slack Time                   -3.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.519 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.670 | 
     | g96422                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.228 |   4.017 |    0.898 | 
     | gen_pipe[8].Pipe_Yo_reg[7] | D ^          | DFFX4     | 0.000 |   4.017 |    0.898 | 
     +------------------------------------------------------------------------------------+ 
Path 93: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.022
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.867
- Arrival Time                  3.986
= Slack Time                   -3.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.519 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.670 | 
     | g97777                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.197 |   3.986 |    0.867 | 
     | gen_pipe[11].Pipe_Xo_reg[2] | D ^          | DFFX4     | 0.000 |   3.986 |    0.867 | 
     +-------------------------------------------------------------------------------------+ 
Path 94: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.898
- Arrival Time                  4.017
= Slack Time                   -3.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.519 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.670 | 
     | g97766                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.228 |   4.017 |    0.898 | 
     | gen_pipe[8].Pipe_Yo_reg[2] | D ^          | DFFX4     | 0.000 |   4.017 |    0.898 | 
     +------------------------------------------------------------------------------------+ 
Path 95: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.022
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.895
- Arrival Time                  4.013
= Slack Time                   -3.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.519 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.671 | 
     | g96426                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.224 |   4.013 |    0.895 | 
     | gen_pipe[9].Pipe_Yo_reg[7] | D ^          | DFFX4     | 0.000 |   4.013 |    0.895 | 
     +------------------------------------------------------------------------------------+ 
Path 96: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.022
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.868
- Arrival Time                  3.986
= Slack Time                   -3.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.518 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.671 | 
     | g97499                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.196 |   3.986 |    0.868 | 
     | gen_pipe[11].Pipe_Xo_reg[3] | D ^          | DFFQX4    | 0.000 |   3.986 |    0.868 | 
     +-------------------------------------------------------------------------------------+ 
Path 97: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.021
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.868
- Arrival Time                  3.984
= Slack Time                   -3.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.516 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.673 | 
     | g97209                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.195 |   3.984 |    0.868 | 
     | gen_pipe[11].Pipe_Xo_reg[4] | D ^          | DFFX4     | 0.000 |   3.984 |    0.868 | 
     +-------------------------------------------------------------------------------------+ 
Path 98: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  3.838
= Slack Time                   -3.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.514 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.139 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.552 | 
     | g96460                       | B0 ^ -> Y v | AOI2BB2X4 | 0.086 |   3.752 |    0.638 | 
     | g96415                       | A v -> Y ^  | CLKINVX1  | 0.035 |   3.787 |    0.673 | 
     | g96221                       | C ^ -> Y v  | NAND3BX1  | 0.029 |   3.816 |    0.701 | 
     | g95834__5477                 | B0 v -> Y ^ | OAI211X1  | 0.022 |   3.838 |    0.723 | 
     | gen_pipe[12].Pipe_Xo_reg[13] | D ^         | DFFX4     | 0.000 |   3.838 |    0.724 | 
     +-------------------------------------------------------------------------------------+ 
Path 99: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.895
- Arrival Time                  4.009
= Slack Time                   -3.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.514 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.676 | 
     | g96700                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.220 |   4.009 |    0.895 | 
     | gen_pipe[9].Pipe_Yo_reg[6] | D ^          | DFFQX4    | 0.000 |   4.009 |    0.895 | 
     +------------------------------------------------------------------------------------+ 
Path 100: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.695
- Arrival Time                  3.809
= Slack Time                   -3.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.513 | 
     | g100534                     | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.140 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.553 | 
     | g97362                      | B0 ^ -> Y v | AOI2BB2X1 | 0.090 |   3.756 |    0.643 | 
     | g96914                      | B1 v -> Y ^ | OAI222X1  | 0.052 |   3.809 |    0.695 | 
     | gen_pipe[12].Pipe_Xo_reg[5] | D ^         | DFFX4     | 0.000 |   3.809 |    0.695 | 
     +------------------------------------------------------------------------------------+ 
Path 101: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.896
- Arrival Time                  4.009
= Slack Time                   -3.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.513 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.676 | 
     | g96956                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.220 |   4.009 |    0.896 | 
     | gen_pipe[9].Pipe_Yo_reg[5] | D ^          | DFFX4     | 0.000 |   4.009 |    0.896 | 
     +------------------------------------------------------------------------------------+ 
Path 102: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.896
- Arrival Time                  4.008
= Slack Time                   -3.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena v        |           |       |   0.600 |   -2.512 | 
     | FE_DBTC13_ena              | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.677 | 
     | g97771                     | A1N ^ -> Y ^ | OAI2BB1XL | 0.218 |   4.008 |    0.895 | 
     | gen_pipe[9].Pipe_Yo_reg[2] | D ^          | DFFX4     | 0.000 |   4.008 |    0.896 | 
     +------------------------------------------------------------------------------------+ 
Path 103: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.887
- Arrival Time                  3.999
= Slack Time                   -3.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.512 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.677 | 
     | g98053                      | A1N ^ -> Y ^ | OAI2BB1X1 | 0.210 |   3.999 |    0.887 | 
     | gen_pipe[11].Pipe_Yo_reg[1] | D ^          | DFFX4     | 0.000 |   3.999 |    0.887 | 
     +-------------------------------------------------------------------------------------+ 
Path 104: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  3.819
= Slack Time                   -3.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.511 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.143 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.556 | 
     | g96033                       | B0 ^ -> Y v | AOI2BB2X1 | 0.101 |   3.768 |    0.657 | 
     | g95569__6131                 | B1 v -> Y ^ | OAI222X2  | 0.051 |   3.819 |    0.708 | 
     | gen_pipe[12].Pipe_Yo_reg[13] | D ^         | DFFX4     | 0.000 |   3.819 |    0.708 | 
     +-------------------------------------------------------------------------------------+ 
Path 105: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.694
- Arrival Time                  3.803
= Slack Time                   -3.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.509 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.144 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.557 | 
     | g95505__8246                 | B0 ^ -> Y v | AOI2BB2X1 | 0.088 |   3.754 |    0.645 | 
     | g95119__7482                 | B1 v -> Y ^ | OAI222X1  | 0.049 |   3.803 |    0.694 | 
     | gen_pipe[12].Pipe_Yo_reg[17] | D ^         | DFFX4     | 0.000 |   3.803 |    0.694 | 
     +-------------------------------------------------------------------------------------+ 
Path 106: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.889
- Arrival Time                  3.998
= Slack Time                   -3.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.509 | 
     | FE_DBTC13_ena                | A ^ -> Y v   | CLKINVX4  | 3.211 |   3.811 |    0.702 | 
     | g96419                       | A1N v -> Y v | AOI2BB1X1 | 0.153 |   3.963 |    0.855 | 
     | g96100                       | A1 v -> Y ^  | OAI21X1   | 0.034 |   3.998 |    0.889 | 
     | gen_pipe[14].Pipe_Xo_reg[16] | D ^          | DFFX2     | 0.000 |   3.998 |    0.889 | 
     +--------------------------------------------------------------------------------------+ 
Path 107: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.893
- Arrival Time                  4.001
= Slack Time                   -3.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.508 | 
     | FE_DBTC13_ena                | A ^ -> Y v   | CLKINVX4  | 3.211 |   3.811 |    0.703 | 
     | g96433                       | A1N v -> Y v | AOI2BB1X1 | 0.157 |   3.968 |    0.860 | 
     | g96101                       | A1 v -> Y ^  | OAI21X1   | 0.033 |   4.001 |    0.893 | 
     | gen_pipe[14].Pipe_Xo_reg[15] | D ^          | DFFX2     | 0.000 |   4.001 |    0.893 | 
     +--------------------------------------------------------------------------------------+ 
Path 108: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.750
- Arrival Time                  3.857
= Slack Time                   -3.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |            |          |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+---------+----------| 
     |                             | ena ^      |          |       |   0.600 |   -2.507 | 
     | FE_DBTC13_ena               | A ^ -> Y v | CLKINVX4 | 3.211 |   3.811 |    0.704 | 
     | gen_pipe[14].Pipe_Xo_reg[0] | S0 v       | MDFFHQX4 | 0.046 |   3.857 |    0.750 | 
     +----------------------------------------------------------------------------------+ 
Path 109: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.751
- Arrival Time                  3.857
= Slack Time                   -3.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |            |          |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+---------+----------| 
     |                             | ena ^      |          |       |   0.600 |   -2.506 | 
     | FE_DBTC13_ena               | A ^ -> Y v | CLKINVX4 | 3.211 |   3.811 |    0.704 | 
     | gen_pipe[13].Pipe_Xo_reg[0] | S0 v       | MDFFHQX4 | 0.046 |   3.857 |    0.751 | 
     +----------------------------------------------------------------------------------+ 
Path 110: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.712
- Arrival Time                  3.818
= Slack Time                   -3.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.506 | 
     | g100530                    | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.428 | 
     | g98323                     | A1 v -> Y ^ | OAI222X1 | 0.284 |   3.818 |    0.712 | 
     | gen_pipe[2].Pipe_Xo_reg[2] | D ^         | DFFX4    | 0.000 |   3.818 |    0.712 | 
     +----------------------------------------------------------------------------------+ 
Path 111: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  3.813
= Slack Time                   -3.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.506 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.148 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.561 | 
     | g95902__8246                 | B0 ^ -> Y v | AOI2BB2X1 | 0.098 |   3.764 |    0.659 | 
     | g95424__2398                 | B1 v -> Y ^ | OAI222X2  | 0.049 |   3.813 |    0.707 | 
     | gen_pipe[12].Pipe_Yo_reg[15] | D ^         | DFFX4     | 0.000 |   3.813 |    0.708 | 
     +-------------------------------------------------------------------------------------+ 
Path 112: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.711
- Arrival Time                  3.817
= Slack Time                   -3.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.505 | 
     | g100530                    | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.429 | 
     | g98305                     | A1 v -> Y ^ | OAI222X1 | 0.282 |   3.816 |    0.711 | 
     | gen_pipe[2].Pipe_Yo_reg[2] | D ^         | DFFX4    | 0.000 |   3.817 |    0.711 | 
     +----------------------------------------------------------------------------------+ 
Path 113: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  3.811
= Slack Time                   -3.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.502 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.152 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.565 | 
     | g95259__2398                 | B0 ^ -> Y v | AOI2BB2X1 | 0.097 |   3.763 |    0.661 | 
     | g94927__4733                 | B1 v -> Y ^ | OAI222X2  | 0.048 |   3.811 |    0.709 | 
     | gen_pipe[12].Pipe_Yo_reg[19] | D ^         | DFFX4     | 0.000 |   3.811 |    0.709 | 
     +-------------------------------------------------------------------------------------+ 
Path 114: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.722
- Arrival Time                  3.823
= Slack Time                   -3.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.501 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.433 | 
     | g94803__2398                | B v -> Y ^  | NOR2BX1  | 0.213 |   3.747 |    0.647 | 
     | g103862                     | B ^ -> Y v  | NOR2BX4  | 0.038 |   3.786 |    0.685 | 
     | g94595__9315                | B1 v -> Y ^ | OAI222X2 | 0.037 |   3.823 |    0.722 | 
     | gen_pipe[2].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   3.823 |    0.722 | 
     +-----------------------------------------------------------------------------------+ 
Path 115: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.886
- Arrival Time                  3.987
= Slack Time                   -3.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.500 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.689 | 
     | g97779                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.197 |   3.986 |    0.886 | 
     | gen_pipe[11].Pipe_Yo_reg[2] | D ^          | DFFX4     | 0.000 |   3.987 |    0.886 | 
     +-------------------------------------------------------------------------------------+ 
Path 116: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.060
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.862
- Arrival Time                  3.960
= Slack Time                   -3.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.499 | 
     | g100534                      | B ^ -> Y v  | NAND2X8  | 2.654 |   3.254 |    0.155 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2 | 0.413 |   3.667 |    0.568 | 
     | g96220                       | B0 ^ -> Y v | AOI221X1 | 0.099 |   3.766 |    0.667 | 
     | g95933__4319                 | A1 v -> Y ^ | OAI21X1  | 0.194 |   3.960 |    0.862 | 
     | gen_pipe[12].Pipe_Xo_reg[18] | D ^         | DFFX4    | 0.000 |   3.960 |    0.862 | 
     +------------------------------------------------------------------------------------+ 
Path 117: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.887
- Arrival Time                  3.985
= Slack Time                   -3.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.498 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.691 | 
     | g97502                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.196 |   3.985 |    0.887 | 
     | gen_pipe[11].Pipe_Yo_reg[3] | D ^          | DFFQX4    | 0.000 |   3.985 |    0.887 | 
     +-------------------------------------------------------------------------------------+ 
Path 118: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  3.806
= Slack Time                   -3.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.497 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.156 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.569 | 
     | g95758__9945                 | B0 ^ -> Y v | AOI2BB2X1 | 0.093 |   3.760 |    0.662 | 
     | g95337__5526                 | B1 v -> Y ^ | OAI222X2  | 0.046 |   3.806 |    0.708 | 
     | gen_pipe[12].Pipe_Yo_reg[16] | D ^         | DFFX4     | 0.000 |   3.806 |    0.708 | 
     +-------------------------------------------------------------------------------------+ 
Path 119: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.051
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.856
- Arrival Time                  3.951
= Slack Time                   -3.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.495 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.439 | 
     | g95333__6260                | B v -> Y ^  | NOR2BX2  | 0.175 |   3.709 |    0.614 | 
     | g94825__2802                | C0 ^ -> Y v | AOI221X1 | 0.052 |   3.761 |    0.666 | 
     | g94699__2883                | A1 v -> Y ^ | OAI21X1  | 0.190 |   3.951 |    0.856 | 
     | gen_pipe[2].Pipe_Xo_reg[18] | D ^         | DFFX2    | 0.000 |   3.951 |    0.856 | 
     +-----------------------------------------------------------------------------------+ 
Path 120: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.022
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.900
- Arrival Time                  3.995
= Slack Time                   -3.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.495 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.694 | 
     | g96661                      | A1N ^ -> Y ^ | OAI2BB1X1 | 0.206 |   3.995 |    0.900 | 
     | gen_pipe[12].Pipe_Yo_reg[6] | D ^          | DFFX4     | 0.000 |   3.995 |    0.900 | 
     +-------------------------------------------------------------------------------------+ 
Path 121: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.022
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.901
- Arrival Time                  3.996
= Slack Time                   -3.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.495 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.694 | 
     | g96369                      | A1N ^ -> Y ^ | OAI2BB1X1 | 0.206 |   3.996 |    0.901 | 
     | gen_pipe[12].Pipe_Yo_reg[7] | D ^          | DFFX4     | 0.000 |   3.996 |    0.901 | 
     +-------------------------------------------------------------------------------------+ 
Path 122: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.172
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.734
- Arrival Time                  3.827
= Slack Time                   -3.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.493 | 
     | g101344                    | B ^ -> Y v   | NAND2X8   | 2.975 |   3.575 |    0.482 | 
     | g98928                     | A1N v -> Y v | AOI2BB1X1 | 0.204 |   3.780 |    0.687 | 
     | g98262                     | A1 v -> Y ^  | OAI221X2  | 0.047 |   3.826 |    0.734 | 
     | gen_pipe[3].Pipe_Yo_reg[1] | D ^          | DFFX4     | 0.000 |   3.827 |    0.734 | 
     +------------------------------------------------------------------------------------+ 
Path 123: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.895
- Arrival Time                  3.983
= Slack Time                   -3.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.489 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.700 | 
     | g98040                      | A1N ^ -> Y ^ | OAI2BB1X1 | 0.194 |   3.983 |    0.895 | 
     | gen_pipe[14].Pipe_Xo_reg[1] | D ^          | DFFX4     | 0.000 |   3.983 |    0.895 | 
     +-------------------------------------------------------------------------------------+ 
Path 124: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.897
- Arrival Time                  3.986
= Slack Time                   -3.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.489 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.700 | 
     | g97230                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.197 |   3.986 |    0.897 | 
     | gen_pipe[11].Pipe_Yo_reg[4] | D ^          | DFFX4     | 0.000 |   3.986 |    0.897 | 
     +-------------------------------------------------------------------------------------+ 
Path 125: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.721
- Arrival Time                  3.809
= Slack Time                   -3.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.488 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.446 | 
     | g95333__6260                | B v -> Y ^  | NOR2BX2  | 0.175 |   3.709 |    0.621 | 
     | g94919__7098                | B0 ^ -> Y v | AOI21X1  | 0.055 |   3.764 |    0.676 | 
     | g94717__5122                | B1 v -> Y ^ | OAI222X2 | 0.045 |   3.809 |    0.721 | 
     | gen_pipe[2].Pipe_Xo_reg[17] | D ^         | DFFX4    | 0.000 |   3.809 |    0.721 | 
     +-----------------------------------------------------------------------------------+ 
Path 126: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[14].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.894
- Arrival Time                  3.982
= Slack Time                   -3.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena v        |           |       |   0.600 |   -2.487 | 
     | FE_DBTC13_ena                | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.702 | 
     | g96211                       | A1N ^ -> Y ^ | OAI2BB1X1 | 0.192 |   3.982 |    0.894 | 
     | gen_pipe[14].Pipe_Yo_reg[17] | D ^          | DFFX4     | 0.000 |   3.982 |    0.894 | 
     +--------------------------------------------------------------------------------------+ 
Path 127: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.895
- Arrival Time                  3.982
= Slack Time                   -3.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.487 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.702 | 
     | g98125                      | A1N ^ -> Y ^ | OAI2BB1X1 | 0.193 |   3.982 |    0.895 | 
     | gen_pipe[13].Pipe_Xo_reg[1] | D ^          | DFFX4     | 0.000 |   3.982 |    0.895 | 
     +-------------------------------------------------------------------------------------+ 
Path 128: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[14].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.895
- Arrival Time                  3.982
= Slack Time                   -3.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena v        |           |       |   0.600 |   -2.487 | 
     | FE_DBTC13_ena                | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.702 | 
     | g96498                       | A1N ^ -> Y ^ | OAI2BB1X1 | 0.193 |   3.982 |    0.895 | 
     | gen_pipe[14].Pipe_Yo_reg[16] | D ^          | DFFX4     | 0.000 |   3.982 |    0.895 | 
     +--------------------------------------------------------------------------------------+ 
Path 129: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  3.810
= Slack Time                   -3.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.487 | 
     | g100534                     | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.167 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.580 | 
     | g97093                      | B0 ^ -> Y v | AOI2BB2X1 | 0.092 |   3.759 |    0.672 | 
     | g96662                      | B1 v -> Y ^ | OAI222X1  | 0.052 |   3.810 |    0.723 | 
     | gen_pipe[12].Pipe_Xo_reg[6] | D ^         | DFFX4     | 0.000 |   3.810 |    0.724 | 
     +------------------------------------------------------------------------------------+ 
Path 130: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.060
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.863
- Arrival Time                  3.950
= Slack Time                   -3.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.486 | 
     | g100534                      | B ^ -> Y v  | NAND2X8  | 2.654 |   3.254 |    0.167 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2 | 0.413 |   3.667 |    0.580 | 
     | g96112                       | B0 ^ -> Y v | AOI221X1 | 0.098 |   3.764 |    0.678 | 
     | g95832__7410                 | A1 v -> Y ^ | OAI21X1  | 0.185 |   3.950 |    0.863 | 
     | gen_pipe[12].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   3.950 |    0.863 | 
     +------------------------------------------------------------------------------------+ 
Path 131: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.807
= Slack Time                   -3.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.484 | 
     | g100534                      | B ^ -> Y v  | NAND2X8  | 2.654 |   3.254 |    0.170 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2 | 0.413 |   3.667 |    0.583 | 
     | g96335                       | A0 ^ -> Y v | AOI21X1  | 0.096 |   3.763 |    0.679 | 
     | g95876__6131                 | C1 v -> Y ^ | OAI222X1 | 0.044 |   3.807 |    0.723 | 
     | gen_pipe[12].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   3.807 |    0.723 | 
     +------------------------------------------------------------------------------------+ 
Path 132: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.883
- Arrival Time                  3.966
= Slack Time                   -3.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.482 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.707 | 
     | g97228                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.176 |   3.966 |    0.883 | 
     | gen_pipe[13].Pipe_Xo_reg[4] | D ^          | DFFX4     | 0.000 |   3.966 |    0.883 | 
     +-------------------------------------------------------------------------------------+ 
Path 133: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.898
- Arrival Time                  3.980
= Slack Time                   -3.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.482 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.707 | 
     | g97172                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.191 |   3.980 |    0.898 | 
     | gen_pipe[12].Pipe_Yo_reg[4] | D ^          | DFFX4     | 0.000 |   3.980 |    0.898 | 
     +-------------------------------------------------------------------------------------+ 
Path 134: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  3.979
= Slack Time                   -3.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.480 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.709 | 
     | g96913                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.190 |   3.979 |    0.899 | 
     | gen_pipe[12].Pipe_Yo_reg[5] | D ^          | DFFQX4    | 0.000 |   3.979 |    0.899 | 
     +-------------------------------------------------------------------------------------+ 
Path 135: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.026
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.893
- Arrival Time                  3.972
= Slack Time                   -3.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.479 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.710 | 
     | g97458                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.182 |   3.972 |    0.893 | 
     | gen_pipe[13].Pipe_Xo_reg[3] | D ^          | DFFX4     | 0.000 |   3.972 |    0.893 | 
     +-------------------------------------------------------------------------------------+ 
Path 136: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.894
- Arrival Time                  3.972
= Slack Time                   -3.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.479 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.711 | 
     | g97757                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.183 |   3.972 |    0.894 | 
     | gen_pipe[13].Pipe_Xo_reg[2] | D ^          | DFFX4     | 0.000 |   3.972 |    0.894 | 
     +-------------------------------------------------------------------------------------+ 
Path 137: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.159
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.730
- Arrival Time                  3.807
= Slack Time                   -3.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.477 | 
     | g100534                     | B ^ -> Y v  | NAND2X8  | 2.654 |   3.254 |    0.177 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2 | 0.413 |   3.667 |    0.589 | 
     | g98829                      | A1 ^ -> Y v | AOI21X2  | 0.098 |   3.765 |    0.688 | 
     | g98324                      | B1 v -> Y ^ | OAI221X2 | 0.042 |   3.807 |    0.730 | 
     | gen_pipe[12].Pipe_Zo_reg[2] | D ^         | DFFX4    | 0.000 |   3.807 |    0.730 | 
     +-----------------------------------------------------------------------------------+ 
Path 138: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.892
- Arrival Time                  3.968
= Slack Time                   -3.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.476 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.713 | 
     | g97448                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.179 |   3.968 |    0.892 | 
     | gen_pipe[14].Pipe_Xo_reg[3] | D ^          | DFFX4     | 0.000 |   3.968 |    0.892 | 
     +-------------------------------------------------------------------------------------+ 
Path 139: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.891
- Arrival Time                  3.967
= Slack Time                   -3.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.476 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.713 | 
     | g97213                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.178 |   3.967 |    0.891 | 
     | gen_pipe[14].Pipe_Xo_reg[4] | D ^          | DFFX4     | 0.000 |   3.967 |    0.891 | 
     +-------------------------------------------------------------------------------------+ 
Path 140: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.895
- Arrival Time                  3.971
= Slack Time                   -3.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.476 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.714 | 
     | g97724                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.182 |   3.971 |    0.895 | 
     | gen_pipe[12].Pipe_Yo_reg[2] | D ^          | DFFX4     | 0.000 |   3.971 |    0.895 | 
     +-------------------------------------------------------------------------------------+ 
Path 141: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.894
- Arrival Time                  3.969
= Slack Time                   -3.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.475 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.714 | 
     | g98043                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.180 |   3.969 |    0.894 | 
     | gen_pipe[15].Pipe_Xo_reg[1] | D ^          | DFFX2     | 0.000 |   3.969 |    0.894 | 
     +-------------------------------------------------------------------------------------+ 
Path 142: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.894
- Arrival Time                  3.968
= Slack Time                   -3.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.475 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.715 | 
     | g97762                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.179 |   3.968 |    0.894 | 
     | gen_pipe[14].Pipe_Xo_reg[2] | D ^          | DFFX4     | 0.000 |   3.968 |    0.894 | 
     +-------------------------------------------------------------------------------------+ 
Path 143: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  3.845
= Slack Time                   -3.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.474 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.343 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.628 | 
     | g96592                     | B1 ^ -> Y v | AOI2BB2X1 | 0.092 |   3.794 |    0.719 | 
     | g96162                     | B1 v -> Y ^ | OAI222X1  | 0.052 |   3.845 |    0.771 | 
     | gen_pipe[3].Pipe_Yo_reg[9] | D ^         | DFFX4     | 0.000 |   3.845 |    0.771 | 
     +-----------------------------------------------------------------------------------+ 
Path 144: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.770
- Arrival Time                  3.844
= Slack Time                   -3.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.474 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.344 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.628 | 
     | g96850                     | B1 ^ -> Y v | AOI2BB2X1 | 0.088 |   3.790 |    0.716 | 
     | g96367                     | B1 v -> Y ^ | OAI222X1  | 0.054 |   3.844 |    0.770 | 
     | gen_pipe[3].Pipe_Xo_reg[7] | D ^         | DFFX4     | 0.000 |   3.844 |    0.770 | 
     +-----------------------------------------------------------------------------------+ 
Path 145: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  3.844
= Slack Time                   -3.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.473 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.344 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.629 | 
     | g97132                     | B1 ^ -> Y v | AOI2BB2X1 | 0.088 |   3.790 |    0.717 | 
     | g96660                     | B1 v -> Y ^ | OAI222X1  | 0.054 |   3.844 |    0.771 | 
     | gen_pipe[3].Pipe_Xo_reg[6] | D ^         | DFFX4     | 0.000 |   3.844 |    0.771 | 
     +-----------------------------------------------------------------------------------+ 
Path 146: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.023
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.898
- Arrival Time                  3.971
= Slack Time                   -3.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.473 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.717 | 
     | g97464                      | A1N ^ -> Y ^ | OAI2BB1XL | 0.182 |   3.971 |    0.898 | 
     | gen_pipe[12].Pipe_Yo_reg[3] | D ^          | DFFQX4    | 0.000 |   3.971 |    0.898 | 
     +-------------------------------------------------------------------------------------+ 
Path 147: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[14].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.894
- Arrival Time                  3.966
= Slack Time                   -3.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena v        |           |       |   0.600 |   -2.472 | 
     | FE_DBTC13_ena                | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.717 | 
     | g95878__5115                 | A1N ^ -> Y ^ | OAI2BB1XL | 0.176 |   3.966 |    0.894 | 
     | gen_pipe[14].Pipe_Yo_reg[20] | D ^          | DFFX2     | 0.000 |   3.966 |    0.894 | 
     +--------------------------------------------------------------------------------------+ 
Path 148: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.170
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.750
- Arrival Time                  3.821
= Slack Time                   -3.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.471 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.182 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.595 | 
     | g96460                       | B0 ^ -> Y v | AOI2BB2X4 | 0.086 |   3.752 |    0.681 | 
     | g104098                      | B v -> Y ^  | NOR2X8    | 0.028 |   3.780 |    0.708 | 
     | g96189                       | A ^ -> Y v  | CLKINVX2  | 0.015 |   3.795 |    0.724 | 
     | g95898__1617                 | B1 v -> Y ^ | OAI222X2  | 0.026 |   3.821 |    0.750 | 
     | gen_pipe[12].Pipe_Xo_reg[14] | D ^         | DFFX4     | 0.000 |   3.821 |    0.750 | 
     +-------------------------------------------------------------------------------------+ 
Path 149: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.001
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.774
- Arrival Time                  3.840
= Slack Time                   -3.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.467 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.351 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.635 | 
     | g96832                     | B1 ^ -> Y v | AOI2BB2X1 | 0.088 |   3.790 |    0.723 | 
     | g96421                     | B1 v -> Y ^ | OAI222X1  | 0.050 |   3.840 |    0.773 | 
     | gen_pipe[3].Pipe_Yo_reg[8] | D ^         | DFFX4     | 0.000 |   3.840 |    0.774 | 
     +-----------------------------------------------------------------------------------+ 
Path 150: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  3.781
= Slack Time                   -3.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.464 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.470 | 
     | g98526                     | A1N v -> Y v | AOI2BB1X1 | 0.195 |   3.730 |    0.665 | 
     | g98051                     | A1 v -> Y ^  | OAI221X1  | 0.051 |   3.781 |    0.717 | 
     | gen_pipe[2].Pipe_Yo_reg[3] | D ^          | DFFX4     | 0.000 |   3.781 |    0.717 | 
     +------------------------------------------------------------------------------------+ 
Path 151: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.784
- Arrival Time                  3.849
= Slack Time                   -3.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.464 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.353 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.638 | 
     | g96581                     | B1 ^ -> Y v | AOI2BB2X1 | 0.094 |   3.796 |    0.732 | 
     | g96115                     | B1 v -> Y ^ | OAI222X1  | 0.052 |   3.849 |    0.784 | 
     | gen_pipe[3].Pipe_Xo_reg[8] | D ^         | DFFX4     | 0.000 |   3.849 |    0.784 | 
     +-----------------------------------------------------------------------------------+ 
Path 152: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.025
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.894
- Arrival Time                  3.958
= Slack Time                   -3.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -2.464 | 
     | FE_DBTC13_ena               | A v -> Y ^   | CLKINVX4  | 3.189 |   3.789 |    0.725 | 
     | g98124                      | A1N ^ -> Y ^ | OAI2BB1X1 | 0.169 |   3.958 |    0.894 | 
     | gen_pipe[13].Pipe_Yo_reg[1] | D ^          | DFFX4     | 0.000 |   3.958 |    0.894 | 
     +-------------------------------------------------------------------------------------+ 
Path 153: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.774
- Arrival Time                  3.835
= Slack Time                   -3.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.461 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.357 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.641 | 
     | g97372                     | B1 ^ -> Y v | AOI2BB2X1 | 0.085 |   3.787 |    0.726 | 
     | g96907                     | B1 v -> Y ^ | OAI222X1  | 0.049 |   3.835 |    0.774 | 
     | gen_pipe[3].Pipe_Xo_reg[5] | D ^         | DFFX4     | 0.000 |   3.835 |    0.774 | 
     +-----------------------------------------------------------------------------------+ 
Path 154: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.121
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  3.847
= Slack Time                   -3.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.460 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.357 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.642 | 
     | g94906__6260                | B0 ^ -> Y v | AOI2BB2X1 | 0.098 |   3.800 |    0.739 | 
     | g94677__8246                | B1 v -> Y ^ | OAI222X1  | 0.047 |   3.847 |    0.786 | 
     | gen_pipe[3].Pipe_Yo_reg[16] | D ^         | DFFX4     | 0.000 |   3.847 |    0.786 | 
     +------------------------------------------------------------------------------------+ 
Path 155: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.121
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  3.844
= Slack Time                   -3.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.458 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.360 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.644 | 
     | g95271__8246                | B0 ^ -> Y v | AOI2BB2X1 | 0.095 |   3.797 |    0.739 | 
     | g94964__6417                | B1 v -> Y ^ | OAI222X1  | 0.047 |   3.843 |    0.786 | 
     | gen_pipe[3].Pipe_Yo_reg[14] | D ^         | DFFX4     | 0.000 |   3.844 |    0.786 | 
     +------------------------------------------------------------------------------------+ 
Path 156: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.121
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  3.842
= Slack Time                   -3.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.457 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.361 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.645 | 
     | g95520__6417                | B0 ^ -> Y v | AOI2BB2X1 | 0.097 |   3.799 |    0.742 | 
     | g95112__1705                | C1 v -> Y ^ | OAI222X1  | 0.043 |   3.842 |    0.785 | 
     | gen_pipe[3].Pipe_Yo_reg[13] | D ^         | DFFX4     | 0.000 |   3.842 |    0.785 | 
     +------------------------------------------------------------------------------------+ 
Path 157: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.691
- Arrival Time                  3.747
= Slack Time                   -3.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.456 | 
     | g101337                     | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.418 | 
     | g98211                      | A1 v -> Y ^ | OAI222X1 | 0.273 |   3.747 |    0.691 | 
     | gen_pipe[14].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   3.747 |    0.691 | 
     +-----------------------------------------------------------------------------------+ 
Path 158: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.689
- Arrival Time                  3.745
= Slack Time                   -3.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.456 | 
     | g101337                     | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.418 | 
     | g96974                      | A1 v -> Y ^ | OAI222X1 | 0.271 |   3.745 |    0.689 | 
     | gen_pipe[14].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   3.745 |    0.689 | 
     +-----------------------------------------------------------------------------------+ 
Path 159: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.121
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  3.842
= Slack Time                   -3.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.455 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.362 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.647 | 
     | g94779__5115                | B0 ^ -> Y v | AOI2BB2X1 | 0.094 |   3.796 |    0.741 | 
     | g94592__7482                | B1 v -> Y ^ | OAI222X1  | 0.045 |   3.842 |    0.786 | 
     | gen_pipe[3].Pipe_Yo_reg[17] | D ^         | DFFX4     | 0.000 |   3.842 |    0.786 | 
     +------------------------------------------------------------------------------------+ 
Path 160: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.200
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  3.762
= Slack Time                   -3.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.455 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.479 | 
     | g98217                     | A1N v -> Y v | AOI2BB2X1 | 0.174 |   3.708 |    0.654 | 
     | g97764                     | B1 v -> Y ^  | OAI222X1  | 0.054 |   3.762 |    0.707 | 
     | gen_pipe[2].Pipe_Xo_reg[4] | D ^          | DFFX4     | 0.000 |   3.762 |    0.708 | 
     +------------------------------------------------------------------------------------+ 
Path 161: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  3.839
= Slack Time                   -3.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.455 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.363 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.647 | 
     | g95774__2802                | B0 ^ -> Y v | AOI2BB2X1 | 0.089 |   3.791 |    0.736 | 
     | g95328__7410                | B1 v -> Y ^ | OAI222X1  | 0.048 |   3.839 |    0.784 | 
     | gen_pipe[3].Pipe_Yo_reg[12] | D ^         | DFFX4     | 0.000 |   3.839 |    0.785 | 
     +------------------------------------------------------------------------------------+ 
Path 162: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.689
- Arrival Time                  3.744
= Slack Time                   -3.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.455 | 
     | g101337                     | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.419 | 
     | g96595                      | A1 v -> Y ^ | OAI222X1 | 0.270 |   3.744 |    0.689 | 
     | gen_pipe[14].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   3.744 |    0.689 | 
     +-----------------------------------------------------------------------------------+ 
Path 163: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.047
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.865
- Arrival Time                  3.919
= Slack Time                   -3.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.454 | 
     | g101338                      | B ^ -> Y v  | NAND2X8   | 2.817 |   3.417 |    0.363 | 
     | g100740                      | A v -> Y ^  | CLKINVX6  | 0.207 |   3.624 |    0.570 | 
     | g96456                       | B0 ^ -> Y v | AOI2BB2X2 | 0.083 |   3.707 |    0.653 | 
     | g104630                      | A2 v -> Y ^ | OAI32X4   | 0.042 |   3.749 |    0.695 | 
     | g104629                      | A ^ -> Y v  | INVXL     | 0.127 |   3.876 |    0.822 | 
     | g95935__5526                 | B0 v -> Y ^ | OAI21X2   | 0.043 |   3.919 |    0.865 | 
     | gen_pipe[14].Pipe_Xo_reg[18] | D ^         | DFFX2     | 0.000 |   3.919 |    0.865 | 
     +-------------------------------------------------------------------------------------+ 
Path 164: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.691
- Arrival Time                  3.744
= Slack Time                   -3.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.453 | 
     | g101337                     | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.420 | 
     | g98530                      | A1 v -> Y ^ | OAI222X1 | 0.270 |   3.744 |    0.691 | 
     | gen_pipe[14].Pipe_Zo_reg[2] | D ^         | DFFX4    | 0.000 |   3.744 |    0.691 | 
     +-----------------------------------------------------------------------------------+ 
Path 165: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.784
- Arrival Time                  3.837
= Slack Time                   -3.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.453 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.365 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.649 | 
     | g96312                      | B0 ^ -> Y v | AOI2BB2X1 | 0.086 |   3.788 |    0.735 | 
     | g95879__7482                | B1 v -> Y ^ | OAI222X1  | 0.049 |   3.837 |    0.784 | 
     | gen_pipe[3].Pipe_Yo_reg[10] | D ^         | DFFX4     | 0.000 |   3.837 |    0.784 | 
     +------------------------------------------------------------------------------------+ 
Path 166: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.690
- Arrival Time                  3.743
= Slack Time                   -3.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.453 | 
     | g101337                     | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.421 | 
     | g97378                      | A1 v -> Y ^ | OAI222X1 | 0.269 |   3.742 |    0.690 | 
     | gen_pipe[14].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   3.743 |    0.690 | 
     +-----------------------------------------------------------------------------------+ 
Path 167: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.121
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  3.839
= Slack Time                   -3.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.453 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.365 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.649 | 
     | g95068__2398                | B0 ^ -> Y v | AOI2BB2X1 | 0.093 |   3.795 |    0.742 | 
     | g94801__5477                | B1 v -> Y ^ | OAI222X1  | 0.044 |   3.839 |    0.786 | 
     | gen_pipe[3].Pipe_Yo_reg[15] | D ^         | DFFX4     | 0.000 |   3.839 |    0.786 | 
     +------------------------------------------------------------------------------------+ 
Path 168: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.691
- Arrival Time                  3.743
= Slack Time                   -3.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.452 | 
     | g101337                     | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.422 | 
     | g97785                      | A1 v -> Y ^ | OAI222X1 | 0.269 |   3.743 |    0.691 | 
     | gen_pipe[14].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   3.743 |    0.691 | 
     +-----------------------------------------------------------------------------------+ 
Path 169: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.052
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.858
- Arrival Time                  3.909
= Slack Time                   -3.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.452 | 
     | g100532                      | B ^ -> Y v  | NAND2X8  | 2.605 |   3.205 |    0.154 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2 | 0.398 |   3.603 |    0.552 | 
     | g96490                       | B0 ^ -> Y v | AOI221X1 | 0.097 |   3.701 |    0.649 | 
     | g96217                       | A1 v -> Y ^ | OAI21X1  | 0.208 |   3.909 |    0.858 | 
     | gen_pipe[13].Pipe_Xo_reg[10] | D ^         | DFFX2    | 0.000 |   3.909 |    0.858 | 
     +------------------------------------------------------------------------------------+ 
Path 170: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  3.774
= Slack Time                   -3.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.450 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.484 | 
     | g98235                     | A1N v -> Y v | AOI2BB2X2 | 0.192 |   3.726 |    0.677 | 
     | g97772                     | B1 v -> Y ^  | OAI222X2  | 0.047 |   3.774 |    0.724 | 
     | gen_pipe[2].Pipe_Yo_reg[4] | D ^          | DFFX4     | 0.000 |   3.774 |    0.724 | 
     +------------------------------------------------------------------------------------+ 
Path 171: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  3.767
= Slack Time                   -3.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.450 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.485 | 
     | g97143                     | A1N v -> Y v | AOI2BB2X2 | 0.188 |   3.722 |    0.673 | 
     | g96701                     | B1 v -> Y ^  | OAI222X2  | 0.045 |   3.767 |    0.718 | 
     | gen_pipe[2].Pipe_Yo_reg[8] | D ^          | DFFX4     | 0.000 |   3.767 |    0.718 | 
     +------------------------------------------------------------------------------------+ 
Path 172: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.720
- Arrival Time                  3.770
= Slack Time                   -3.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.450 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.485 | 
     | g97827                     | A1N v -> Y v | AOI2BB2X2 | 0.190 |   3.724 |    0.675 | 
     | g97491                     | B1 v -> Y ^  | OAI222X2  | 0.046 |   3.770 |    0.720 | 
     | gen_pipe[2].Pipe_Xo_reg[5] | D ^          | DFFX4     | 0.000 |   3.770 |    0.720 | 
     +------------------------------------------------------------------------------------+ 
Path 173: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.190
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  3.766
= Slack Time                   -3.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.449 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.156 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.554 | 
     | g97371                      | B1 ^ -> Y v | AOI2BB2X1 | 0.107 |   3.710 |    0.661 | 
     | g96910                      | B1 v -> Y ^ | OAI222X1  | 0.056 |   3.766 |    0.717 | 
     | gen_pipe[13].Pipe_Yo_reg[5] | D ^         | DFFX4     | 0.000 |   3.766 |    0.717 | 
     +------------------------------------------------------------------------------------+ 
Path 174: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.770
= Slack Time                   -3.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.447 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.487 | 
     | g97950                     | A1N v -> Y v | AOI2BB2X2 | 0.192 |   3.726 |    0.678 | 
     | g97494                     | B1 v -> Y ^  | OAI222X2  | 0.044 |   3.770 |    0.723 | 
     | gen_pipe[2].Pipe_Yo_reg[5] | D ^          | DFFX4     | 0.000 |   3.770 |    0.723 | 
     +------------------------------------------------------------------------------------+ 
Path 175: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.192
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  3.763
= Slack Time                   -3.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.447 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.158 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.556 | 
     | g97653                      | B1 ^ -> Y v | AOI2BB2X1 | 0.099 |   3.703 |    0.656 | 
     | g97210                      | B1 v -> Y ^ | OAI222X1  | 0.060 |   3.763 |    0.716 | 
     | gen_pipe[13].Pipe_Yo_reg[4] | D ^         | DFFX4     | 0.000 |   3.763 |    0.716 | 
     +------------------------------------------------------------------------------------+ 
Path 176: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  3.766
= Slack Time                   -3.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.447 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.487 | 
     | g97647                     | A1N v -> Y v | AOI2BB2X2 | 0.189 |   3.723 |    0.676 | 
     | g97221                     | B1 v -> Y ^  | OAI222X2  | 0.043 |   3.766 |    0.719 | 
     | gen_pipe[2].Pipe_Xo_reg[6] | D ^          | DFFX4     | 0.000 |   3.766 |    0.719 | 
     +------------------------------------------------------------------------------------+ 
Path 177: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.720
- Arrival Time                  3.767
= Slack Time                   -3.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.446 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.488 | 
     | g97686                     | A1N v -> Y v | AOI2BB2X2 | 0.189 |   3.723 |    0.677 | 
     | g97225                     | B1 v -> Y ^  | OAI222X2  | 0.043 |   3.767 |    0.720 | 
     | gen_pipe[2].Pipe_Yo_reg[6] | D ^          | DFFX4     | 0.000 |   3.767 |    0.720 | 
     +------------------------------------------------------------------------------------+ 
Path 178: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.183
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  3.764
= Slack Time                   -3.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.446 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.488 | 
     | g96856                     | A1N v -> Y v | AOI2BB2X2 | 0.186 |   3.720 |    0.675 | 
     | g96428                     | B1 v -> Y ^  | OAI222X2  | 0.044 |   3.764 |    0.719 | 
     | gen_pipe[2].Pipe_Yo_reg[9] | D ^          | DFFX4     | 0.000 |   3.764 |    0.719 | 
     +------------------------------------------------------------------------------------+ 
Path 179: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.195
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.713
- Arrival Time                  3.757
= Slack Time                   -3.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.444 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.161 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.559 | 
     | g97916                      | B1 ^ -> Y v | AOI2BB2X1 | 0.098 |   3.701 |    0.657 | 
     | g97454                      | B1 v -> Y ^ | OAI222X1  | 0.056 |   3.757 |    0.713 | 
     | gen_pipe[13].Pipe_Yo_reg[3] | D ^         | DFFX4     | 0.000 |   3.757 |    0.713 | 
     +------------------------------------------------------------------------------------+ 
Path 180: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.201
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  3.762
= Slack Time                   -3.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.444 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.162 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.560 | 
     | g98203                      | B1 ^ -> Y v | AOI2BB2X1 | 0.099 |   3.703 |    0.659 | 
     | g97758                      | B1 v -> Y ^ | OAI222X1  | 0.059 |   3.762 |    0.718 | 
     | gen_pipe[13].Pipe_Yo_reg[2] | D ^         | DFFX4     | 0.000 |   3.762 |    0.718 | 
     +------------------------------------------------------------------------------------+ 
Path 181: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.062
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  3.890
= Slack Time                   -3.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.441 | 
     | g100532                      | B ^ -> Y v  | NAND2X8  | 2.605 |   3.205 |    0.164 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2 | 0.398 |   3.603 |    0.562 | 
     | g95677__5115                 | B0 ^ -> Y v | AOI221X1 | 0.099 |   3.702 |    0.661 | 
     | g95440__5115                 | A1 v -> Y ^ | OAI21X1  | 0.187 |   3.890 |    0.848 | 
     | gen_pipe[13].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   3.890 |    0.848 | 
     +------------------------------------------------------------------------------------+ 
Path 182: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.001
- Setup                         0.183
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  3.757
= Slack Time                   -3.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.439 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.495 | 
     | g96614                      | A0N v -> Y v | AOI2BB2X2 | 0.179 |   3.713 |    0.675 | 
     | g96151                      | B1 v -> Y ^  | OAI222X2  | 0.044 |   3.757 |    0.718 | 
     | gen_pipe[2].Pipe_Yo_reg[10] | D ^          | DFFX4     | 0.000 |   3.757 |    0.719 | 
     +-------------------------------------------------------------------------------------+ 
Path 183: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.001
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.742
= Slack Time                   -3.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.437 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.497 | 
     | g96601                      | A1N v -> Y v | AOI2BB2X1 | 0.161 |   3.695 |    0.658 | 
     | g96147                      | B1 v -> Y ^  | OAI222X1  | 0.046 |   3.742 |    0.705 | 
     | gen_pipe[2].Pipe_Xo_reg[10] | D ^          | DFFX4     | 0.000 |   3.742 |    0.705 | 
     +-------------------------------------------------------------------------------------+ 
Path 184: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.113
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  3.827
= Slack Time                   -3.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.435 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.383 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.667 | 
     | g95060__9945                | B0 ^ -> Y v | AOI2BB2X2 | 0.086 |   3.788 |    0.753 | 
     | g94799__7410                | B1 v -> Y ^ | OAI222X2  | 0.040 |   3.827 |    0.793 | 
     | gen_pipe[3].Pipe_Xo_reg[14] | D ^         | DFFX4     | 0.000 |   3.827 |    0.793 | 
     +------------------------------------------------------------------------------------+ 
Path 185: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.114
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  3.828
= Slack Time                   -3.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.434 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.383 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.668 | 
     | g94901__7410                | B0 ^ -> Y v | AOI2BB2X2 | 0.085 |   3.787 |    0.753 | 
     | g94680__1881                | B1 v -> Y ^ | OAI222X2  | 0.040 |   3.828 |    0.793 | 
     | gen_pipe[3].Pipe_Xo_reg[15] | D ^         | DFFX4     | 0.000 |   3.828 |    0.793 | 
     +------------------------------------------------------------------------------------+ 
Path 186: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.112
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.792
- Arrival Time                  3.824
= Slack Time                   -3.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                            |             |           |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+---------+----------| 
     |                            | ena ^       |           |       |   0.600 |   -2.433 | 
     | g101345                    | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.385 | 
     | FE_DBTC8_n_1106            | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.669 | 
     | g96294                     | B0 ^ -> Y v | AOI2BB2X2 | 0.082 |   3.784 |    0.752 | 
     | g95829__2346               | B1 v -> Y ^ | OAI222X2  | 0.040 |   3.824 |    0.792 | 
     | gen_pipe[3].Pipe_Xo_reg[9] | D ^         | DFFX4     | 0.000 |   3.824 |    0.792 | 
     +-----------------------------------------------------------------------------------+ 
Path 187: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.751
= Slack Time                   -3.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.428 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.177 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.575 | 
     | g97368                      | B0 ^ -> Y v | AOI2BB2X1 | 0.096 |   3.699 |    0.671 | 
     | g96911                      | B1 v -> Y ^ | OAI222X2  | 0.052 |   3.751 |    0.723 | 
     | gen_pipe[13].Pipe_Xo_reg[5] | D ^         | DFFX4     | 0.000 |   3.751 |    0.723 | 
     +------------------------------------------------------------------------------------+ 
Path 188: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.732
= Slack Time                   -3.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.428 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.506 | 
     | g96325                      | A0N v -> Y v | AOI2BB2X1 | 0.148 |   3.682 |    0.654 | 
     | g95883__9945                | B1 v -> Y ^  | OAI222X1  | 0.049 |   3.731 |    0.703 | 
     | gen_pipe[2].Pipe_Xo_reg[11] | D ^          | DFFX4     | 0.000 |   3.732 |    0.704 | 
     +-------------------------------------------------------------------------------------+ 
Path 189: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.195
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.713
- Arrival Time                  3.741
= Slack Time                   -3.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.428 | 
     | g100532                      | B ^ -> Y v  | NAND2X8  | 2.605 |   3.205 |    0.178 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2 | 0.398 |   3.603 |    0.576 | 
     | g96070                       | A0 ^ -> Y v | AOI21X1  | 0.094 |   3.697 |    0.669 | 
     | g95629__6131                 | C1 v -> Y ^ | OAI222X1 | 0.043 |   3.741 |    0.713 | 
     | gen_pipe[13].Pipe_Xo_reg[17] | D ^         | DFFX4    | 0.000 |   3.741 |    0.713 | 
     +------------------------------------------------------------------------------------+ 
Path 190: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.816
- Arrival Time                  3.843
= Slack Time                   -3.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.427 | 
     | g101344                    | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.549 | 
     | g98520                     | A1 v -> Y ^ | OAI222X1 | 0.267 |   3.843 |    0.816 | 
     | gen_pipe[3].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   3.843 |    0.816 | 
     +----------------------------------------------------------------------------------+ 
Path 191: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.201
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  3.744
= Slack Time                   -3.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.427 | 
     | g100532                      | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.179 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.577 | 
     | g95911__9315                 | B0 ^ -> Y v | AOI2BB2X1 | 0.090 |   3.693 |    0.667 | 
     | g95439__1881                 | B1 v -> Y ^ | OAI222X1  | 0.051 |   3.744 |    0.718 | 
     | gen_pipe[13].Pipe_Yo_reg[15] | D ^         | DFFX4     | 0.000 |   3.744 |    0.718 | 
     +-------------------------------------------------------------------------------------+ 
Path 192: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.003
- Setup                         0.201
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.701
- Arrival Time                  3.728
= Slack Time                   -3.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.426 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.508 | 
     | g96062                      | A0N v -> Y v | AOI2BB2X1 | 0.144 |   3.678 |    0.651 | 
     | g95616__5107                | B1 v -> Y ^  | OAI222X1  | 0.050 |   3.727 |    0.701 | 
     | gen_pipe[2].Pipe_Xo_reg[12] | D ^          | DFFX4     | 0.000 |   3.728 |    0.701 | 
     +-------------------------------------------------------------------------------------+ 
Path 193: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.845
= Slack Time                   -3.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.426 | 
     | g101344                    | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.549 | 
     | g97784                     | A1 v -> Y ^ | OAI222X1 | 0.270 |   3.845 |    0.819 | 
     | gen_pipe[3].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   3.845 |    0.819 | 
     +----------------------------------------------------------------------------------+ 
Path 194: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.001
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.730
= Slack Time                   -3.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.425 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.509 | 
     | g96317                      | A0N v -> Y v | AOI2BB2X1 | 0.149 |   3.683 |    0.658 | 
     | g95893__4319                | B1 v -> Y ^  | OAI222X1  | 0.047 |   3.730 |    0.705 | 
     | gen_pipe[2].Pipe_Yo_reg[11] | D ^          | DFFX4     | 0.000 |   3.730 |    0.705 | 
     +-------------------------------------------------------------------------------------+ 
Path 195: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.190
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  3.742
= Slack Time                   -3.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.424 | 
     | g100532                      | B ^ -> Y v  | NAND2X8  | 2.605 |   3.205 |    0.181 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2 | 0.398 |   3.603 |    0.579 | 
     | g95913__2883                 | A0 ^ -> Y v | AOI21X1  | 0.094 |   3.697 |    0.673 | 
     | g95512__4733                 | C1 v -> Y ^ | OAI222X1 | 0.044 |   3.742 |    0.717 | 
     | gen_pipe[13].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   3.742 |    0.717 | 
     +------------------------------------------------------------------------------------+ 
Path 196: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.201
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  3.742
= Slack Time                   -3.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.424 | 
     | g100532                      | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.181 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.579 | 
     | g95766__5107                 | B0 ^ -> Y v | AOI2BB2X1 | 0.089 |   3.693 |    0.668 | 
     | g95339__3680                 | B1 v -> Y ^ | OAI222X1  | 0.049 |   3.742 |    0.717 | 
     | gen_pipe[13].Pipe_Yo_reg[16] | D ^         | DFFX4     | 0.000 |   3.742 |    0.718 | 
     +-------------------------------------------------------------------------------------+ 
Path 197: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  3.747
= Slack Time                   -3.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.424 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.182 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.580 | 
     | g96858                      | B0 ^ -> Y v | AOI2BB2X1 | 0.095 |   3.699 |    0.675 | 
     | g96362                      | B1 v -> Y ^ | OAI222X2  | 0.049 |   3.747 |    0.724 | 
     | gen_pipe[13].Pipe_Yo_reg[7] | D ^         | DFFX4     | 0.000 |   3.747 |    0.724 | 
     +------------------------------------------------------------------------------------+ 
Path 198: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.842
= Slack Time                   -3.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.423 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.552 | 
     | g96973                      | A1 v -> Y ^ | OAI222X1 | 0.267 |   3.842 |    0.819 | 
     | gen_pipe[3].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   3.842 |    0.819 | 
     +-----------------------------------------------------------------------------------+ 
Path 199: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  3.840
= Slack Time                   -3.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.423 | 
     | g101344                    | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.552 | 
     | g98222                     | A1 v -> Y ^ | OAI222X1 | 0.265 |   3.840 |    0.817 | 
     | gen_pipe[3].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   3.840 |    0.817 | 
     +----------------------------------------------------------------------------------+ 
Path 200: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.201
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.701
- Arrival Time                  3.724
= Slack Time                   -3.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.423 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.511 | 
     | g95783__4733                | A0N v -> Y v | AOI2BB2X1 | 0.144 |   3.678 |    0.655 | 
     | g95377__7410                | B1 v -> Y ^  | OAI222X1  | 0.046 |   3.723 |    0.701 | 
     | gen_pipe[2].Pipe_Yo_reg[13] | D ^          | DFFX4     | 0.000 |   3.724 |    0.701 | 
     +-------------------------------------------------------------------------------------+ 
Path 201: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.188
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.745
= Slack Time                   -3.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.422 | 
     | g100532                      | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.183 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.581 | 
     | g96044                       | B0 ^ -> Y v | AOI2BB2X1 | 0.095 |   3.698 |    0.676 | 
     | g95561__6783                 | B1 v -> Y ^ | OAI222X2  | 0.047 |   3.745 |    0.723 | 
     | gen_pipe[13].Pipe_Yo_reg[13] | D ^         | DFFX4     | 0.000 |   3.745 |    0.723 | 
     +-------------------------------------------------------------------------------------+ 
Path 202: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.841
= Slack Time                   -3.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.422 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.554 | 
     | g97391                      | A1 v -> Y ^ | OAI222X1 | 0.265 |   3.841 |    0.819 | 
     | gen_pipe[3].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   3.841 |    0.819 | 
     +-----------------------------------------------------------------------------------+ 
Path 203: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.188
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.745
= Slack Time                   -3.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.422 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.184 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.582 | 
     | g96300                      | B0 ^ -> Y v | AOI2BB2X1 | 0.094 |   3.697 |    0.676 | 
     | g95825__9315                | B1 v -> Y ^ | OAI222X2  | 0.047 |   3.745 |    0.723 | 
     | gen_pipe[13].Pipe_Yo_reg[9] | D ^         | DFFX4     | 0.000 |   3.745 |    0.723 | 
     +------------------------------------------------------------------------------------+ 
Path 204: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.188
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.744
= Slack Time                   -3.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.421 | 
     | g100532                      | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.184 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.582 | 
     | g96166                       | B0 ^ -> Y v | AOI2BB2X1 | 0.094 |   3.697 |    0.676 | 
     | g95676__1881                 | B1 v -> Y ^ | OAI222X2  | 0.047 |   3.744 |    0.723 | 
     | gen_pipe[13].Pipe_Yo_reg[11] | D ^         | DFFX4     | 0.000 |   3.744 |    0.723 | 
     +-------------------------------------------------------------------------------------+ 
Path 205: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  3.743
= Slack Time                   -3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.419 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.186 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.584 | 
     | g97105                      | B1 ^ -> Y v | AOI2BB2X2 | 0.091 |   3.694 |    0.675 | 
     | g96655                      | B1 v -> Y ^ | OAI222X2  | 0.049 |   3.743 |    0.723 | 
     | gen_pipe[13].Pipe_Yo_reg[6] | D ^         | DFFX4     | 0.000 |   3.743 |    0.724 | 
     +------------------------------------------------------------------------------------+ 
Path 206: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.188
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.742
= Slack Time                   -3.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.419 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.186 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.584 | 
     | g96585                      | B0 ^ -> Y v | AOI2BB2X1 | 0.093 |   3.696 |    0.677 | 
     | g96105                      | B1 v -> Y ^ | OAI222X2  | 0.046 |   3.742 |    0.723 | 
     | gen_pipe[13].Pipe_Yo_reg[8] | D ^         | DFFX4     | 0.000 |   3.742 |    0.723 | 
     +------------------------------------------------------------------------------------+ 
Path 207: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.202
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.702
- Arrival Time                  3.720
= Slack Time                   -3.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.417 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.517 | 
     | g95511__7482                | A0N v -> Y v | AOI2BB2X1 | 0.140 |   3.674 |    0.656 | 
     | g95149__5107                | B1 v -> Y ^  | OAI222X1  | 0.046 |   3.719 |    0.702 | 
     | gen_pipe[2].Pipe_Yo_reg[14] | D ^          | DFFX4     | 0.000 |   3.720 |    0.702 | 
     +-------------------------------------------------------------------------------------+ 
Path 208: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.188
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.738
= Slack Time                   -3.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.415 | 
     | g100532                      | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.190 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.588 | 
     | g95388__1617                 | B0 ^ -> Y v | AOI2BB2X1 | 0.088 |   3.692 |    0.676 | 
     | g95017__2802                 | B1 v -> Y ^ | OAI222X2  | 0.046 |   3.738 |    0.723 | 
     | gen_pipe[13].Pipe_Yo_reg[19] | D ^         | DFFX4     | 0.000 |   3.738 |    0.723 | 
     +-------------------------------------------------------------------------------------+ 
Path 209: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  3.725
= Slack Time                   -3.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.415 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.519 | 
     | g94561__2802                | A0 v -> Y ^ | OAI222X1 | 0.191 |   3.725 |    0.710 | 
     | gen_pipe[2].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   3.725 |    0.710 | 
     +-----------------------------------------------------------------------------------+ 
Path 210: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.732
- Arrival Time                  3.746
= Slack Time                   -3.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.414 | 
     | g100532                      | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.191 | 
     | FE_DBTC3_n_2064              | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.589 | 
     | g95514__9315                 | B0 ^ -> Y v | AOI2BB2X1 | 0.096 |   3.699 |    0.685 | 
     | g95117__1881                 | B1 v -> Y ^ | OAI222X2  | 0.047 |   3.746 |    0.732 | 
     | gen_pipe[13].Pipe_Yo_reg[17] | D ^         | DFFX4     | 0.000 |   3.746 |    0.732 | 
     +-------------------------------------------------------------------------------------+ 
Path 211: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  3.723
= Slack Time                   -3.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.413 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.521 | 
     | g94663__8428                | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.722 |    0.710 | 
     | gen_pipe[2].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   3.723 |    0.710 | 
     +-----------------------------------------------------------------------------------+ 
Path 212: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  3.728
= Slack Time                   -3.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.412 | 
     | g100530                    | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.522 | 
     | g99922                     | A v -> Y ^  | CLKINVX4 | 0.095 |   3.629 |    0.617 | 
     | g98515                     | B0 ^ -> Y v | AOI21X1  | 0.044 |   3.673 |    0.661 | 
     | g98041                     | A1 v -> Y ^ | OAI221X1 | 0.055 |   3.728 |    0.716 | 
     | gen_pipe[2].Pipe_Xo_reg[3] | D ^         | DFFX4    | 0.000 |   3.728 |    0.716 | 
     +----------------------------------------------------------------------------------+ 
Path 213: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.836
- Arrival Time                  3.847
= Slack Time                   -3.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.411 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.407 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.691 | 
     | g94623__1617                | B0 ^ -> Y v | AOI2BB2X1 | 0.098 |   3.800 |    0.789 | 
     | g94509__3680                | B1 v -> Y ^ | OAI222X1  | 0.046 |   3.846 |    0.835 | 
     | gen_pipe[3].Pipe_Yo_reg[18] | D ^         | DFFX2     | 0.000 |   3.847 |    0.836 | 
     +------------------------------------------------------------------------------------+ 
Path 214: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[14].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.170
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.746
- Arrival Time                  3.756
= Slack Time                   -3.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.410 | 
     | g101338                      | B ^ -> Y v  | NAND2X8   | 2.817 |   3.417 |    0.407 | 
     | g100740                      | A v -> Y ^  | CLKINVX6  | 0.207 |   3.624 |    0.614 | 
     | g96311                       | B0 ^ -> Y v | AOI2BB2X1 | 0.086 |   3.710 |    0.700 | 
     | g95908__7482                 | A1 v -> Y ^ | OAI222X2  | 0.046 |   3.756 |    0.746 | 
     | gen_pipe[14].Pipe_Yo_reg[19] | D ^         | DFFX4     | 0.000 |   3.756 |    0.746 | 
     +-------------------------------------------------------------------------------------+ 
Path 215: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.117
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  3.785
= Slack Time                   -2.999
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.399 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.577 | 
     | g95617__6260                | A0 v -> Y ^ | OAI222X1 | 0.209 |   3.785 |    0.786 | 
     | gen_pipe[3].Pipe_Yo_reg[11] | D ^         | DFFX4    | 0.000 |   3.785 |    0.786 | 
     +-----------------------------------------------------------------------------------+ 
Path 216: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.837
- Arrival Time                  3.833
= Slack Time                   -2.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.396 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.422 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.706 | 
     | g94775__8246                | B0 ^ -> Y v | AOI2BB2X2 | 0.089 |   3.791 |    0.795 | 
     | g94591__5115                | B1 v -> Y ^ | OAI222X2  | 0.042 |   3.832 |    0.837 | 
     | gen_pipe[3].Pipe_Xo_reg[16] | D ^         | DFFX2     | 0.000 |   3.833 |    0.837 | 
     +------------------------------------------------------------------------------------+ 
Path 217: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.044
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.847
- Arrival Time                  3.843
= Slack Time                   -2.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.395 | 
     | g100534                      | B ^ -> Y v  | NAND2X8  | 2.654 |   3.254 |    0.258 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2 | 0.413 |   3.667 |    0.671 | 
     | g94493__8428                 | C0 ^ -> Y v | OAI211X1 | 0.133 |   3.799 |    0.804 | 
     | g94292__1617                 | B0 v -> Y ^ | OAI211X1 | 0.043 |   3.843 |    0.847 | 
     | gen_pipe[12].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   3.843 |    0.847 | 
     +------------------------------------------------------------------------------------+ 
Path 218: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.835
- Arrival Time                  3.830
= Slack Time                   -2.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.395 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.423 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.707 | 
     | g96039                      | B0 ^ -> Y v | AOI2BB2X2 | 0.084 |   3.786 |    0.791 | 
     | g95564__2802                | B1 v -> Y ^ | OAI222X2  | 0.044 |   3.830 |    0.835 | 
     | gen_pipe[3].Pipe_Xo_reg[10] | D ^         | DFFX2     | 0.000 |   3.830 |    0.835 | 
     +------------------------------------------------------------------------------------+ 
Path 219: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.686
- Arrival Time                  3.679
= Slack Time                   -2.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.393 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.481 | 
     | g94655__1666                 | A0 v -> Y ^ | OAI222X1 | 0.205 |   3.679 |    0.686 | 
     | gen_pipe[14].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   3.679 |    0.686 | 
     +------------------------------------------------------------------------------------+ 
Path 220: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.688
- Arrival Time                  3.681
= Slack Time                   -2.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.392 | 
     | g101337                     | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.481 | 
     | g95773__1617                | A0 v -> Y ^ | OAI222X1 | 0.207 |   3.681 |    0.688 | 
     | gen_pipe[14].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   3.681 |    0.688 | 
     +-----------------------------------------------------------------------------------+ 
Path 221: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.834
- Arrival Time                  3.826
= Slack Time                   -2.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.392 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.425 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.710 | 
     | g95761__1666                | B0 ^ -> Y v | AOI2BB2X2 | 0.083 |   3.785 |    0.793 | 
     | g95338__6783                | B1 v -> Y ^ | OAI222X2  | 0.041 |   3.826 |    0.833 | 
     | gen_pipe[3].Pipe_Xo_reg[11] | D ^         | DFFX2     | 0.000 |   3.826 |    0.834 | 
     +------------------------------------------------------------------------------------+ 
Path 222: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  3.709
= Slack Time                   -2.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.392 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.275 | 
     | g95810__5115                 | A0 v -> Y ^ | OAI22X4  | 0.156 |   3.423 |    0.431 | 
     | g95429__5526                 | C0 ^ -> Y v | AOI211X1 | 0.052 |   3.475 |    0.483 | 
     | g95191__8428                 | A1 v -> Y ^ | OAI221X1 | 0.234 |   3.709 |    0.717 | 
     | gen_pipe[11].Pipe_Xo_reg[14] | D ^         | DFFX4    | 0.000 |   3.709 |    0.717 | 
     +------------------------------------------------------------------------------------+ 
Path 223: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  3.711
= Slack Time                   -2.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.392 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.389 | 
     | g96180                       | A0 v -> Y ^ | OAI22X2  | 0.196 |   3.577 |    0.586 | 
     | g95945__1881                 | B ^ -> Y v  | NAND2BXL | 0.082 |   3.660 |    0.668 | 
     | g95631__5115                 | B1 v -> Y ^ | OAI222X1 | 0.051 |   3.710 |    0.719 | 
     | gen_pipe[13].Pipe_Xo_reg[14] | D ^         | DFFX4    | 0.000 |   3.711 |    0.719 | 
     +------------------------------------------------------------------------------------+ 
Path 224: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.687
- Arrival Time                  3.678
= Slack Time                   -2.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.392 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.482 | 
     | g94834__4733                 | A0 v -> Y ^ | OAI222X1 | 0.204 |   3.678 |    0.687 | 
     | gen_pipe[14].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   3.678 |    0.687 | 
     +------------------------------------------------------------------------------------+ 
Path 225: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.686
- Arrival Time                  3.678
= Slack Time                   -2.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.391 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.482 | 
     | g94518__1881                 | A0 v -> Y ^ | OAI222X1 | 0.204 |   3.678 |    0.686 | 
     | gen_pipe[14].Pipe_Zo_reg[14] | D ^         | DFFX4    | 0.000 |   3.678 |    0.686 | 
     +------------------------------------------------------------------------------------+ 
Path 226: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.688
- Arrival Time                  3.679
= Slack Time                   -2.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.391 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.483 | 
     | g95394__6131                 | A0 v -> Y ^ | OAI222X1 | 0.205 |   3.679 |    0.688 | 
     | gen_pipe[14].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   3.679 |    0.688 | 
     +------------------------------------------------------------------------------------+ 
Path 227: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.687
- Arrival Time                  3.678
= Slack Time                   -2.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.391 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.483 | 
     | g95064__7410                 | A0 v -> Y ^ | OAI222X1 | 0.204 |   3.678 |    0.687 | 
     | gen_pipe[14].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   3.678 |    0.687 | 
     +------------------------------------------------------------------------------------+ 
Path 228: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.835
- Arrival Time                  3.826
= Slack Time                   -2.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.391 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.427 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.711 | 
     | g95266__3680                | B0 ^ -> Y v | AOI2BB2X2 | 0.084 |   3.786 |    0.795 | 
     | g94979__7098                | B1 v -> Y ^ | OAI222X2  | 0.040 |   3.826 |    0.835 | 
     | gen_pipe[3].Pipe_Xo_reg[13] | D ^         | DFFX2     | 0.000 |   3.826 |    0.835 | 
     +------------------------------------------------------------------------------------+ 
Path 229: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.834
- Arrival Time                  3.825
= Slack Time                   -2.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.390 | 
     | g101345                     | B ^ -> Y v  | NAND2X8   | 2.818 |   3.418 |    0.427 | 
     | FE_DBTC8_n_1106             | A v -> Y ^  | INVX6     | 0.284 |   3.702 |    0.712 | 
     | g95510__5115                | B0 ^ -> Y v | AOI2BB2X2 | 0.083 |   3.785 |    0.795 | 
     | g95118__5115                | B1 v -> Y ^ | OAI222X2  | 0.039 |   3.824 |    0.834 | 
     | gen_pipe[3].Pipe_Xo_reg[12] | D ^         | DFFX2     | 0.000 |   3.825 |    0.834 | 
     +------------------------------------------------------------------------------------+ 
Path 230: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.689
- Arrival Time                  3.679
= Slack Time                   -2.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.390 | 
     | g101337                     | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.484 | 
     | g96173                      | A0 v -> Y ^ | OAI222X1 | 0.205 |   3.679 |    0.689 | 
     | gen_pipe[14].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   3.679 |    0.689 | 
     +-----------------------------------------------------------------------------------+ 
Path 231: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.724
- Arrival Time                  3.712
= Slack Time                   -2.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.388 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.375 | 
     | g98931                      | A1 v -> Y ^ | OAI22X1  | 0.215 |   3.579 |    0.591 | 
     | g98625                      | C ^ -> Y v  | NAND3BX1 | 0.094 |   3.673 |    0.685 | 
     | g98123                      | B0 v -> Y ^ | OAI211X1 | 0.038 |   3.712 |    0.724 | 
     | gen_pipe[12].Pipe_Yo_reg[1] | D ^         | DFFX4    | 0.000 |   3.712 |    0.724 | 
     +-----------------------------------------------------------------------------------+ 
Path 232: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.170
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.747
- Arrival Time                  3.735
= Slack Time                   -2.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.388 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.068 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.429 | 
     | gen_pipe[10].Pipe_g10262          | A0 ^ -> Y v | AOI222X1 | 0.109 |   3.526 |    0.539 | 
     | gen_pipe[10].Pipe_g10210          | A1 v -> Y ^ | OAI221X2 | 0.208 |   3.734 |    0.747 | 
     | gen_pipe[10].Pipe_Xo_reg[16]      | D ^         | DFFX4    | 0.000 |   3.735 |    0.747 | 
     +-----------------------------------------------------------------------------------------+ 
Path 233: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  3.774
= Slack Time                   -2.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.386 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.589 | 
     | g94283__2398                | A0 v -> Y ^ | OAI222X1 | 0.199 |   3.774 |    0.788 | 
     | gen_pipe[3].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   3.774 |    0.788 | 
     +-----------------------------------------------------------------------------------+ 
Path 234: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  3.772
= Slack Time                   -2.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.384 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.592 | 
     | g94514__8246                | A0 v -> Y ^ | OAI222X1 | 0.196 |   3.772 |    0.788 | 
     | gen_pipe[3].Pipe_Xo_reg[17] | D ^         | DFFX4    | 0.000 |   3.772 |    0.788 | 
     +-----------------------------------------------------------------------------------+ 
Path 235: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  3.770
= Slack Time                   -2.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.381 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.594 | 
     | g94337__8428                | A0 v -> Y ^ | OAI222X1 | 0.194 |   3.769 |    0.788 | 
     | gen_pipe[3].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   3.770 |    0.788 | 
     +-----------------------------------------------------------------------------------+ 
Path 236: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.828
- Arrival Time                  3.806
= Slack Time                   -2.978
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.378 | 
     | g100534                      | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.275 | 
     | FE_DBTC4_n_1168              | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.688 | 
     | g96460                       | B0 ^ -> Y v | AOI2BB2X4 | 0.086 |   3.752 |    0.774 | 
     | g96026                       | B1 v -> Y ^ | OAI222X1  | 0.054 |   3.806 |    0.828 | 
     | gen_pipe[12].Pipe_Xo_reg[12] | D ^         | DFFX2     | 0.000 |   3.806 |    0.828 | 
     +-------------------------------------------------------------------------------------+ 
Path 237: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.789
- Arrival Time                  3.764
= Slack Time                   -2.976
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.376 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.600 | 
     | g94408__4733                | A0 v -> Y ^ | OAI222X1 | 0.189 |   3.764 |    0.789 | 
     | gen_pipe[3].Pipe_Xo_reg[18] | D ^         | DFFX4    | 0.000 |   3.764 |    0.789 | 
     +-----------------------------------------------------------------------------------+ 
Path 238: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.794
= Slack Time                   -2.975
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.375 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.559 | 
     | g98644                      | A1 v -> Y ^ | OAI222X1 | 0.260 |   3.794 |    0.819 | 
     | gen_pipe[2].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   3.794 |    0.819 | 
     +-----------------------------------------------------------------------------------+ 
Path 239: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.834
- Arrival Time                  3.808
= Slack Time                   -2.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.374 | 
     | g100534                     | B ^ -> Y v  | NAND2X8   | 2.654 |   3.254 |    0.280 | 
     | FE_DBTC4_n_1168             | A v -> Y ^  | CLKINVX2  | 0.413 |   3.667 |    0.692 | 
     | g96846                      | B0 ^ -> Y v | AOI2BB2X1 | 0.090 |   3.756 |    0.782 | 
     | g96372                      | B1 v -> Y ^ | OAI222X1  | 0.051 |   3.808 |    0.834 | 
     | gen_pipe[12].Pipe_Xo_reg[7] | D ^         | DFFX2     | 0.000 |   3.808 |    0.834 | 
     +------------------------------------------------------------------------------------+ 
Path 240: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.818
- Arrival Time                  3.776
= Slack Time                   -2.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.357 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.618 | 
     | g96602                      | A0 v -> Y ^ | OAI222X1 | 0.201 |   3.776 |    0.818 | 
     | gen_pipe[3].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   3.776 |    0.818 | 
     +-----------------------------------------------------------------------------------+ 
Path 241: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.818
- Arrival Time                  3.775
= Slack Time                   -2.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.356 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.619 | 
     | g96164                      | A0 v -> Y ^ | OAI222X1 | 0.199 |   3.775 |    0.818 | 
     | gen_pipe[3].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   3.775 |    0.818 | 
     +-----------------------------------------------------------------------------------+ 
Path 242: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  3.767
= Slack Time                   -2.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.354 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.581 | 
     | g97120                     | A1N v -> Y v | AOI2BB2X2 | 0.186 |   3.720 |    0.767 | 
     | g96697                     | B1 v -> Y ^  | OAI222X2  | 0.046 |   3.767 |    0.813 | 
     | gen_pipe[2].Pipe_Xo_reg[8] | D ^          | DFFX2     | 0.000 |   3.767 |    0.813 | 
     +------------------------------------------------------------------------------------+ 
Path 243: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.818
- Arrival Time                  3.770
= Slack Time                   -2.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.352 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.582 | 
     | g97384                     | A1N v -> Y v | AOI2BB2X2 | 0.190 |   3.724 |    0.773 | 
     | g96952                     | B1 v -> Y ^  | OAI222X2  | 0.045 |   3.770 |    0.818 | 
     | gen_pipe[2].Pipe_Xo_reg[7] | D ^          | DFFX2     | 0.000 |   3.770 |    0.818 | 
     +------------------------------------------------------------------------------------+ 
Path 244: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.820
- Arrival Time                  3.769
= Slack Time                   -2.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.349 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.585 | 
     | g97401                     | A1N v -> Y v | AOI2BB2X2 | 0.190 |   3.724 |    0.775 | 
     | g96958                     | B1 v -> Y ^  | OAI222X2  | 0.045 |   3.769 |    0.820 | 
     | gen_pipe[2].Pipe_Yo_reg[7] | D ^          | DFFX2     | 0.000 |   3.769 |    0.820 | 
     +------------------------------------------------------------------------------------+ 
Path 245: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.828
- Arrival Time                  3.777
= Slack Time                   -2.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.348 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.627 | 
     | g95780__1881                | A0 v -> Y ^ | OAI222X1 | 0.201 |   3.777 |    0.828 | 
     | gen_pipe[3].Pipe_Zo_reg[14] | D ^         | DFFX2    | 0.000 |   3.777 |    0.828 | 
     +-----------------------------------------------------------------------------------+ 
Path 246: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.686
- Arrival Time                  3.634
= Slack Time                   -2.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.348 | 
     | g101340                     | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.433 | 
     | g96586                      | A1 v -> Y ^ | OAI222X1 | 0.253 |   3.634 |    0.686 | 
     | gen_pipe[13].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   3.634 |    0.686 | 
     +-----------------------------------------------------------------------------------+ 
Path 247: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.828
- Arrival Time                  3.776
= Slack Time                   -2.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.347 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.628 | 
     | g95073__5526                | A0 v -> Y ^ | OAI222X1 | 0.200 |   3.776 |    0.828 | 
     | gen_pipe[3].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   3.776 |    0.828 | 
     +-----------------------------------------------------------------------------------+ 
Path 248: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.828
- Arrival Time                  3.775
= Slack Time                   -2.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.347 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.628 | 
     | g95392__8246                | A0 v -> Y ^ | OAI222X1 | 0.200 |   3.775 |    0.828 | 
     | gen_pipe[3].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   3.775 |    0.828 | 
     +-----------------------------------------------------------------------------------+ 
Path 249: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  3.775
= Slack Time                   -2.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.347 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.629 | 
     | g94842__6417                | A0 v -> Y ^ | OAI222X1 | 0.200 |   3.775 |    0.829 | 
     | gen_pipe[3].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   3.775 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 250: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  3.775
= Slack Time                   -2.946
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.346 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.629 | 
     | g94662__4319                | A0 v -> Y ^ | OAI222X1 | 0.200 |   3.775 |    0.829 | 
     | gen_pipe[3].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   3.775 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 251: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  3.775
= Slack Time                   -2.946
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.346 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.629 | 
     | g94556__8428                | A0 v -> Y ^ | OAI222X1 | 0.200 |   3.775 |    0.829 | 
     | gen_pipe[3].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   3.775 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 252: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[14].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  3.664
= Slack Time                   -2.946
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.346 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.528 | 
     | g96447                       | A0 v -> Y ^ | OAI222X1 | 0.190 |   3.664 |    0.718 | 
     | gen_pipe[14].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   3.664 |    0.718 | 
     +------------------------------------------------------------------------------------+ 
Path 253: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.688
- Arrival Time                  3.633
= Slack Time                   -2.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.345 | 
     | g101340                     | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.436 | 
     | g96968                      | A1 v -> Y ^ | OAI222X1 | 0.253 |   3.633 |    0.688 | 
     | gen_pipe[13].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   3.633 |    0.688 | 
     +-----------------------------------------------------------------------------------+ 
Path 254: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.192
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.690
- Arrival Time                  3.634
= Slack Time                   -2.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.345 | 
     | g101340                     | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.436 | 
     | g97376                      | A1 v -> Y ^ | OAI222X1 | 0.253 |   3.634 |    0.690 | 
     | gen_pipe[13].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   3.634 |    0.690 | 
     +-----------------------------------------------------------------------------------+ 
Path 255: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.192
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.690
- Arrival Time                  3.633
= Slack Time                   -2.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.342 | 
     | g101340                     | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.438 | 
     | g97787                      | A1 v -> Y ^ | OAI222X1 | 0.252 |   3.633 |    0.690 | 
     | gen_pipe[13].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   3.633 |    0.690 | 
     +-----------------------------------------------------------------------------------+ 
Path 256: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.001
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  3.755
= Slack Time                   -2.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -2.342 | 
     | g100530                    | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.592 | 
     | g96871                     | A1N v -> Y v | AOI2BB2X2 | 0.183 |   3.717 |    0.774 | 
     | g96423                     | C1 v -> Y ^  | OAI222X2  | 0.039 |   3.755 |    0.813 | 
     | gen_pipe[2].Pipe_Xo_reg[9] | D ^          | DFFX2     | 0.000 |   3.755 |    0.813 | 
     +------------------------------------------------------------------------------------+ 
Path 257: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[14].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  3.661
= Slack Time                   -2.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.341 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.533 | 
     | g96712                       | A0 v -> Y ^ | OAI222X1 | 0.187 |   3.661 |    0.719 | 
     | gen_pipe[14].Pipe_Yo_reg[15] | D ^         | DFFX4    | 0.000 |   3.661 |    0.719 | 
     +------------------------------------------------------------------------------------+ 
Path 258: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.192
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.693
- Arrival Time                  3.634
= Slack Time                   -2.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.340 | 
     | g101340                     | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.441 | 
     | g98533                      | A1 v -> Y ^ | OAI222X1 | 0.253 |   3.633 |    0.693 | 
     | gen_pipe[13].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   3.634 |    0.693 | 
     +-----------------------------------------------------------------------------------+ 
Path 259: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.192
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.692
- Arrival Time                  3.631
= Slack Time                   -2.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.339 | 
     | g101340                     | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.442 | 
     | g98206                      | A1 v -> Y ^ | OAI222X1 | 0.250 |   3.631 |    0.692 | 
     | gen_pipe[13].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   3.631 |    0.692 | 
     +-----------------------------------------------------------------------------------+ 
Path 260: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  3.666
= Slack Time                   -2.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.339 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.328 | 
     | g95810__5115                 | A0 v -> Y ^ | OAI22X4  | 0.156 |   3.423 |    0.484 | 
     | g95496__8428                 | C0 ^ -> Y v | AOI211X2 | 0.043 |   3.466 |    0.527 | 
     | g95190__4319                 | A1 v -> Y ^ | OAI221X1 | 0.200 |   3.666 |    0.728 | 
     | gen_pipe[11].Pipe_Xo_reg[15] | D ^         | DFFX4    | 0.000 |   3.666 |    0.728 | 
     +------------------------------------------------------------------------------------+ 
Path 261: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.821
- Arrival Time                  3.753
= Slack Time                   -2.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.332 | 
     | g101338                      | B ^ -> Y v  | NAND2X8   | 2.817 |   3.417 |    0.485 | 
     | g100740                      | A v -> Y ^  | CLKINVX6  | 0.207 |   3.624 |    0.692 | 
     | g96456                       | B0 ^ -> Y v | AOI2BB2X2 | 0.083 |   3.707 |    0.775 | 
     | g96047                       | B1 v -> Y ^ | OAI222X1  | 0.046 |   3.753 |    0.821 | 
     | gen_pipe[14].Pipe_Xo_reg[17] | D ^         | DFFX2     | 0.000 |   3.753 |    0.821 | 
     +-------------------------------------------------------------------------------------+ 
Path 262: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.750
= Slack Time                   -2.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.332 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.274 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.672 | 
     | g96725                      | B0 ^ -> Y v | AOI2BB2X2 | 0.090 |   3.693 |    0.762 | 
     | g96298                      | B1 v -> Y ^ | OAI222X1  | 0.057 |   3.750 |    0.819 | 
     | gen_pipe[13].Pipe_Xo_reg[9] | D ^         | DFFX2     | 0.000 |   3.750 |    0.819 | 
     +------------------------------------------------------------------------------------+ 
Path 263: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.836
- Arrival Time                  3.768
= Slack Time                   -2.931
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.331 | 
     | g101344                     | B ^ -> Y v  | NAND2X8  | 2.975 |   3.575 |    0.644 | 
     | g94438__6783                | A0 v -> Y ^ | OAI222X1 | 0.192 |   3.767 |    0.836 | 
     | gen_pipe[3].Pipe_Yo_reg[20] | D ^         | DFFX2    | 0.000 |   3.768 |    0.836 | 
     +-----------------------------------------------------------------------------------+ 
Path 264: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.822
- Arrival Time                  3.750
= Slack Time                   -2.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.328 | 
     | g101338                     | B ^ -> Y v  | NAND2X8  | 2.817 |   3.417 |    0.489 | 
     | g100740                     | A v -> Y ^  | CLKINVX6 | 0.207 |   3.624 |    0.696 | 
     | g97144                      | A0 ^ -> Y v | AOI21X1  | 0.086 |   3.709 |    0.781 | 
     | g96710                      | B1 v -> Y ^ | OAI222X1 | 0.041 |   3.750 |    0.822 | 
     | gen_pipe[14].Pipe_Xo_reg[6] | D ^         | DFFX2    | 0.000 |   3.750 |    0.822 | 
     +-----------------------------------------------------------------------------------+ 
Path 265: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  3.721
= Slack Time                   -2.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.328 | 
     | g101338                      | B ^ -> Y v  | NAND2X8   | 2.817 |   3.417 |    0.489 | 
     | g100740                      | A v -> Y ^  | CLKINVX6  | 0.207 |   3.624 |    0.696 | 
     | g94251__5122                 | B0 ^ -> Y v | AOI2BB2X1 | 0.068 |   3.692 |    0.764 | 
     | g94241__1617                 | C0 v -> Y ^ | OAI221X1  | 0.029 |   3.721 |    0.793 | 
     | gen_pipe[14].Pipe_Zo_reg[18] | D ^         | DFFX2     | 0.000 |   3.721 |    0.793 | 
     +-------------------------------------------------------------------------------------+ 
Path 266: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.746
= Slack Time                   -2.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.328 | 
     | g100532                     | B ^ -> Y v  | NAND2X8  | 2.605 |   3.205 |    0.278 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2 | 0.398 |   3.603 |    0.676 | 
     | g96876                      | A0 ^ -> Y v | AOI21X1  | 0.090 |   3.693 |    0.766 | 
     | g96441                      | B1 v -> Y ^ | OAI222X1 | 0.053 |   3.746 |    0.818 | 
     | gen_pipe[13].Pipe_Xo_reg[7] | D ^         | DFFX2    | 0.000 |   3.746 |    0.819 | 
     +-----------------------------------------------------------------------------------+ 
Path 267: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.823
- Arrival Time                  3.749
= Slack Time                   -2.926
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.326 | 
     | g101338                      | B ^ -> Y v  | NAND2X8  | 2.817 |   3.417 |    0.491 | 
     | g100740                      | A v -> Y ^  | CLKINVX6 | 0.207 |   3.624 |    0.698 | 
     | g96726                       | A0 ^ -> Y v | AOI21X1  | 0.089 |   3.712 |    0.786 | 
     | g96304                       | C1 v -> Y ^ | OAI222X1 | 0.037 |   3.749 |    0.823 | 
     | gen_pipe[14].Pipe_Xo_reg[12] | D ^         | DFFX2    | 0.000 |   3.749 |    0.823 | 
     +------------------------------------------------------------------------------------+ 
Path 268: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.826
- Arrival Time                  3.752
= Slack Time                   -2.926
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.326 | 
     | g101338                      | B ^ -> Y v  | NAND2X8   | 2.817 |   3.417 |    0.491 | 
     | g100740                      | A v -> Y ^  | CLKINVX6  | 0.207 |   3.624 |    0.698 | 
     | g96627                       | B0 ^ -> Y v | AOI2BB2X2 | 0.082 |   3.705 |    0.780 | 
     | g96171                       | B1 v -> Y ^ | OAI222X1  | 0.046 |   3.751 |    0.826 | 
     | gen_pipe[14].Pipe_Xo_reg[14] | D ^         | DFFX2     | 0.000 |   3.752 |    0.826 | 
     +-------------------------------------------------------------------------------------+ 
Path 269: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.743
= Slack Time                   -2.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.324 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.610 | 
     | g103842                     | A v -> Y v  | OR2X1    | 0.138 |   3.672 |    0.748 | 
     | g94719__7098                | A1 v -> Y ^ | OAI22X2  | 0.034 |   3.706 |    0.782 | 
     | g94697                      | A ^ -> Y v  | CLKINVX1 | 0.022 |   3.727 |    0.804 | 
     | g94608__8428                | C0 v -> Y ^ | OAI211X1 | 0.016 |   3.743 |    0.819 | 
     | gen_pipe[2].Pipe_Yo_reg[20] | D ^         | DFFX2    | 0.000 |   3.743 |    0.819 | 
     +-----------------------------------------------------------------------------------+ 
Path 270: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.824
- Arrival Time                  3.747
= Slack Time                   -2.923
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.323 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.551 | 
     | g96878                       | A0 v -> Y ^ | OAI22X1  | 0.181 |   3.655 |    0.732 | 
     | g96812                       | A ^ -> Y v  | CLKINVX1 | 0.054 |   3.709 |    0.786 | 
     | g96445                       | B1 v -> Y ^ | OAI222X2 | 0.038 |   3.747 |    0.823 | 
     | gen_pipe[14].Pipe_Xo_reg[10] | D ^         | DFFX2    | 0.000 |   3.747 |    0.824 | 
     +------------------------------------------------------------------------------------+ 
Path 271: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.821
- Arrival Time                  3.743
= Slack Time                   -2.923
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.323 | 
     | g101338                     | B ^ -> Y v  | NAND2X8  | 2.817 |   3.417 |    0.494 | 
     | g100740                     | A v -> Y ^  | CLKINVX6 | 0.207 |   3.624 |    0.701 | 
     | g96978                      | A0 ^ -> Y v | AOI21X1  | 0.084 |   3.708 |    0.786 | 
     | g96588                      | C1 v -> Y ^ | OAI222X1 | 0.035 |   3.743 |    0.821 | 
     | gen_pipe[14].Pipe_Xo_reg[8] | D ^         | DFFX2    | 0.000 |   3.743 |    0.821 | 
     +-----------------------------------------------------------------------------------+ 
Path 272: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  3.738
= Slack Time                   -2.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.321 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.613 | 
     | g98619                      | C1 v -> Y ^ | OAI222X1 | 0.204 |   3.738 |    0.817 | 
     | gen_pipe[2].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   3.738 |    0.817 | 
     +-----------------------------------------------------------------------------------+ 
Path 273: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.092
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.737
= Slack Time                   -2.918
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.318 | 
     | g100532                     | B ^ -> Y v  | NAND2X8   | 2.605 |   3.205 |    0.287 | 
     | FE_DBTC3_n_2064             | A v -> Y ^  | CLKINVX2  | 0.398 |   3.603 |    0.685 | 
     | g97103                      | B0 ^ -> Y v | AOI2BB2X1 | 0.084 |   3.687 |    0.769 | 
     | g96659                      | B1 v -> Y ^ | OAI222X1  | 0.049 |   3.737 |    0.819 | 
     | gen_pipe[13].Pipe_Xo_reg[6] | D ^         | DFFX2     | 0.000 |   3.737 |    0.819 | 
     +------------------------------------------------------------------------------------+ 
Path 274: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.001
- Setup                         0.092
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.809
- Arrival Time                  3.726
= Slack Time                   -2.917
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.317 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.617 | 
     | g96021                      | A0N v -> Y v | AOI2BB2X1 | 0.146 |   3.680 |    0.763 | 
     | g95626__5122                | B1 v -> Y ^  | OAI222X1  | 0.046 |   3.726 |    0.809 | 
     | gen_pipe[2].Pipe_Yo_reg[12] | D ^          | DFFX2     | 0.000 |   3.726 |    0.809 | 
     +-------------------------------------------------------------------------------------+ 
Path 275: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.003
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.812
- Arrival Time                  3.727
= Slack Time                   -2.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.315 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.619 | 
     | g95779__6131                | A0N v -> Y v | AOI2BB2X1 | 0.143 |   3.678 |    0.763 | 
     | g95331__2398                | B1 v -> Y ^  | OAI222X1  | 0.049 |   3.727 |    0.812 | 
     | gen_pipe[2].Pipe_Xo_reg[13] | D ^          | DFFX2     | 0.000 |   3.727 |    0.812 | 
     +-------------------------------------------------------------------------------------+ 
Path 276: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.048
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.868
- Arrival Time                  3.783
= Slack Time                   -2.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.315 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.452 | 
     | g96637                       | A0 v -> Y ^ | OAI22X2  | 0.174 |   3.540 |    0.626 | 
     | g96207                       | C0 ^ -> Y v | AOI211X1 | 0.059 |   3.599 |    0.685 | 
     | g95934__8428                 | A1 v -> Y ^ | OAI21X2  | 0.183 |   3.783 |    0.868 | 
     | gen_pipe[15].Pipe_Xo_reg[15] | D ^         | DFFX2    | 0.000 |   3.783 |    0.868 | 
     +------------------------------------------------------------------------------------+ 
Path 277: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.733
= Slack Time                   -2.914
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.314 | 
     | g100530                    | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.620 | 
     | g98536                     | A0 v -> Y ^ | OAI222X1 | 0.199 |   3.733 |    0.819 | 
     | gen_pipe[2].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   3.733 |    0.819 | 
     +----------------------------------------------------------------------------------+ 
Path 278: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  3.731
= Slack Time                   -2.914
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.314 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.620 | 
     | g98620                      | C1 v -> Y ^ | OAI222X1 | 0.197 |   3.731 |    0.817 | 
     | gen_pipe[2].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   3.731 |    0.817 | 
     +-----------------------------------------------------------------------------------+ 
Path 279: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  3.726
= Slack Time                   -2.913
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.313 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.621 | 
     | g95528__6783                | A0N v -> Y v | AOI2BB2X1 | 0.142 |   3.676 |    0.763 | 
     | g95106__8428                | B1 v -> Y ^  | OAI222X1  | 0.050 |   3.726 |    0.813 | 
     | gen_pipe[2].Pipe_Xo_reg[14] | D ^          | DFFX2     | 0.000 |   3.726 |    0.813 | 
     +-------------------------------------------------------------------------------------+ 
Path 280: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.703
- Arrival Time                  3.616
= Slack Time                   -2.913
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.313 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.451 | 
     | g97510                      | A1 v -> Y ^ | OAI222X1 | 0.252 |   3.615 |    0.703 | 
     | gen_pipe[12].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   3.616 |    0.703 | 
     +-----------------------------------------------------------------------------------+ 
Path 281: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.703
- Arrival Time                  3.615
= Slack Time                   -2.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.312 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.452 | 
     | g97100                      | A1 v -> Y ^ | OAI222X1 | 0.251 |   3.615 |    0.703 | 
     | gen_pipe[12].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   3.615 |    0.703 | 
     +-----------------------------------------------------------------------------------+ 
Path 282: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.703
- Arrival Time                  3.614
= Slack Time                   -2.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.311 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.452 | 
     | g96708                      | A1 v -> Y ^ | OAI222X1 | 0.251 |   3.614 |    0.703 | 
     | gen_pipe[12].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   3.614 |    0.703 | 
     +-----------------------------------------------------------------------------------+ 
Path 283: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.702
- Arrival Time                  3.613
= Slack Time                   -2.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.310 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.453 | 
     | g97913                      | A1 v -> Y ^ | OAI222X1 | 0.249 |   3.613 |    0.702 | 
     | gen_pipe[12].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   3.613 |    0.702 | 
     +-----------------------------------------------------------------------------------+ 
Path 284: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.703
- Arrival Time                  3.613
= Slack Time                   -2.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.310 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.453 | 
     | g98062                      | A1 v -> Y ^ | OAI222X1 | 0.249 |   3.613 |    0.703 | 
     | gen_pipe[12].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   3.613 |    0.703 | 
     +-----------------------------------------------------------------------------------+ 
Path 285: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  3.721
= Slack Time                   -2.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.308 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.626 | 
     | g95291__8428                | A0N v -> Y v | AOI2BB2X1 | 0.141 |   3.675 |    0.767 | 
     | g94976__1705                | B1 v -> Y ^  | OAI222X1  | 0.046 |   3.721 |    0.813 | 
     | gen_pipe[2].Pipe_Yo_reg[15] | D ^          | DFFX2     | 0.000 |   3.721 |    0.813 | 
     +-------------------------------------------------------------------------------------+ 
Path 286: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.815
- Arrival Time                  3.721
= Slack Time                   -2.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.306 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.628 | 
     | g95277__4733                | A0N v -> Y v | AOI2BB2X1 | 0.139 |   3.673 |    0.767 | 
     | g94969__4319                | B1 v -> Y ^  | OAI222X1  | 0.048 |   3.721 |    0.815 | 
     | gen_pipe[2].Pipe_Xo_reg[15] | D ^          | DFFX2     | 0.000 |   3.721 |    0.815 | 
     +-------------------------------------------------------------------------------------+ 
Path 287: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  3.732
= Slack Time                   -2.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.304 | 
     | g101338                     | B ^ -> Y v  | NAND2X8   | 2.817 |   3.417 |    0.513 | 
     | g100740                     | A v -> Y ^  | CLKINVX6  | 0.207 |   3.624 |    0.719 | 
     | g97380                      | B0 ^ -> Y v | AOI2BB2X2 | 0.072 |   3.696 |    0.792 | 
     | g96912                      | B1 v -> Y ^ | OAI222X2  | 0.036 |   3.732 |    0.827 | 
     | gen_pipe[14].Pipe_Xo_reg[5] | D ^         | DFFX1     | 0.000 |   3.732 |    0.827 | 
     +------------------------------------------------------------------------------------+ 
Path 288: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.816
- Arrival Time                  3.719
= Slack Time                   -2.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.304 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.630 | 
     | g95086__4733                | A0N v -> Y v | AOI2BB2X1 | 0.135 |   3.669 |    0.765 | 
     | g94829__7098                | B1 v -> Y ^  | OAI222X1  | 0.050 |   3.719 |    0.815 | 
     | gen_pipe[2].Pipe_Yo_reg[16] | D ^          | DFFX2     | 0.000 |   3.719 |    0.816 | 
     +-------------------------------------------------------------------------------------+ 
Path 289: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  3.731
= Slack Time                   -2.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.302 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.632 | 
     | g98624                      | A0 v -> Y ^ | OAI222X1 | 0.197 |   3.731 |    0.829 | 
     | gen_pipe[2].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   3.731 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 290: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  3.731
= Slack Time                   -2.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.302 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.632 | 
     | g98640                      | A0 v -> Y ^ | OAI222X1 | 0.196 |   3.730 |    0.829 | 
     | gen_pipe[2].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   3.731 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 291: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  3.728
= Slack Time                   -2.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.301 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.633 | 
     | g98621                      | C1 v -> Y ^ | OAI222X1 | 0.194 |   3.728 |    0.827 | 
     | gen_pipe[2].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   3.728 |    0.827 | 
     +-----------------------------------------------------------------------------------+ 
Path 292: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.814
- Arrival Time                  3.715
= Slack Time                   -2.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.301 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.633 | 
     | g95075__3680                | A0N v -> Y v | AOI2BB2X1 | 0.134 |   3.668 |    0.768 | 
     | g94824__1617                | B1 v -> Y ^  | OAI222X1  | 0.047 |   3.715 |    0.814 | 
     | gen_pipe[2].Pipe_Xo_reg[16] | D ^          | DFFX2     | 0.000 |   3.715 |    0.814 | 
     +-------------------------------------------------------------------------------------+ 
Path 293: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  3.728
= Slack Time                   -2.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.300 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.634 | 
     | g98636                      | A0 v -> Y ^ | OAI222X1 | 0.194 |   3.728 |    0.829 | 
     | gen_pipe[2].Pipe_Zo_reg[13] | D ^         | DFFX2    | 0.000 |   3.728 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 294: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.816
- Arrival Time                  3.714
= Slack Time                   -2.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.298 | 
     | g100530                     | B ^ -> Y v   | NAND2X8   | 2.934 |   3.534 |    0.636 | 
     | g94909__5526                | A0N v -> Y v | AOI2BB2X1 | 0.134 |   3.668 |    0.769 | 
     | g94704__5477                | B1 v -> Y ^  | OAI222X1  | 0.047 |   3.714 |    0.816 | 
     | gen_pipe[2].Pipe_Yo_reg[17] | D ^          | DFFX2     | 0.000 |   3.714 |    0.816 | 
     +-------------------------------------------------------------------------------------+ 
Path 295: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.069
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  3.726
= Slack Time                   -2.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.298 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.637 | 
     | g98635                      | A0 v -> Y ^ | OAI222X1 | 0.192 |   3.726 |    0.829 | 
     | gen_pipe[2].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   3.726 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 296: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.026
- Setup                         0.197
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.677
- Arrival Time                  3.565
= Slack Time                   -2.888
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.288 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.168 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.530 | 
     | gen_pipe[10].Pipe_g10317          | A0 ^ -> Y v | AOI22X1  | 0.094 |   3.511 |    0.623 | 
     | gen_pipe[10].Pipe_g10274          | A1 v -> Y ^ | OAI222X1 | 0.054 |   3.565 |    0.677 | 
     | gen_pipe[10].Pipe_Yo_reg[11]      | D ^         | DFFX4    | 0.000 |   3.565 |    0.677 | 
     +-----------------------------------------------------------------------------------------+ 
Path 297: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  3.595
= Slack Time                   -2.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.287 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.169 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.531 | 
     | gen_pipe[10].Pipe_g10489          | A1 ^ -> Y v | AOI22X1  | 0.114 |   3.532 |    0.645 | 
     | gen_pipe[10].Pipe_g10455          | A1 v -> Y ^ | OAI222X1 | 0.063 |   3.595 |    0.708 | 
     | gen_pipe[10].Pipe_Yo_reg[3]       | D ^         | DFFX4    | 0.000 |   3.595 |    0.708 | 
     +-----------------------------------------------------------------------------------------+ 
Path 298: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.024
- Setup                         0.197
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.679
- Arrival Time                  3.565
= Slack Time                   -2.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.286 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.169 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.531 | 
     | gen_pipe[10].Pipe_g10345          | A0 ^ -> Y v | AOI22X1  | 0.094 |   3.512 |    0.625 | 
     | gen_pipe[10].Pipe_g10301          | A1 v -> Y ^ | OAI222X1 | 0.054 |   3.565 |    0.679 | 
     | gen_pipe[10].Pipe_Yo_reg[10]      | D ^         | DFFX4    | 0.000 |   3.565 |    0.679 | 
     +-----------------------------------------------------------------------------------------+ 
Path 299: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  3.569
= Slack Time                   -2.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.286 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.495 | 
     | g94832__5115                 | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.569 |    0.683 | 
     | gen_pipe[13].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   3.569 |    0.683 | 
     +------------------------------------------------------------------------------------+ 
Path 300: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  3.568
= Slack Time                   -2.886
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.286 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.495 | 
     | g95062__2346                 | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.568 |    0.683 | 
     | gen_pipe[13].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   3.568 |    0.683 | 
     +------------------------------------------------------------------------------------+ 
Path 301: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.683
- Arrival Time                  3.568
= Slack Time                   -2.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.285 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.495 | 
     | g95390__1705                 | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.568 |    0.683 | 
     | gen_pipe[13].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   3.568 |    0.683 | 
     +------------------------------------------------------------------------------------+ 
Path 302: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.684
- Arrival Time                  3.568
= Slack Time                   -2.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.284 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.497 | 
     | g95768__4319                 | A0 v -> Y ^ | OAI222X1 | 0.187 |   3.568 |    0.684 | 
     | gen_pipe[13].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   3.568 |    0.684 | 
     +------------------------------------------------------------------------------------+ 
Path 303: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.685
- Arrival Time                  3.569
= Slack Time                   -2.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.284 | 
     | g101340                     | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.497 | 
     | g96169                      | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.569 |    0.685 | 
     | gen_pipe[13].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   3.569 |    0.685 | 
     +-----------------------------------------------------------------------------------+ 
Path 304: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.680
= Slack Time                   -2.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.281 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.593 | 
     | g94411__9945                 | A0 v -> Y ^ | OAI222X1 | 0.206 |   3.680 |    0.798 | 
     | gen_pipe[14].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   3.680 |    0.798 | 
     +------------------------------------------------------------------------------------+ 
Path 305: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  3.704
= Slack Time                   -2.877
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.277 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.658 | 
     | g98518                      | C0 v -> Y ^ | OAI222X1 | 0.170 |   3.704 |    0.827 | 
     | gen_pipe[2].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   3.704 |    0.827 | 
     +-----------------------------------------------------------------------------------+ 
Path 306: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.697
- Arrival Time                  3.570
= Slack Time                   -2.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.274 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.490 | 
     | g95756__6161                 | A0 v -> Y ^ | OAI222X1 | 0.207 |   3.570 |    0.697 | 
     | gen_pipe[12].Pipe_Yo_reg[14] | D ^         | DFFX4    | 0.000 |   3.570 |    0.697 | 
     +------------------------------------------------------------------------------------+ 
Path 307: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.697
- Arrival Time                  3.568
= Slack Time                   -2.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.271 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.492 | 
     | g95900__1705                 | A0 v -> Y ^ | OAI222X1 | 0.204 |   3.568 |    0.697 | 
     | gen_pipe[12].Pipe_Yo_reg[12] | D ^         | DFFX4    | 0.000 |   3.568 |    0.697 | 
     +------------------------------------------------------------------------------------+ 
Path 308: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.014
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  3.697
= Slack Time                   -2.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.269 | 
     | g100530                     | B ^ -> Y v  | NAND2X8  | 2.934 |   3.534 |    0.665 | 
     | g98501                      | C0 v -> Y ^ | OAI222X1 | 0.162 |   3.697 |    0.827 | 
     | gen_pipe[2].Pipe_Zo_reg[14] | D ^         | DFFX2    | 0.000 |   3.697 |    0.827 | 
     +-----------------------------------------------------------------------------------+ 
Path 309: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.711
- Arrival Time                  3.580
= Slack Time                   -2.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.268 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.513 | 
     | g95153__5526                 | A0 v -> Y ^ | OAI222X1 | 0.199 |   3.580 |    0.711 | 
     | gen_pipe[13].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   3.580 |    0.711 | 
     +------------------------------------------------------------------------------------+ 
Path 310: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.712
- Arrival Time                  3.580
= Slack Time                   -2.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.268 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.513 | 
     | g95764__5477                 | A0 v -> Y ^ | OAI222X1 | 0.199 |   3.580 |    0.712 | 
     | gen_pipe[13].Pipe_Yo_reg[12] | D ^         | DFFX4    | 0.000 |   3.580 |    0.712 | 
     +------------------------------------------------------------------------------------+ 
Path 311: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.721
- Arrival Time                  3.588
= Slack Time                   -2.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.268 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.188 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.550 | 
     | gen_pipe[10].Pipe_g10507          | A1 ^ -> Y v | AOI22X1  | 0.109 |   3.527 |    0.659 | 
     | gen_pipe[10].Pipe_g10474          | A1 v -> Y ^ | OAI222X1 | 0.062 |   3.588 |    0.721 | 
     | gen_pipe[10].Pipe_Yo_reg[2]       | D ^         | DFFX4    | 0.000 |   3.588 |    0.721 | 
     +-----------------------------------------------------------------------------------------+ 
Path 312: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.175
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.570
= Slack Time                   -2.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.265 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.191 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.552 | 
     | gen_pipe[10].Pipe_g10408          | A0 ^ -> Y v | AOI22X1  | 0.095 |   3.513 |    0.648 | 
     | gen_pipe[10].Pipe_g10372          | B1 v -> Y ^ | OAI222X1 | 0.057 |   3.570 |    0.705 | 
     | gen_pipe[10].Pipe_Xo_reg[7]       | D ^         | DFFX4    | 0.000 |   3.570 |    0.705 | 
     +-----------------------------------------------------------------------------------------+ 
Path 313: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.698
- Arrival Time                  3.562
= Slack Time                   -2.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.264 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.499 | 
     | g95257__6417                 | A0 v -> Y ^ | OAI222X1 | 0.198 |   3.562 |    0.697 | 
     | gen_pipe[12].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   3.562 |    0.698 | 
     +------------------------------------------------------------------------------------+ 
Path 314: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.697
- Arrival Time                  3.561
= Slack Time                   -2.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.264 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.500 | 
     | g96031                       | A0 v -> Y ^ | OAI222X1 | 0.198 |   3.561 |    0.697 | 
     | gen_pipe[12].Pipe_Yo_reg[10] | D ^         | DFFX4    | 0.000 |   3.561 |    0.697 | 
     +------------------------------------------------------------------------------------+ 
Path 315: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.720
- Arrival Time                  3.574
= Slack Time                   -2.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.254 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.526 | 
     | g95624__2802                 | A0 v -> Y ^ | OAI222X1 | 0.194 |   3.574 |    0.720 | 
     | gen_pipe[13].Pipe_Yo_reg[14] | D ^         | DFFX4    | 0.000 |   3.574 |    0.720 | 
     +------------------------------------------------------------------------------------+ 
Path 316: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.200
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.711
- Arrival Time                  3.564
= Slack Time                   -2.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.253 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.528 | 
     | g95909__4733                 | A0 v -> Y ^ | OAI222X1 | 0.183 |   3.564 |    0.711 | 
     | gen_pipe[13].Pipe_Yo_reg[10] | D ^         | DFFX4    | 0.000 |   3.564 |    0.711 | 
     +------------------------------------------------------------------------------------+ 
Path 317: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.049
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.832
- Arrival Time                  3.684
= Slack Time                   -2.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.253 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.414 | 
     | g95836__5107                 | B v -> Y ^  | NOR2BX2  | 0.180 |   3.447 |    0.594 | 
     | g95379__5477                 | C0 ^ -> Y v | AOI221X1 | 0.057 |   3.503 |    0.651 | 
     | g95148__2398                 | A1 v -> Y ^ | OAI21X2  | 0.181 |   3.684 |    0.832 | 
     | gen_pipe[11].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   3.684 |    0.832 | 
     +------------------------------------------------------------------------------------+ 
Path 318: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  3.645
= Slack Time                   -2.852
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |             |           |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+---------+----------| 
     |                              | ena ^       |           |       |   0.600 |   -2.252 | 
     | g100524                      | B ^ -> Y v  | NAND2X8   | 2.734 |   3.334 |    0.482 | 
     | g94376__2398                 | C0 v -> Y ^ | AOI211X2  | 0.217 |   3.551 |    0.700 | 
     | g94252__8246                 | B0 ^ -> Y v | AOI2BB1XL | 0.064 |   3.615 |    0.763 | 
     | g94243__2802                 | C0 v -> Y ^ | OAI221X1  | 0.030 |   3.645 |    0.793 | 
     | gen_pipe[15].Pipe_Zo_reg[19] | D ^         | DFFX2     | 0.000 |   3.645 |    0.793 | 
     +-------------------------------------------------------------------------------------+ 
Path 319: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.828
- Arrival Time                  3.675
= Slack Time                   -2.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.247 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.534 | 
     | g96180                       | A0 v -> Y ^ | OAI22X2  | 0.196 |   3.577 |    0.730 | 
     | g96141                       | A ^ -> Y v  | CLKINVX1 | 0.053 |   3.630 |    0.783 | 
     | g95762__7410                 | B1 v -> Y ^ | OAI222X1 | 0.045 |   3.675 |    0.828 | 
     | gen_pipe[13].Pipe_Xo_reg[12] | D ^         | DFFX2    | 0.000 |   3.675 |    0.828 | 
     +------------------------------------------------------------------------------------+ 
Path 320: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.703
- Arrival Time                  3.550
= Slack Time                   -2.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.247 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.516 | 
     | g96296                      | A0 v -> Y ^ | OAI222X1 | 0.187 |   3.550 |    0.703 | 
     | gen_pipe[12].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   3.550 |    0.703 | 
     +-----------------------------------------------------------------------------------+ 
Path 321: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.549
= Slack Time                   -2.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.246 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.518 | 
     | g95904__7098                 | A0 v -> Y ^ | OAI222X1 | 0.186 |   3.549 |    0.704 | 
     | gen_pipe[12].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   3.549 |    0.704 | 
     +------------------------------------------------------------------------------------+ 
Path 322: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.549
= Slack Time                   -2.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.245 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.518 | 
     | g95508__6131                 | A0 v -> Y ^ | OAI222X1 | 0.185 |   3.549 |    0.704 | 
     | gen_pipe[12].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   3.549 |    0.704 | 
     +------------------------------------------------------------------------------------+ 
Path 323: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[14].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.820
- Arrival Time                  3.666
= Slack Time                   -2.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.245 | 
     | g101337                      | B ^ -> Y v  | NAND2X8  | 2.874 |   3.474 |    0.629 | 
     | g96048                       | A0 v -> Y ^ | OAI222X1 | 0.192 |   3.665 |    0.820 | 
     | gen_pipe[14].Pipe_Xo_reg[19] | D ^         | DFFX2    | 0.000 |   3.666 |    0.820 | 
     +------------------------------------------------------------------------------------+ 
Path 324: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.197
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  3.563
= Slack Time                   -2.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.245 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.211 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.572 | 
     | gen_pipe[10].Pipe_g10389          | A0 ^ -> Y v | AOI22X1  | 0.093 |   3.510 |    0.665 | 
     | gen_pipe[10].Pipe_g10352          | A1 v -> Y ^ | OAI222X1 | 0.053 |   3.563 |    0.718 | 
     | gen_pipe[10].Pipe_Yo_reg[8]       | D ^         | DFFX4    | 0.000 |   3.563 |    0.718 | 
     +-----------------------------------------------------------------------------------------+ 
Path 325: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.549
= Slack Time                   -2.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.245 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.518 | 
     | g94899__2346                 | A0 v -> Y ^ | OAI222X1 | 0.185 |   3.549 |    0.704 | 
     | gen_pipe[12].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   3.549 |    0.704 | 
     +------------------------------------------------------------------------------------+ 
Path 326: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.548
= Slack Time                   -2.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.244 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.519 | 
     | g95152__8428                 | A0 v -> Y ^ | OAI222X1 | 0.185 |   3.548 |    0.704 | 
     | gen_pipe[12].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   3.548 |    0.704 | 
     +------------------------------------------------------------------------------------+ 
Path 327: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.151
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  3.572
= Slack Time                   -2.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.243 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.212 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.574 | 
     | gen_pipe[10].Pipe_g10228          | A0 ^ -> Y v | AOI22X1  | 0.101 |   3.519 |    0.675 | 
     | gen_pipe[10].Pipe_g10194          | A1 v -> Y ^ | OAI222X2 | 0.053 |   3.572 |    0.728 | 
     | gen_pipe[10].Pipe_Yo_reg[17]      | D ^         | DFFX4    | 0.000 |   3.572 |    0.728 | 
     +-----------------------------------------------------------------------------------------+ 
Path 328: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.197
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.721
- Arrival Time                  3.563
= Slack Time                   -2.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.242 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.213 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.575 | 
     | gen_pipe[10].Pipe_g10369          | A0 ^ -> Y v | AOI22X1  | 0.093 |   3.511 |    0.668 | 
     | gen_pipe[10].Pipe_g10330          | A1 v -> Y ^ | OAI222X1 | 0.053 |   3.563 |    0.721 | 
     | gen_pipe[10].Pipe_Yo_reg[9]       | D ^         | DFFX4    | 0.000 |   3.563 |    0.721 | 
     +-----------------------------------------------------------------------------------------+ 
Path 329: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.546
= Slack Time                   -2.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.242 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.521 | 
     | g94708__4319                 | A0 v -> Y ^ | OAI222X1 | 0.183 |   3.546 |    0.704 | 
     | gen_pipe[12].Pipe_Zo_reg[14] | D ^         | DFFX4    | 0.000 |   3.546 |    0.704 | 
     +------------------------------------------------------------------------------------+ 
Path 330: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.060
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  3.700
= Slack Time                   -2.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.241 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.426 | 
     | g95943__7098                 | B v -> Y ^  | NOR2BX2  | 0.188 |   3.455 |    0.613 | 
     | g95498__5526                 | C0 ^ -> Y v | AOI221X1 | 0.052 |   3.506 |    0.665 | 
     | g95189__6260                 | A1 v -> Y ^ | OAI21X1  | 0.193 |   3.700 |    0.859 | 
     | gen_pipe[11].Pipe_Xo_reg[18] | D ^         | DFFX4    | 0.000 |   3.700 |    0.859 | 
     +------------------------------------------------------------------------------------+ 
Path 331: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.153
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  3.567
= Slack Time                   -2.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.240 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.216 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.578 | 
     | gen_pipe[10].Pipe_g10263          | A0 ^ -> Y v | AOI22X1  | 0.099 |   3.517 |    0.677 | 
     | gen_pipe[10].Pipe_g10218          | A1 v -> Y ^ | OAI222X2 | 0.051 |   3.567 |    0.728 | 
     | gen_pipe[10].Pipe_Yo_reg[16]      | D ^         | DFFX4    | 0.000 |   3.567 |    0.728 | 
     +-----------------------------------------------------------------------------------------+ 
Path 332: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.834
- Arrival Time                  3.672
= Slack Time                   -2.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.238 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.525 | 
     | g96746                       | B v -> Y ^  | NOR2BX2  | 0.180 |   3.543 |    0.705 | 
     | g96639                       | A ^ -> Y v  | NOR2X2   | 0.054 |   3.598 |    0.759 | 
     | g96386                       | B v -> Y ^  | NOR2BX2  | 0.032 |   3.629 |    0.791 | 
     | g96358                       | A ^ -> Y v  | CLKINVX1 | 0.016 |   3.646 |    0.807 | 
     | g96025                       | B1 v -> Y ^ | OAI222X1 | 0.026 |   3.672 |    0.834 | 
     | gen_pipe[12].Pipe_Xo_reg[10] | D ^         | DFFX2    | 0.000 |   3.672 |    0.834 | 
     +------------------------------------------------------------------------------------+ 
Path 333: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.050
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.869
- Arrival Time                  3.701
= Slack Time                   -2.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.232 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.435 | 
     | g96223                       | B v -> Y ^  | NOR2BX2  | 0.184 |   3.451 |    0.619 | 
     | g95754__7482                 | C0 ^ -> Y v | AOI221X1 | 0.054 |   3.505 |    0.673 | 
     | g95426__6260                 | A1 v -> Y ^ | OAI21X1  | 0.196 |   3.701 |    0.869 | 
     | gen_pipe[11].Pipe_Xo_reg[11] | D ^         | DFFX2    | 0.000 |   3.701 |    0.869 | 
     +------------------------------------------------------------------------------------+ 
Path 334: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.826
- Arrival Time                  3.656
= Slack Time                   -2.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.230 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.536 | 
     | g96638                       | A0 v -> Y ^ | OAI22X2  | 0.170 |   3.537 |    0.706 | 
     | g96382                       | B ^ -> Y v  | NAND2BXL | 0.076 |   3.613 |    0.782 | 
     | g96055                       | B1 v -> Y ^ | OAI222X1 | 0.043 |   3.656 |    0.826 | 
     | gen_pipe[15].Pipe_Xo_reg[14] | D ^         | DFFX2    | 0.000 |   3.656 |    0.826 | 
     +------------------------------------------------------------------------------------+ 
Path 335: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.151
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  3.557
= Slack Time                   -2.828
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.228 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.227 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.589 | 
     | gen_pipe[10].Pipe_g10429          | B0 ^ -> Y v | AOI22X1  | 0.086 |   3.503 |    0.675 | 
     | gen_pipe[10].Pipe_g10396          | A1 v -> Y ^ | OAI222X2 | 0.054 |   3.557 |    0.728 | 
     | gen_pipe[10].Pipe_Xo_reg[6]       | D ^         | DFFX4    | 0.000 |   3.557 |    0.729 | 
     +-----------------------------------------------------------------------------------------+ 
Path 336: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.152
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.728
- Arrival Time                  3.556
= Slack Time                   -2.828
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.228 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.228 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.589 | 
     | gen_pipe[10].Pipe_g10447          | B0 ^ -> Y v | AOI22X1  | 0.088 |   3.505 |    0.677 | 
     | gen_pipe[10].Pipe_g10417          | A1 v -> Y ^ | OAI222X2 | 0.051 |   3.556 |    0.728 | 
     | gen_pipe[10].Pipe_Xo_reg[5]       | D ^         | DFFX4    | 0.000 |   3.556 |    0.728 | 
     +-----------------------------------------------------------------------------------------+ 
Path 337: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.797
- Arrival Time                  3.624
= Slack Time                   -2.827
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.227 | 
     | g100523                     | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.539 | 
     | g98054                      | A1 v -> Y ^ | OAI222X1 | 0.258 |   3.624 |    0.797 | 
     | gen_pipe[15].Pipe_Zo_reg[4] | D ^         | DFFX2    | 0.000 |   3.624 |    0.797 | 
     +-----------------------------------------------------------------------------------+ 
Path 338: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.153
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  3.554
= Slack Time                   -2.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.225 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.231 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.592 | 
     | gen_pipe[10].Pipe_g10289          | B0 ^ -> Y v | AOI22X1  | 0.086 |   3.504 |    0.678 | 
     | gen_pipe[10].Pipe_g10243          | A1 v -> Y ^ | OAI222X2 | 0.050 |   3.554 |    0.729 | 
     | gen_pipe[10].Pipe_Yo_reg[13]      | D ^         | DFFX4    | 0.000 |   3.554 |    0.729 | 
     +-----------------------------------------------------------------------------------------+ 
Path 339: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.797
- Arrival Time                  3.621
= Slack Time                   -2.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.224 | 
     | g100523                     | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.543 | 
     | g97654                      | A1 v -> Y ^ | OAI222X1 | 0.255 |   3.621 |    0.797 | 
     | gen_pipe[15].Pipe_Zo_reg[5] | D ^         | DFFX2    | 0.000 |   3.621 |    0.797 | 
     +-----------------------------------------------------------------------------------+ 
Path 340: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.153
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  3.552
= Slack Time                   -2.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.223 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.233 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.594 | 
     | gen_pipe[10].Pipe_g10319          | B0 ^ -> Y v | AOI22X1  | 0.085 |   3.503 |    0.680 | 
     | gen_pipe[10].Pipe_g10273          | A1 v -> Y ^ | OAI222X2 | 0.049 |   3.552 |    0.729 | 
     | gen_pipe[10].Pipe_Yo_reg[12]      | D ^         | DFFX4    | 0.000 |   3.552 |    0.729 | 
     +-----------------------------------------------------------------------------------------+ 
Path 341: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.154
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  3.550
= Slack Time                   -2.821
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.221 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.235 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.596 | 
     | gen_pipe[10].Pipe_g10467          | B1 ^ -> Y v | AOI22X2  | 0.083 |   3.501 |    0.680 | 
     | gen_pipe[10].Pipe_g10433          | A1 v -> Y ^ | OAI222X2 | 0.050 |   3.550 |    0.729 | 
     | gen_pipe[10].Pipe_Xo_reg[4]       | D ^         | DFFX4    | 0.000 |   3.550 |    0.729 | 
     +-----------------------------------------------------------------------------------------+ 
Path 342: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.154
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  3.549
= Slack Time                   -2.821
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.221 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.235 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.597 | 
     | gen_pipe[10].Pipe_g10506          | B1 ^ -> Y v | AOI22X2  | 0.083 |   3.501 |    0.680 | 
     | gen_pipe[10].Pipe_g10473          | A1 v -> Y ^ | OAI222X2 | 0.049 |   3.549 |    0.729 | 
     | gen_pipe[10].Pipe_Xo_reg[2]       | D ^         | DFFX4    | 0.000 |   3.549 |    0.729 | 
     +-----------------------------------------------------------------------------------------+ 
Path 343: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.154
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  3.549
= Slack Time                   -2.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.220 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.236 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.598 | 
     | gen_pipe[10].Pipe_g10487          | B1 ^ -> Y v | AOI22X2  | 0.083 |   3.500 |    0.680 | 
     | gen_pipe[10].Pipe_g10456          | A1 v -> Y ^ | OAI222X2 | 0.049 |   3.549 |    0.729 | 
     | gen_pipe[10].Pipe_Xo_reg[3]       | D ^         | DFFX4    | 0.000 |   3.549 |    0.729 | 
     +-----------------------------------------------------------------------------------------+ 
Path 344: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.167
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.750
- Arrival Time                  3.569
= Slack Time                   -2.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.219 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.237 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.598 | 
     | gen_pipe[10].Pipe_g10220          | A0 ^ -> Y v | AOI22X1  | 0.098 |   3.515 |    0.696 | 
     | gen_pipe[10].Pipe_g10187          | A1 v -> Y ^ | OAI222X2 | 0.054 |   3.569 |    0.750 | 
     | gen_pipe[10].Pipe_Yo_reg[19]      | D ^         | DFFX4    | 0.000 |   3.569 |    0.750 | 
     +-----------------------------------------------------------------------------------------+ 
Path 345: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.749
- Arrival Time                  3.566
= Slack Time                   -2.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.217 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.239 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.601 | 
     | gen_pipe[10].Pipe_g10450          | A0 ^ -> Y v | AOI22X1  | 0.099 |   3.516 |    0.699 | 
     | gen_pipe[10].Pipe_g10416          | A1 v -> Y ^ | OAI222X2 | 0.050 |   3.566 |    0.749 | 
     | gen_pipe[10].Pipe_Yo_reg[5]       | D ^         | DFFX4    | 0.000 |   3.566 |    0.749 | 
     +-----------------------------------------------------------------------------------------+ 
Path 346: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.749
- Arrival Time                  3.566
= Slack Time                   -2.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.217 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.239 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.601 | 
     | gen_pipe[10].Pipe_g10430          | A0 ^ -> Y v | AOI22X1  | 0.097 |   3.514 |    0.698 | 
     | gen_pipe[10].Pipe_g10395          | A1 v -> Y ^ | OAI222X2 | 0.051 |   3.565 |    0.749 | 
     | gen_pipe[10].Pipe_Yo_reg[6]       | D ^         | DFFX4    | 0.000 |   3.566 |    0.749 | 
     +-----------------------------------------------------------------------------------------+ 
Path 347: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.801
- Arrival Time                  3.617
= Slack Time                   -2.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.216 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.548 | 
     | g98747                      | A1 v -> Y ^ | OAI222X1 | 0.253 |   3.617 |    0.801 | 
     | gen_pipe[12].Pipe_Zo_reg[1] | D ^         | DFFX2    | 0.000 |   3.617 |    0.801 | 
     +-----------------------------------------------------------------------------------+ 
Path 348: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.711
- Arrival Time                  3.525
= Slack Time                   -2.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.214 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.453 | 
     | g95800__6783                 | A0 v -> Y ^ | OAI22X4  | 0.166 |   3.433 |    0.619 | 
     | g95739                       | A ^ -> Y v  | CLKINVX1 | 0.048 |   3.481 |    0.667 | 
     | g95381__5107                 | B1 v -> Y ^ | OAI222X1 | 0.044 |   3.525 |    0.711 | 
     | gen_pipe[11].Pipe_Xo_reg[12] | D ^         | DFFX4    | 0.000 |   3.525 |    0.711 | 
     +------------------------------------------------------------------------------------+ 
Path 349: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.720
- Arrival Time                  3.531
= Slack Time                   -2.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.211 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.456 | 
     | g95836__5107                 | B v -> Y ^  | NOR2BX2  | 0.180 |   3.447 |    0.636 | 
     | g95541__6161                 | B0 ^ -> Y v | AOI21X1  | 0.050 |   3.497 |    0.686 | 
     | g95173__1666                 | C1 v -> Y ^ | OAI222X1 | 0.034 |   3.530 |    0.720 | 
     | gen_pipe[11].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   3.531 |    0.720 | 
     +------------------------------------------------------------------------------------+ 
Path 350: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.825
- Arrival Time                  3.634
= Slack Time                   -2.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.209 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.557 | 
     | g96457                       | A0 v -> Y ^ | OAI22X1  | 0.178 |   3.544 |    0.735 | 
     | g96412                       | A ^ -> Y v  | CLKINVX1 | 0.050 |   3.594 |    0.785 | 
     | g96056                       | B1 v -> Y ^ | OAI222X1 | 0.039 |   3.634 |    0.825 | 
     | gen_pipe[15].Pipe_Xo_reg[17] | D ^         | DFFX2    | 0.000 |   3.634 |    0.825 | 
     +------------------------------------------------------------------------------------+ 
Path 351: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.187
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.513
= Slack Time                   -2.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.209 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.458 | 
     | g98321                      | A1 v -> Y ^ | OAI222X1 | 0.246 |   3.513 |    0.704 | 
     | gen_pipe[11].Pipe_Zo_reg[2] | D ^         | DFFX4    | 0.000 |   3.513 |    0.704 | 
     +-----------------------------------------------------------------------------------+ 
Path 352: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.514
= Slack Time                   -2.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.209 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.458 | 
     | g98716                      | A1 v -> Y ^ | OAI222X1 | 0.247 |   3.514 |    0.705 | 
     | gen_pipe[11].Pipe_Zo_reg[1] | D ^         | DFFX4    | 0.000 |   3.514 |    0.705 | 
     +-----------------------------------------------------------------------------------+ 
Path 353: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.513
= Slack Time                   -2.808
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.208 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.459 | 
     | g97828                      | A1 v -> Y ^ | OAI222X1 | 0.246 |   3.513 |    0.705 | 
     | gen_pipe[11].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   3.513 |    0.705 | 
     +-----------------------------------------------------------------------------------+ 
Path 354: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.706
- Arrival Time                  3.513
= Slack Time                   -2.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.207 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.460 | 
     | g97504                      | A1 v -> Y ^ | OAI222X1 | 0.246 |   3.513 |    0.706 | 
     | gen_pipe[11].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   3.513 |    0.706 | 
     +-----------------------------------------------------------------------------------+ 
Path 355: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  3.513
= Slack Time                   -2.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.206 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.461 | 
     | g97232                      | A1 v -> Y ^ | OAI222X1 | 0.246 |   3.513 |    0.707 | 
     | gen_pipe[11].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   3.513 |    0.707 | 
     +-----------------------------------------------------------------------------------+ 
Path 356: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  3.513
= Slack Time                   -2.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.205 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.462 | 
     | g96706                      | A1 v -> Y ^ | OAI222X1 | 0.246 |   3.513 |    0.708 | 
     | gen_pipe[11].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   3.513 |    0.708 | 
     +-----------------------------------------------------------------------------------+ 
Path 357: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.825
- Arrival Time                  3.629
= Slack Time                   -2.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.205 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.562 | 
     | g96638                       | A0 v -> Y ^ | OAI22X2  | 0.170 |   3.537 |    0.732 | 
     | g96572                       | A ^ -> Y v  | CLKINVX2 | 0.051 |   3.588 |    0.783 | 
     | g96174                       | B1 v -> Y ^ | OAI222X1 | 0.041 |   3.629 |    0.825 | 
     | gen_pipe[15].Pipe_Xo_reg[12] | D ^         | DFFX2    | 0.000 |   3.629 |    0.825 | 
     +------------------------------------------------------------------------------------+ 
Path 358: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.708
- Arrival Time                  3.512
= Slack Time                   -2.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.204 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.463 | 
     | g96435                      | A1 v -> Y ^ | OAI222X1 | 0.245 |   3.512 |    0.708 | 
     | gen_pipe[11].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   3.512 |    0.708 | 
     +-----------------------------------------------------------------------------------+ 
Path 359: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.828
- Arrival Time                  3.631
= Slack Time                   -2.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.203 | 
     | g100523                     | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.564 | 
     | g97241                      | A0 v -> Y ^ | OAI22X1  | 0.175 |   3.542 |    0.739 | 
     | g97202                      | A ^ -> Y v  | CLKINVX1 | 0.053 |   3.594 |    0.792 | 
     | g96870                      | B1 v -> Y ^ | OAI222X2 | 0.037 |   3.631 |    0.828 | 
     | gen_pipe[15].Pipe_Xo_reg[7] | D ^         | DFFX2    | 0.000 |   3.631 |    0.828 | 
     +-----------------------------------------------------------------------------------+ 
Path 360: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.167
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.750
- Arrival Time                  3.549
= Slack Time                   -2.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.198 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.257 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.619 | 
     | gen_pipe[10].Pipe_g10387          | B0 ^ -> Y v | AOI22X1  | 0.081 |   3.499 |    0.700 | 
     | gen_pipe[10].Pipe_g10353          | A1 v -> Y ^ | OAI222X2 | 0.050 |   3.548 |    0.750 | 
     | gen_pipe[10].Pipe_Xo_reg[8]       | D ^         | DFFX4    | 0.000 |   3.549 |    0.750 | 
     +-----------------------------------------------------------------------------------------+ 
Path 361: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.824
- Arrival Time                  3.622
= Slack Time                   -2.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.198 | 
     | g100523                     | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.569 | 
     | g97418                      | A0 v -> Y ^ | OAI22X1  | 0.170 |   3.536 |    0.738 | 
     | g97347                      | A ^ -> Y v  | CLKINVX1 | 0.050 |   3.587 |    0.789 | 
     | g96975                      | C1 v -> Y ^ | OAI222X1 | 0.035 |   3.622 |    0.824 | 
     | gen_pipe[15].Pipe_Xo_reg[5] | D ^         | DFFX2    | 0.000 |   3.622 |    0.824 | 
     +-----------------------------------------------------------------------------------+ 
Path 362: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.833
- Arrival Time                  3.631
= Slack Time                   -2.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.198 | 
     | g100533                     | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.566 | 
     | g96746                      | B v -> Y ^  | NOR2BX2  | 0.180 |   3.543 |    0.745 | 
     | g96639                      | A ^ -> Y v  | NOR2X2   | 0.054 |   3.598 |    0.800 | 
     | g96156                      | C1 v -> Y ^ | OAI222X1 | 0.033 |   3.631 |    0.833 | 
     | gen_pipe[12].Pipe_Xo_reg[8] | D ^         | DFFX2    | 0.000 |   3.631 |    0.833 | 
     +-----------------------------------------------------------------------------------+ 
Path 363: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.169
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.741
- Arrival Time                  3.532
= Slack Time                   -2.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.191 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.476 | 
     | g95800__6783                 | A0 v -> Y ^ | OAI22X4  | 0.166 |   3.433 |    0.642 | 
     | g95579__2883                 | B ^ -> Y v  | NAND2X2  | 0.057 |   3.490 |    0.700 | 
     | g95285__6417                 | A1 v -> Y ^ | OAI222X2 | 0.041 |   3.532 |    0.741 | 
     | gen_pipe[11].Pipe_Xo_reg[13] | D ^         | DFFX4    | 0.000 |   3.532 |    0.741 | 
     +------------------------------------------------------------------------------------+ 
Path 364: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.824
- Arrival Time                  3.612
= Slack Time                   -2.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.188 | 
     | g100524                     | B ^ -> Y v  | NAND2X8   | 2.734 |   3.334 |    0.546 | 
     | g99825                      | A v -> Y ^  | CLKINVX3  | 0.165 |   3.500 |    0.712 | 
     | g97669                      | B1 ^ -> Y v | AOI2BB2X1 | 0.069 |   3.568 |    0.780 | 
     | g97217                      | B1 v -> Y ^ | OAI222X1  | 0.044 |   3.612 |    0.824 | 
     | gen_pipe[15].Pipe_Xo_reg[4] | D ^         | DFFX2     | 0.000 |   3.612 |    0.824 | 
     +------------------------------------------------------------------------------------+ 
Path 365: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  3.613
= Slack Time                   -2.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.186 | 
     | g100524                     | B ^ -> Y v  | NAND2X8   | 2.734 |   3.334 |    0.549 | 
     | g99825                      | A v -> Y ^  | CLKINVX3  | 0.165 |   3.500 |    0.714 | 
     | g98215                      | B1 ^ -> Y v | AOI2BB2X1 | 0.070 |   3.570 |    0.785 | 
     | g97765                      | B1 v -> Y ^ | OAI222X1  | 0.043 |   3.613 |    0.827 | 
     | gen_pipe[15].Pipe_Xo_reg[2] | D ^         | DFFX2     | 0.000 |   3.613 |    0.827 | 
     +------------------------------------------------------------------------------------+ 
Path 366: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.784
- Arrival Time                  3.568
= Slack Time                   -2.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.184 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.597 | 
     | g94284__5107                 | A0 v -> Y ^ | OAI222X1 | 0.187 |   3.568 |    0.784 | 
     | gen_pipe[13].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   3.568 |    0.784 | 
     +------------------------------------------------------------------------------------+ 
Path 367: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  3.610
= Slack Time                   -2.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.183 | 
     | g100524                     | B ^ -> Y v  | NAND2X8   | 2.734 |   3.334 |    0.551 | 
     | g99825                      | A v -> Y ^  | CLKINVX3  | 0.165 |   3.500 |    0.716 | 
     | g97933                      | B1 ^ -> Y v | AOI2BB2X1 | 0.069 |   3.569 |    0.786 | 
     | g97443                      | B1 v -> Y ^ | OAI222X1  | 0.042 |   3.610 |    0.827 | 
     | gen_pipe[15].Pipe_Xo_reg[3] | D ^         | DFFX2     | 0.000 |   3.610 |    0.827 | 
     +------------------------------------------------------------------------------------+ 
Path 368: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.784
- Arrival Time                  3.566
= Slack Time                   -2.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.182 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.598 | 
     | g94253__7098                 | A0 v -> Y ^ | OAI222X1 | 0.186 |   3.566 |    0.784 | 
     | gen_pipe[13].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   3.566 |    0.784 | 
     +------------------------------------------------------------------------------------+ 
Path 369: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.027
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.688
- Arrival Time                  3.467
= Slack Time                   -2.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.179 | 
     | g100535                     | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.488 | 
     | g97406                      | A0N v -> Y v | AOI2BB2X2 | 0.167 |   3.434 |    0.655 | 
     | g96961                      | B1 v -> Y ^  | OAI222X2  | 0.033 |   3.467 |    0.688 | 
     | gen_pipe[11].Pipe_Xo_reg[5] | D ^          | DFFX4     | 0.000 |   3.467 |    0.688 | 
     +-------------------------------------------------------------------------------------+ 
Path 370: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  3.569
= Slack Time                   -2.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.179 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.602 | 
     | g94653__2883                 | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.569 |    0.791 | 
     | gen_pipe[13].Pipe_Zo_reg[14] | D ^         | DFFX2    | 0.000 |   3.569 |    0.791 | 
     +------------------------------------------------------------------------------------+ 
Path 371: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  3.569
= Slack Time                   -2.778
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.178 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.603 | 
     | g94515__7098                 | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.569 |    0.791 | 
     | gen_pipe[13].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   3.569 |    0.791 | 
     +------------------------------------------------------------------------------------+ 
Path 372: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  3.569
= Slack Time                   -2.778
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.178 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.603 | 
     | g94410__9315                 | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.568 |    0.791 | 
     | gen_pipe[13].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   3.569 |    0.791 | 
     +------------------------------------------------------------------------------------+ 
Path 373: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  3.567
= Slack Time                   -2.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.176 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.605 | 
     | g94335__6260                 | A0 v -> Y ^ | OAI222X1 | 0.186 |   3.567 |    0.791 | 
     | gen_pipe[13].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   3.567 |    0.791 | 
     +------------------------------------------------------------------------------------+ 
Path 374: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.685
- Arrival Time                  3.460
= Slack Time                   -2.775
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.175 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.492 | 
     | g94902__6417                 | A0 v -> Y ^ | OAI222X1 | 0.193 |   3.460 |    0.685 | 
     | gen_pipe[11].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   3.460 |    0.685 | 
     +------------------------------------------------------------------------------------+ 
Path 375: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.825
- Arrival Time                  3.597
= Slack Time                   -2.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |             |           |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+---------+----------| 
     |                             | ena ^       |           |       |   0.600 |   -2.172 | 
     | g100524                     | B ^ -> Y v  | NAND2X8   | 2.734 |   3.334 |    0.562 | 
     | g99825                      | A v -> Y ^  | CLKINVX3  | 0.165 |   3.500 |    0.728 | 
     | g97146                      | B0 ^ -> Y v | AOI2BB2X2 | 0.056 |   3.555 |    0.783 | 
     | g96716                      | B1 v -> Y ^ | OAI222X1  | 0.041 |   3.597 |    0.825 | 
     | gen_pipe[15].Pipe_Xo_reg[9] | D ^         | DFFX2     | 0.000 |   3.597 |    0.825 | 
     +------------------------------------------------------------------------------------+ 
Path 376: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.139
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.772
- Arrival Time                  3.543
= Slack Time                   -2.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -2.171 | 
     | g98035                     | C1 ^ -> Y v | OAI222X1 | 2.943 |   3.543 |    0.772 | 
     | gen_pipe[1].Pipe_Yo_reg[5] | D v         | DFFX4    | 0.000 |   3.543 |    0.772 | 
     +----------------------------------------------------------------------------------+ 
Path 377: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.688
- Arrival Time                  3.459
= Slack Time                   -2.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.171 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.496 | 
     | g95782__7482                 | A0 v -> Y ^ | OAI222X1 | 0.192 |   3.458 |    0.688 | 
     | gen_pipe[11].Pipe_Yo_reg[10] | D ^         | DFFX4    | 0.000 |   3.459 |    0.688 | 
     +------------------------------------------------------------------------------------+ 
Path 378: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  3.597
= Slack Time                   -2.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.170 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.597 | 
     | g97145                       | A0 v -> Y ^ | OAI22X2  | 0.148 |   3.515 |    0.745 | 
     | g96751                       | A1 ^ -> Y v | OAI21X1  | 0.058 |   3.573 |    0.803 | 
     | g96495                       | C0 v -> Y ^ | OAI221X1 | 0.024 |   3.597 |    0.827 | 
     | gen_pipe[15].Pipe_Xo_reg[10] | D ^         | DFFX2    | 0.000 |   3.597 |    0.827 | 
     +------------------------------------------------------------------------------------+ 
Path 379: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.693
- Arrival Time                  3.463
= Slack Time                   -2.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.170 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.497 | 
     | g95292__5526                 | A0 v -> Y ^ | OAI222X1 | 0.196 |   3.462 |    0.693 | 
     | gen_pipe[11].Pipe_Yo_reg[14] | D ^         | DFFX4    | 0.000 |   3.463 |    0.693 | 
     +------------------------------------------------------------------------------------+ 
Path 380: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[13].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.819
- Arrival Time                  3.587
= Slack Time                   -2.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.168 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.613 | 
     | g96040                       | A0 v -> Y ^ | OAI222X1 | 0.206 |   3.587 |    0.819 | 
     | gen_pipe[13].Pipe_Xo_reg[11] | D ^         | DFFX2    | 0.000 |   3.587 |    0.819 | 
     +------------------------------------------------------------------------------------+ 
Path 381: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.565
= Slack Time                   -2.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.167 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.599 | 
     | g95615__2398                 | A0 v -> Y ^ | OAI222X1 | 0.199 |   3.565 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[10] | D ^         | DFFX2    | 0.000 |   3.565 |    0.798 | 
     +------------------------------------------------------------------------------------+ 
Path 382: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.565
= Slack Time                   -2.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.167 | 
     | g100523                     | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.600 | 
     | g96873                      | A0 v -> Y ^ | OAI222X1 | 0.198 |   3.565 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[7] | D ^         | DFFX2    | 0.000 |   3.565 |    0.798 | 
     +-----------------------------------------------------------------------------------+ 
Path 383: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.702
- Arrival Time                  3.468
= Slack Time                   -2.766
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.166 | 
     | g100535                      | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.501 | 
     | g95294__3680                 | A0N v -> Y v | AOI2BB2X2 | 0.168 |   3.435 |    0.668 | 
     | g94977__5122                 | B1 v -> Y ^  | OAI222X2  | 0.033 |   3.468 |    0.702 | 
     | gen_pipe[11].Pipe_Yo_reg[16] | D ^          | DFFX4     | 0.000 |   3.468 |    0.702 | 
     +--------------------------------------------------------------------------------------+ 
Path 384: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.092
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.792
- Arrival Time                  3.557
= Slack Time                   -2.765
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.165 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.602 | 
     | g94386__2802                 | A0 v -> Y ^ | OAI222X1 | 0.190 |   3.557 |    0.792 | 
     | gen_pipe[15].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   3.557 |    0.792 | 
     +------------------------------------------------------------------------------------+ 
Path 385: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.563
= Slack Time                   -2.764
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.164 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.602 | 
     | g95272__7098                 | A0 v -> Y ^ | OAI222X1 | 0.196 |   3.562 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[11] | D ^         | DFFX2    | 0.000 |   3.563 |    0.798 | 
     +------------------------------------------------------------------------------------+ 
Path 386: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.700
- Arrival Time                  3.464
= Slack Time                   -2.764
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.164 | 
     | g100535                      | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.503 | 
     | g95759__2883                 | A0N v -> Y v | AOI2BB2X2 | 0.165 |   3.432 |    0.668 | 
     | g95374__2883                 | B1 v -> Y ^  | OAI222X2  | 0.032 |   3.464 |    0.700 | 
     | gen_pipe[11].Pipe_Yo_reg[11] | D ^          | DFFX4     | 0.000 |   3.464 |    0.700 | 
     +--------------------------------------------------------------------------------------+ 
Path 387: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.561
= Slack Time                   -2.762
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.162 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.604 | 
     | g94986__9315                 | A0 v -> Y ^ | OAI222X1 | 0.194 |   3.561 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[12] | D ^         | DFFX2    | 0.000 |   3.561 |    0.798 | 
     +------------------------------------------------------------------------------------+ 
Path 388: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.560
= Slack Time                   -2.762
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.162 | 
     | g100523                     | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.605 | 
     | g96431                      | A0 v -> Y ^ | OAI222X1 | 0.193 |   3.560 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[8] | D ^         | DFFX2    | 0.000 |   3.560 |    0.798 | 
     +-----------------------------------------------------------------------------------+ 
Path 389: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.690
- Arrival Time                  3.451
= Slack Time                   -2.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.161 | 
     | g100535                      | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.506 | 
     | g95372__9315                 | A0N v -> Y v | AOI2BB2X1 | 0.142 |   3.409 |    0.648 | 
     | g95074__6783                 | B1 v -> Y ^  | OAI222X1  | 0.041 |   3.451 |    0.689 | 
     | gen_pipe[11].Pipe_Yo_reg[15] | D ^          | DFFX4     | 0.000 |   3.451 |    0.690 | 
     +--------------------------------------------------------------------------------------+ 
Path 390: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.559
= Slack Time                   -2.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.161 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.606 | 
     | g94780__7482                 | A0 v -> Y ^ | OAI222X1 | 0.192 |   3.559 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[13] | D ^         | DFFX2    | 0.000 |   3.559 |    0.798 | 
     +------------------------------------------------------------------------------------+ 
Path 391: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.559
= Slack Time                   -2.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.160 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.606 | 
     | g94479__5477                 | A0 v -> Y ^ | OAI222X1 | 0.192 |   3.559 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   3.559 |    0.798 | 
     +------------------------------------------------------------------------------------+ 
Path 392: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.024
- Setup                         0.185
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.691
- Arrival Time                  3.452
= Slack Time                   -2.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.160 | 
     | g100535                     | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.507 | 
     | g97129                      | A0N v -> Y v | AOI2BB2X2 | 0.154 |   3.420 |    0.660 | 
     | g96704                      | B1 v -> Y ^  | OAI222X2  | 0.031 |   3.451 |    0.691 | 
     | gen_pipe[11].Pipe_Xo_reg[6] | D ^          | DFFX4     | 0.000 |   3.452 |    0.691 | 
     +-------------------------------------------------------------------------------------+ 
Path 393: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.558
= Slack Time                   -2.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.160 | 
     | g100523                     | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.606 | 
     | g97237                      | A0 v -> Y ^ | OAI222X1 | 0.191 |   3.558 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[6] | D ^         | DFFX2    | 0.000 |   3.558 |    0.798 | 
     +-----------------------------------------------------------------------------------+ 
Path 394: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.558
= Slack Time                   -2.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.160 | 
     | g100523                     | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.607 | 
     | g96058                      | A0 v -> Y ^ | OAI222X1 | 0.191 |   3.558 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[9] | D ^         | DFFX2    | 0.000 |   3.558 |    0.798 | 
     +-----------------------------------------------------------------------------------+ 
Path 395: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  3.464
= Slack Time                   -2.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.159 | 
     | g100535                      | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.508 | 
     | g95500__3680                 | A0N v -> Y v | AOI2BB2X2 | 0.167 |   3.434 |    0.675 | 
     | g95150__6260                 | B1 v -> Y ^  | OAI222X2  | 0.030 |   3.464 |    0.705 | 
     | gen_pipe[11].Pipe_Yo_reg[13] | D ^          | DFFX4     | 0.000 |   3.464 |    0.705 | 
     +--------------------------------------------------------------------------------------+ 
Path 396: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[15].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.555
= Slack Time                   -2.757
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.157 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.610 | 
     | g94605__5107                 | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.555 |    0.798 | 
     | gen_pipe[15].Pipe_Zo_reg[14] | D ^         | DFFX2    | 0.000 |   3.555 |    0.798 | 
     +------------------------------------------------------------------------------------+ 
Path 397: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.687
- Arrival Time                  3.444
= Slack Time                   -2.757
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.157 | 
     | g100535                      | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.510 | 
     | g95090__2883                 | A0N v -> Y v | AOI2BB2X1 | 0.138 |   3.405 |    0.648 | 
     | g94830__6131                 | B1 v -> Y ^  | OAI222X1  | 0.038 |   3.443 |    0.687 | 
     | gen_pipe[11].Pipe_Yo_reg[17] | D ^          | DFFX4     | 0.000 |   3.444 |    0.687 | 
     +--------------------------------------------------------------------------------------+ 
Path 398: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.795
- Arrival Time                  3.551
= Slack Time                   -2.757
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.157 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.607 | 
     | g95058__6161                 | A0 v -> Y ^ | OAI222X1 | 0.188 |   3.551 |    0.795 | 
     | gen_pipe[12].Pipe_Yo_reg[20] | D ^         | DFFX2    | 0.000 |   3.551 |    0.795 | 
     +------------------------------------------------------------------------------------+ 
Path 399: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.820
- Arrival Time                  3.575
= Slack Time                   -2.755
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.155 | 
     | g101340                      | B ^ -> Y v  | NAND2X8  | 2.781 |   3.381 |    0.626 | 
     | g95061__2883                 | A0 v -> Y ^ | OAI222X1 | 0.194 |   3.574 |    0.820 | 
     | gen_pipe[13].Pipe_Yo_reg[20] | D ^         | DFFX2    | 0.000 |   3.575 |    0.820 | 
     +------------------------------------------------------------------------------------+ 
Path 400: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.013
- Setup                         0.199
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.688
- Arrival Time                  3.441
= Slack Time                   -2.753
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.153 | 
     | g100535                      | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.514 | 
     | g95753__5115                 | A0N v -> Y v | AOI2BB2X1 | 0.138 |   3.405 |    0.651 | 
     | g95382__6260                 | B1 v -> Y ^  | OAI222X1  | 0.037 |   3.441 |    0.688 | 
     | gen_pipe[11].Pipe_Yo_reg[12] | D ^          | DFFX4     | 0.000 |   3.441 |    0.688 | 
     +--------------------------------------------------------------------------------------+ 
Path 401: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.185
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.695
- Arrival Time                  3.440
= Slack Time                   -2.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.145 | 
     | g100535                     | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.522 | 
     | g96292                      | A0N v -> Y v | AOI2BB2X1 | 0.143 |   3.410 |    0.665 | 
     | g95894__8428                | C1 v -> Y ^  | OAI222X2  | 0.030 |   3.440 |    0.695 | 
     | gen_pipe[11].Pipe_Yo_reg[9] | D ^          | DFFX4     | 0.000 |   3.440 |    0.695 | 
     +-------------------------------------------------------------------------------------+ 
Path 402: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  3.572
= Slack Time                   -2.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                   |             |          |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+---------+----------| 
     |                                   | ena ^       |          |       |   0.600 |   -2.145 | 
     | gen_pipe[10].Pipe_g11093          | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.311 | 
     | FE_DBTC12_gen_pipe_10_Pipe_n_7051 | A v -> Y ^  | INVX2    | 0.362 |   3.417 |    0.672 | 
     | gen_pipe[10].Pipe_g10365          | A0 ^ -> Y v | AOI22X1  | 0.092 |   3.510 |    0.765 | 
     | gen_pipe[10].Pipe_g10331          | B1 v -> Y ^ | OAI222X1 | 0.062 |   3.572 |    0.827 | 
     | gen_pipe[10].Pipe_Xo_reg[9]       | D ^         | DFFX2    | 0.000 |   3.572 |    0.827 | 
     +-----------------------------------------------------------------------------------------+ 
Path 403: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.197
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.467
= Slack Time                   -2.744
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.144 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.523 | 
     | g95789__1666                | A0 v -> Y ^ | OAI222X1 | 0.200 |   3.467 |    0.722 | 
     | gen_pipe[11].Pipe_Xo_reg[9] | D ^         | DFFX4    | 0.000 |   3.467 |    0.723 | 
     +-----------------------------------------------------------------------------------+ 
Path 404: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.005
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  3.451
= Slack Time                   -2.743
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.143 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.524 | 
     | g95897__3680                | A0 v -> Y ^ | OAI222X1 | 0.184 |   3.451 |    0.709 | 
     | gen_pipe[11].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   3.451 |    0.709 | 
     +-----------------------------------------------------------------------------------+ 
Path 405: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[12].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.807
- Arrival Time                  3.548
= Slack Time                   -2.741
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.141 | 
     | g100533                      | B ^ -> Y v  | NAND2X8  | 2.763 |   3.363 |    0.623 | 
     | g94552__2398                 | A0 v -> Y ^ | OAI222X1 | 0.184 |   3.547 |    0.807 | 
     | gen_pipe[12].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   3.548 |    0.807 | 
     +------------------------------------------------------------------------------------+ 
Path 406: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.005
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  3.450
= Slack Time                   -2.741
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.141 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.526 | 
     | g95502__2802                | A0 v -> Y ^ | OAI222X1 | 0.183 |   3.450 |    0.709 | 
     | gen_pipe[11].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   3.450 |    0.709 | 
     +-----------------------------------------------------------------------------------+ 
Path 407: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.197
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.463
= Slack Time                   -2.740
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.140 | 
     | g100535                     | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.527 | 
     | g96154                      | A0 v -> Y ^ | OAI222X1 | 0.196 |   3.463 |    0.723 | 
     | gen_pipe[11].Pipe_Yo_reg[8] | D ^         | DFFX4    | 0.000 |   3.463 |    0.723 | 
     +-----------------------------------------------------------------------------------+ 
Path 408: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  3.449
= Slack Time                   -2.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.139 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.528 | 
     | g95151__4319                 | A0 v -> Y ^ | OAI222X1 | 0.182 |   3.449 |    0.709 | 
     | gen_pipe[11].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   3.449 |    0.709 | 
     +------------------------------------------------------------------------------------+ 
Path 409: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.733
- Arrival Time                  3.472
= Slack Time                   -2.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.139 | 
     | g100535                     | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.528 | 
     | g97119                      | A0N v -> Y v | AOI2BB2X2 | 0.173 |   3.440 |    0.701 | 
     | g96705                      | B1 v -> Y ^  | OAI222X2  | 0.032 |   3.472 |    0.733 | 
     | gen_pipe[11].Pipe_Yo_reg[6] | D ^          | DFFX4     | 0.000 |   3.472 |    0.733 | 
     +-------------------------------------------------------------------------------------+ 
Path 410: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.734
- Arrival Time                  3.472
= Slack Time                   -2.738
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.138 | 
     | g100535                     | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.529 | 
     | g97408                      | A0N v -> Y v | AOI2BB2X2 | 0.173 |   3.440 |    0.702 | 
     | g96963                      | B1 v -> Y ^  | OAI222X2  | 0.032 |   3.472 |    0.733 | 
     | gen_pipe[11].Pipe_Yo_reg[5] | D ^          | DFFX4     | 0.000 |   3.472 |    0.734 | 
     +-------------------------------------------------------------------------------------+ 
Path 411: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  3.448
= Slack Time                   -2.738
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.138 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.529 | 
     | g94978__8246                 | A0 v -> Y ^ | OAI222X1 | 0.181 |   3.448 |    0.710 | 
     | gen_pipe[11].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   3.448 |    0.710 | 
     +------------------------------------------------------------------------------------+ 
Path 412: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  3.448
= Slack Time                   -2.738
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.138 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.529 | 
     | g94706__5107                 | A0 v -> Y ^ | OAI222X1 | 0.181 |   3.448 |    0.710 | 
     | gen_pipe[11].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   3.448 |    0.710 | 
     +------------------------------------------------------------------------------------+ 
Path 413: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.735
- Arrival Time                  3.473
= Slack Time                   -2.738
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.138 | 
     | g100535                     | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.529 | 
     | g96618                      | A0N v -> Y v | AOI2BB2X2 | 0.167 |   3.434 |    0.696 | 
     | g96153                      | B1 v -> Y ^  | OAI222X2  | 0.038 |   3.472 |    0.735 | 
     | gen_pipe[11].Pipe_Xo_reg[8] | D ^          | DFFX4     | 0.000 |   3.473 |    0.735 | 
     +-------------------------------------------------------------------------------------+ 
Path 414: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  3.448
= Slack Time                   -2.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.137 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.529 | 
     | g94551__5477                 | A0 v -> Y ^ | OAI222X1 | 0.181 |   3.448 |    0.710 | 
     | gen_pipe[11].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   3.448 |    0.710 | 
     +------------------------------------------------------------------------------------+ 
Path 415: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.711
- Arrival Time                  3.447
= Slack Time                   -2.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.136 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.531 | 
     | g94344__1705                 | A0 v -> Y ^ | OAI222X1 | 0.180 |   3.447 |    0.711 | 
     | gen_pipe[11].Pipe_Zo_reg[15] | D ^         | DFFX4    | 0.000 |   3.447 |    0.711 | 
     +------------------------------------------------------------------------------------+ 
Path 416: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.185
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.734
- Arrival Time                  3.469
= Slack Time                   -2.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.135 | 
     | g100535                     | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.532 | 
     | g96838                      | A0N v -> Y v | AOI2BB2X2 | 0.171 |   3.438 |    0.702 | 
     | g96432                      | B1 v -> Y ^  | OAI222X2  | 0.032 |   3.469 |    0.734 | 
     | gen_pipe[11].Pipe_Yo_reg[7] | D ^          | DFFX4     | 0.000 |   3.469 |    0.734 | 
     +-------------------------------------------------------------------------------------+ 
Path 417: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.826
- Arrival Time                  3.550
= Slack Time                   -2.724
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.124 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.642 | 
     | g96057                       | A0 v -> Y ^ | OAI222X1 | 0.183 |   3.550 |    0.826 | 
     | gen_pipe[15].Pipe_Xo_reg[19] | D ^         | DFFX2    | 0.000 |   3.550 |    0.826 | 
     +------------------------------------------------------------------------------------+ 
Path 418: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.016
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.826
- Arrival Time                  3.546
= Slack Time                   -2.721
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.121 | 
     | g100523                      | B ^ -> Y v  | NAND2X8  | 2.767 |   3.367 |    0.646 | 
     | g96596                       | A0 v -> Y ^ | OAI222X1 | 0.180 |   3.546 |    0.826 | 
     | gen_pipe[15].Pipe_Xo_reg[11] | D ^         | DFFX2    | 0.000 |   3.546 |    0.826 | 
     +------------------------------------------------------------------------------------+ 
Path 419: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.834
- Arrival Time                  3.548
= Slack Time                   -2.714
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.114 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.553 | 
     | g95644__5107                 | A0 v -> Y ^ | OAI22X1  | 0.200 |   3.467 |    0.752 | 
     | g95604                       | A ^ -> Y v  | CLKINVX2 | 0.045 |   3.512 |    0.798 | 
     | g95286__5477                 | B1 v -> Y ^ | OAI222X2 | 0.036 |   3.548 |    0.833 | 
     | gen_pipe[11].Pipe_Xo_reg[17] | D ^         | DFFX2    | 0.000 |   3.548 |    0.834 | 
     +------------------------------------------------------------------------------------+ 
Path 420: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.830
- Arrival Time                  3.544
= Slack Time                   -2.714
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.114 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.553 | 
     | g96223                       | B v -> Y ^  | NOR2BX2  | 0.184 |   3.451 |    0.737 | 
     | g95917__6417                 | B0 ^ -> Y v | AOI21X1  | 0.051 |   3.502 |    0.788 | 
     | g95532__1705                 | C1 v -> Y ^ | OAI222X1 | 0.042 |   3.544 |    0.830 | 
     | gen_pipe[11].Pipe_Xo_reg[10] | D ^         | DFFX2    | 0.000 |   3.544 |    0.830 | 
     +------------------------------------------------------------------------------------+ 
Path 421: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  3.462
= Slack Time                   -2.669
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -2.069 | 
     | g100535                     | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.598 | 
     | g96840                      | A0N v -> Y v | AOI2BB2X2 | 0.162 |   3.429 |    0.760 | 
     | g96430                      | B1 v -> Y ^  | OAI222X2  | 0.033 |   3.462 |    0.793 | 
     | gen_pipe[11].Pipe_Xo_reg[7] | D ^          | DFFX2     | 0.000 |   3.462 |    0.793 | 
     +-------------------------------------------------------------------------------------+ 
Path 422: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.796
- Arrival Time                  3.445
= Slack Time                   -2.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.049 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.618 | 
     | g94757__2883                 | B0 v -> Y ^ | OAI222X1 | 0.178 |   3.445 |    0.796 | 
     | gen_pipe[11].Pipe_Yo_reg[20] | D ^         | DFFX2    | 0.000 |   3.445 |    0.796 | 
     +------------------------------------------------------------------------------------+ 
Path 423: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  3.442
= Slack Time                   -2.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                              |              |           |       |  Time   |   Time   | 
     |------------------------------+--------------+-----------+-------+---------+----------| 
     |                              | ena ^        |           |       |   0.600 |   -2.049 | 
     | g100535                      | B ^ -> Y v   | NAND2X8   | 2.667 |   3.267 |    0.618 | 
     | g94965__5477                 | A0N v -> Y v | AOI2BB2X1 | 0.136 |   3.403 |    0.754 | 
     | g94768__5526                 | B1 v -> Y ^  | OAI222X1  | 0.039 |   3.442 |    0.793 | 
     | gen_pipe[11].Pipe_Yo_reg[19] | D ^          | DFFX2     | 0.000 |   3.442 |    0.793 | 
     +--------------------------------------------------------------------------------------+ 
Path 424: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  3.449
= Slack Time                   -2.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.036 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.631 | 
     | g94469__7482                 | A0 v -> Y ^ | OAI222X1 | 0.182 |   3.449 |    0.813 | 
     | gen_pipe[11].Pipe_Zo_reg[14] | D ^         | DFFX2    | 0.000 |   3.449 |    0.813 | 
     +------------------------------------------------------------------------------------+ 
Path 425: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  3.448
= Slack Time                   -2.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.035 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.632 | 
     | g94301__7098                 | A0 v -> Y ^ | OAI222X1 | 0.181 |   3.448 |    0.813 | 
     | gen_pipe[11].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   3.448 |    0.813 | 
     +------------------------------------------------------------------------------------+ 
Path 426: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.814
- Arrival Time                  3.447
= Slack Time                   -2.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.034 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.633 | 
     | g94239__6783                 | A0 v -> Y ^ | OAI222X1 | 0.180 |   3.447 |    0.814 | 
     | gen_pipe[11].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   3.447 |    0.814 | 
     +------------------------------------------------------------------------------------+ 
Path 427: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.814
- Arrival Time                  3.446
= Slack Time                   -2.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.033 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.634 | 
     | g94228__5107                 | A0 v -> Y ^ | OAI222X1 | 0.179 |   3.446 |    0.814 | 
     | gen_pipe[11].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   3.446 |    0.814 | 
     +------------------------------------------------------------------------------------+ 
Path 428: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[11].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.084
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.814
- Arrival Time                  3.446
= Slack Time                   -2.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.032 | 
     | g100535                      | B ^ -> Y v  | NAND2X8  | 2.667 |   3.267 |    0.635 | 
     | g94264__5115                 | A0 v -> Y ^ | OAI222X1 | 0.179 |   3.446 |    0.814 | 
     | gen_pipe[11].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   3.446 |    0.814 | 
     +------------------------------------------------------------------------------------+ 
Path 429: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.165
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.741
- Arrival Time                  3.356
= Slack Time                   -2.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.015 | 
     | gen_pipe[10].Pipe_g10166     | C1 ^ -> Y v | OAI222X1 | 2.756 |   3.356 |    0.741 | 
     | gen_pipe[10].Pipe_Xo_reg[14] | D v         | DFFX4    | 0.000 |   3.356 |    0.741 | 
     +------------------------------------------------------------------------------------+ 
Path 430: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.165
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.741
- Arrival Time                  3.354
= Slack Time                   -2.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.014 | 
     | gen_pipe[10].Pipe_g10183     | C1 ^ -> Y v | OAI222X1 | 2.754 |   3.354 |    0.741 | 
     | gen_pipe[10].Pipe_Xo_reg[13] | D v         | DFFX4    | 0.000 |   3.354 |    0.741 | 
     +------------------------------------------------------------------------------------+ 
Path 431: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[4]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.166
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.740
- Arrival Time                  3.352
= Slack Time                   -2.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -2.012 | 
     | gen_pipe[10].Pipe_g10448    | C1 ^ -> Y v | OAI222X1 | 2.752 |   3.352 |    0.740 | 
     | gen_pipe[10].Pipe_Yo_reg[4] | D v         | DFFX4    | 0.000 |   3.352 |    0.740 | 
     +-----------------------------------------------------------------------------------+ 
Path 432: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[15]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.166
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.740
- Arrival Time                  3.351
= Slack Time                   -2.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -2.011 | 
     | gen_pipe[10].Pipe_g10155     | C1 ^ -> Y v | OAI222X1 | 2.751 |   3.351 |    0.740 | 
     | gen_pipe[10].Pipe_Xo_reg[15] | D v         | DFFX4    | 0.000 |   3.351 |    0.740 | 
     +------------------------------------------------------------------------------------+ 
Path 433: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.177
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.290
= Slack Time                   -2.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.986 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.470 | 
     | gen_pipe[10].Pipe_g10504    | A1 v -> Y ^ | OAI222X1 | 0.234 |   3.290 |    0.704 | 
     | gen_pipe[10].Pipe_Xo_reg[1] | D ^         | DFFX4    | 0.000 |   3.290 |    0.704 | 
     +-----------------------------------------------------------------------------------+ 
Path 434: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.197
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.720
- Arrival Time                  3.297
= Slack Time                   -2.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.977 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.479 | 
     | gen_pipe[10].Pipe_g10492    | A1 v -> Y ^ | OAI222X1 | 0.241 |   3.297 |    0.720 | 
     | gen_pipe[10].Pipe_Yo_reg[1] | D ^         | DFFX4    | 0.000 |   3.297 |    0.720 | 
     +-----------------------------------------------------------------------------------+ 
Path 435: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.179
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  3.283
= Slack Time                   -2.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.976 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.480 | 
     | gen_pipe[10].Pipe_g10375    | A1 v -> Y ^ | OAI222X1 | 0.227 |   3.283 |    0.707 | 
     | gen_pipe[10].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   3.283 |    0.707 | 
     +-----------------------------------------------------------------------------------+ 
Path 436: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.178
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  3.283
= Slack Time                   -2.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.975 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.480 | 
     | gen_pipe[10].Pipe_g10397    | A1 v -> Y ^ | OAI222X1 | 0.227 |   3.283 |    0.707 | 
     | gen_pipe[10].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   3.283 |    0.707 | 
     +-----------------------------------------------------------------------------------+ 
Path 437: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.135
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.780
- Arrival Time                  3.347
= Slack Time                   -2.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.967 | 
     | gen_pipe[10].Pipe_g10204     | C1 ^ -> Y v | OAI222X1 | 2.747 |   3.347 |    0.780 | 
     | gen_pipe[10].Pipe_Xo_reg[17] | D v         | DFFX4    | 0.000 |   3.347 |    0.780 | 
     +------------------------------------------------------------------------------------+ 
Path 438: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.132
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.784
- Arrival Time                  3.350
= Slack Time                   -2.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.966 | 
     | gen_pipe[10].Pipe_g10258     | C1 ^ -> Y v | OAI222X1 | 2.750 |   3.350 |    0.784 | 
     | gen_pipe[10].Pipe_Xo_reg[11] | D v         | DFFX4    | 0.000 |   3.350 |    0.784 | 
     +------------------------------------------------------------------------------------+ 
Path 439: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.135
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.780
- Arrival Time                  3.345
= Slack Time                   -2.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.966 | 
     | gen_pipe[10].Pipe_g10177     | C1 ^ -> Y v | OAI222X1 | 2.745 |   3.345 |    0.779 | 
     | gen_pipe[10].Pipe_Xo_reg[18] | D v         | DFFX4    | 0.000 |   3.345 |    0.780 | 
     +------------------------------------------------------------------------------------+ 
Path 440: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.133
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.784
- Arrival Time                  3.350
= Slack Time                   -2.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.966 | 
     | gen_pipe[10].Pipe_g10217     | C1 ^ -> Y v | OAI222X1 | 2.750 |   3.350 |    0.784 | 
     | gen_pipe[10].Pipe_Xo_reg[12] | D v         | DFFX4    | 0.000 |   3.350 |    0.784 | 
     +------------------------------------------------------------------------------------+ 
Path 441: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.136
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.779
- Arrival Time                  3.342
= Slack Time                   -2.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.963 | 
     | gen_pipe[10].Pipe_g10161     | C1 ^ -> Y v | OAI222X1 | 2.742 |   3.342 |    0.779 | 
     | gen_pipe[10].Pipe_Xo_reg[19] | D v         | DFFX4    | 0.000 |   3.342 |    0.779 | 
     +------------------------------------------------------------------------------------+ 
Path 442: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.176
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.286
= Slack Time                   -2.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.963 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.493 | 
     | gen_pipe[10].Pipe_g10512    | A1 v -> Y ^ | OAI222X1 | 0.230 |   3.285 |    0.723 | 
     | gen_pipe[10].Pipe_Zo_reg[2] | D ^         | DFFX4    | 0.000 |   3.286 |    0.723 | 
     +-----------------------------------------------------------------------------------+ 
Path 443: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.176
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.284
= Slack Time                   -2.562
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.962 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.494 | 
     | gen_pipe[10].Pipe_g10486    | A1 v -> Y ^ | OAI222X1 | 0.229 |   3.284 |    0.723 | 
     | gen_pipe[10].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   3.284 |    0.723 | 
     +-----------------------------------------------------------------------------------+ 
Path 444: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.176
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.722
- Arrival Time                  3.283
= Slack Time                   -2.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.960 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.495 | 
     | gen_pipe[10].Pipe_g10457    | A1 v -> Y ^ | OAI222X1 | 0.227 |   3.283 |    0.722 | 
     | gen_pipe[10].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   3.283 |    0.722 | 
     +-----------------------------------------------------------------------------------+ 
Path 445: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.177
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.722
- Arrival Time                  3.282
= Slack Time                   -2.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.960 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.496 | 
     | gen_pipe[10].Pipe_g10428    | A1 v -> Y ^ | OAI222X1 | 0.226 |   3.282 |    0.722 | 
     | gen_pipe[10].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   3.282 |    0.722 | 
     +-----------------------------------------------------------------------------------+ 
Path 446: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.176
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.723
- Arrival Time                  3.282
= Slack Time                   -2.559
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.959 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.497 | 
     | gen_pipe[10].Pipe_g10533    | A1 v -> Y ^ | OAI222X1 | 0.226 |   3.282 |    0.723 | 
     | gen_pipe[10].Pipe_Zo_reg[1] | D ^         | DFFX4    | 0.000 |   3.282 |    0.723 | 
     +-----------------------------------------------------------------------------------+ 
Path 447: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.681
- Arrival Time                  3.237
= Slack Time                   -2.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.956 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.500 | 
     | gen_pipe[10].Pipe_g10207     | A0 v -> Y ^ | OAI222X1 | 0.181 |   3.237 |    0.681 | 
     | gen_pipe[10].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   3.237 |    0.681 | 
     +------------------------------------------------------------------------------------+ 
Path 448: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.178
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.232
= Slack Time                   -2.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.928 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.527 | 
     | gen_pipe[10].Pipe_g10260     | A0 v -> Y ^ | OAI222X1 | 0.177 |   3.232 |    0.704 | 
     | gen_pipe[10].Pipe_Yo_reg[14] | D ^         | DFFX4    | 0.000 |   3.232 |    0.704 | 
     +------------------------------------------------------------------------------------+ 
Path 449: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.177
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.232
= Slack Time                   -2.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.928 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.528 | 
     | gen_pipe[10].Pipe_g10241     | A0 v -> Y ^ | OAI222X1 | 0.176 |   3.232 |    0.704 | 
     | gen_pipe[10].Pipe_Yo_reg[15] | D ^         | DFFX4    | 0.000 |   3.232 |    0.704 | 
     +------------------------------------------------------------------------------------+ 
Path 450: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.180
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.706
- Arrival Time                  3.224
= Slack Time                   -2.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.918 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.538 | 
     | gen_pipe[10].Pipe_g10304    | A0 v -> Y ^ | OAI222X1 | 0.168 |   3.224 |    0.706 | 
     | gen_pipe[10].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   3.224 |    0.706 | 
     +-----------------------------------------------------------------------------------+ 
Path 451: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.180
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.706
- Arrival Time                  3.224
= Slack Time                   -2.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.918 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.538 | 
     | gen_pipe[10].Pipe_g10342    | A0 v -> Y ^ | OAI222X1 | 0.168 |   3.224 |    0.706 | 
     | gen_pipe[10].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   3.224 |    0.706 | 
     +-----------------------------------------------------------------------------------+ 
Path 452: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.722
- Arrival Time                  3.238
= Slack Time                   -2.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.916 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.540 | 
     | gen_pipe[10].Pipe_g10152     | A0 v -> Y ^ | OAI222X1 | 0.182 |   3.238 |    0.722 | 
     | gen_pipe[10].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   3.238 |    0.722 | 
     +------------------------------------------------------------------------------------+ 
Path 453: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.148
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.767
- Arrival Time                  3.278
= Slack Time                   -2.512
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.912 | 
     | gen_pipe[10].Pipe_g11093    | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.544 | 
     | gen_pipe[10].Pipe_g10411    | A0 v -> Y v | OA22X4   | 0.189 |   3.245 |    0.733 | 
     | gen_pipe[10].Pipe_g10374    | A1 v -> Y ^ | OAI222X4 | 0.034 |   3.278 |    0.766 | 
     | gen_pipe[10].Pipe_Yo_reg[7] | D ^         | DFFX4    | 0.000 |   3.278 |    0.767 | 
     +-----------------------------------------------------------------------------------+ 
Path 454: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.180
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  3.225
= Slack Time                   -2.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.907 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.549 | 
     | gen_pipe[10].Pipe_g10212     | A0 v -> Y ^ | OAI222X1 | 0.169 |   3.225 |    0.719 | 
     | gen_pipe[10].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   3.225 |    0.719 | 
     +------------------------------------------------------------------------------------+ 
Path 455: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.181
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  3.222
= Slack Time                   -2.505
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.905 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.551 | 
     | gen_pipe[10].Pipe_g10148     | A0 v -> Y ^ | OAI222X1 | 0.167 |   3.222 |    0.717 | 
     | gen_pipe[10].Pipe_Zo_reg[14] | D ^         | DFFX4    | 0.000 |   3.222 |    0.717 | 
     +------------------------------------------------------------------------------------+ 
Path 456: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.180
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  3.223
= Slack Time                   -2.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.904 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.551 | 
     | gen_pipe[10].Pipe_g10264     | A0 v -> Y ^ | OAI222X1 | 0.167 |   3.223 |    0.719 | 
     | gen_pipe[10].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   3.223 |    0.719 | 
     +------------------------------------------------------------------------------------+ 
Path 457: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.181
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  3.222
= Slack Time                   -2.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.904 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.552 | 
     | gen_pipe[10].Pipe_g10159     | A0 v -> Y ^ | OAI222X1 | 0.166 |   3.222 |    0.718 | 
     | gen_pipe[10].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   3.222 |    0.718 | 
     +------------------------------------------------------------------------------------+ 
Path 458: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.180
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  3.222
= Slack Time                   -2.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.904 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.552 | 
     | gen_pipe[10].Pipe_g10184     | A0 v -> Y ^ | OAI222X1 | 0.166 |   3.222 |    0.718 | 
     | gen_pipe[10].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   3.222 |    0.718 | 
     +------------------------------------------------------------------------------------+ 
Path 459: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.066
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.849
- Arrival Time                  3.349
= Slack Time                   -2.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.900 | 
     | gen_pipe[10].Pipe_g10302     | C1 ^ -> Y v | OAI222X1 | 2.749 |   3.349 |    0.849 | 
     | gen_pipe[10].Pipe_Xo_reg[10] | D v         | DFFX2    | 0.000 |   3.349 |    0.849 | 
     +------------------------------------------------------------------------------------+ 
Path 460: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[10].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.020
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  3.224
= Slack Time                   -2.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.836 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.620 | 
     | gen_pipe[10].Pipe_g10193     | A0 v -> Y ^ | OAI221X1 | 0.168 |   3.224 |    0.788 | 
     | gen_pipe[10].Pipe_Yo_reg[20] | D ^         | DFFX2    | 0.000 |   3.224 |    0.788 | 
     +------------------------------------------------------------------------------------+ 
Path 461: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.098
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  3.232
= Slack Time                   -2.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.819 | 
     | g98111                     | B1 ^ -> Y v | OAI221X1 | 2.632 |   3.232 |    0.813 | 
     | gen_pipe[1].Pipe_Xo_reg[4] | D v         | DFFX4    | 0.000 |   3.232 |    0.813 | 
     +----------------------------------------------------------------------------------+ 
Path 462: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.137
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.739
- Arrival Time                  3.153
= Slack Time                   -2.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.814 | 
     | g95080__8246                | C1 ^ -> Y v | OAI222X1 | 2.553 |   3.153 |    0.739 | 
     | gen_pipe[9].Pipe_Yo_reg[14] | D v         | DFFX4    | 0.000 |   3.153 |    0.739 | 
     +-----------------------------------------------------------------------------------+ 
Path 463: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.815
- Arrival Time                  3.225
= Slack Time                   -2.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.809 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.647 | 
     | gen_pipe[10].Pipe_g10121     | A0 v -> Y ^ | OAI222X1 | 0.169 |   3.224 |    0.815 | 
     | gen_pipe[10].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   3.225 |    0.815 | 
     +------------------------------------------------------------------------------------+ 
Path 464: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.816
- Arrival Time                  3.225
= Slack Time                   -2.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.809 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.647 | 
     | gen_pipe[10].Pipe_g10131     | A0 v -> Y ^ | OAI222X1 | 0.169 |   3.225 |    0.816 | 
     | gen_pipe[10].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   3.225 |    0.816 | 
     +------------------------------------------------------------------------------------+ 
Path 465: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.726
- Arrival Time                  3.135
= Slack Time                   -2.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.809 | 
     | g97775                     | A1 v -> Y ^ | OAI222X2 | 2.535 |   3.135 |    0.726 | 
     | gen_pipe[1].Pipe_Xo_reg[8] | D ^         | DFFX4    | 0.000 |   3.135 |    0.726 | 
     +----------------------------------------------------------------------------------+ 
Path 466: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.816
- Arrival Time                  3.224
= Slack Time                   -2.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.808 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.647 | 
     | gen_pipe[10].Pipe_g10124     | A0 v -> Y ^ | OAI222X1 | 0.168 |   3.224 |    0.815 | 
     | gen_pipe[10].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   3.224 |    0.816 | 
     +------------------------------------------------------------------------------------+ 
Path 467: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.815
- Arrival Time                  3.224
= Slack Time                   -2.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.808 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.647 | 
     | gen_pipe[10].Pipe_g10119     | A0 v -> Y ^ | OAI222X1 | 0.168 |   3.224 |    0.815 | 
     | gen_pipe[10].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   3.224 |    0.815 | 
     +------------------------------------------------------------------------------------+ 
Path 468: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[10].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                            (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.816
- Arrival Time                  3.224
= Slack Time                   -2.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | ena ^       |          |       |   0.600 |   -1.808 | 
     | gen_pipe[10].Pipe_g11093     | B ^ -> Y v  | NAND2BX4 | 2.456 |   3.056 |    0.648 | 
     | gen_pipe[10].Pipe_g10139     | A0 v -> Y ^ | OAI222X1 | 0.168 |   3.224 |    0.816 | 
     | gen_pipe[10].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   3.224 |    0.816 | 
     +------------------------------------------------------------------------------------+ 
Path 469: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.725
- Arrival Time                  3.133
= Slack Time                   -2.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.808 | 
     | g98045                     | A1 v -> Y ^ | OAI222X2 | 2.533 |   3.133 |    0.725 | 
     | gen_pipe[1].Pipe_Xo_reg[5] | D ^         | DFFX4    | 0.000 |   3.133 |    0.725 | 
     +----------------------------------------------------------------------------------+ 
Path 470: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.098
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  3.219
= Slack Time                   -2.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.806 | 
     | g98319                     | B1 ^ -> Y v | OAI221X1 | 2.619 |   3.219 |    0.813 | 
     | gen_pipe[1].Pipe_Yo_reg[4] | D v         | DFFX4    | 0.000 |   3.219 |    0.813 | 
     +----------------------------------------------------------------------------------+ 
Path 471: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.824
- Arrival Time                  3.205
= Slack Time                   -2.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.781 | 
     | g97767                     | A1 v -> Y ^ | OAI221X1 | 2.605 |   3.205 |    0.824 | 
     | gen_pipe[1].Pipe_Xo_reg[6] | D ^         | DFFX2    | 0.000 |   3.205 |    0.824 | 
     +----------------------------------------------------------------------------------+ 
Path 472: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.169
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.743
- Arrival Time                  3.076
= Slack Time                   -2.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.733 | 
     | g97776                     | A1 v -> Y ^ | OAI221X2 | 2.476 |   3.076 |    0.743 | 
     | gen_pipe[1].Pipe_Yo_reg[6] | D ^         | DFFX4    | 0.000 |   3.076 |    0.743 | 
     +----------------------------------------------------------------------------------+ 
Path 473: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.176
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.704
- Arrival Time                  3.015
= Slack Time                   -2.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.711 | 
     | g95622__3680                | A1 v -> Y ^ | OAI222X1 | 2.414 |   3.014 |    0.703 | 
     | gen_pipe[9].Pipe_Yo_reg[10] | D ^         | DFFX4    | 0.000 |   3.015 |    0.704 | 
     +-----------------------------------------------------------------------------------+ 
Path 474: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.125
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  3.095
= Slack Time                   -2.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.698 | 
     | g94843__5477                | C1 ^ -> Y v | OAI222X1 | 2.495 |   3.095 |    0.798 | 
     | gen_pipe[9].Pipe_Yo_reg[18] | D v         | DFFX4    | 0.000 |   3.095 |    0.798 | 
     +-----------------------------------------------------------------------------------+ 
Path 475: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.060
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.863
- Arrival Time                  3.129
= Slack Time                   -2.266
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.666 | 
     | g95103__5107                | A1 ^ -> Y v | AOI221X1 | 2.340 |   2.940 |    0.674 | 
     | g94970__8428                | A1 v -> Y ^ | OAI21X1  | 0.189 |   3.129 |    0.863 | 
     | gen_pipe[9].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   3.129 |    0.863 | 
     +-----------------------------------------------------------------------------------+ 
Path 476: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.197
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.720
- Arrival Time                  2.981
= Slack Time                   -2.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.661 | 
     | g94990__1666                | A1 v -> Y ^ | OAI222X1 | 2.380 |   2.980 |    0.720 | 
     | gen_pipe[9].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   2.981 |    0.720 | 
     +-----------------------------------------------------------------------------------+ 
Path 477: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[3]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.764
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.147
- Arrival Time                  2.403
= Slack Time                   -2.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |   -1.657 | 
     | gen_pipe[1].Pipe_Xo_reg[3] | E ^   | EDFFX4 | 1.803 |   2.403 |    0.147 | 
     +--------------------------------------------------------------------------+ 
Path 478: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[3]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.764
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.147
- Arrival Time                  2.403
= Slack Time                   -2.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |   -1.656 | 
     | gen_pipe[1].Pipe_Yo_reg[3] | E ^   | EDFFX4 | 1.803 |   2.403 |    0.147 | 
     +--------------------------------------------------------------------------+ 
Path 479: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.015
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.718
- Arrival Time                  2.970
= Slack Time                   -2.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.652 | 
     | g95076__1617                | A1 v -> Y ^ | OAI222X1 | 2.370 |   2.970 |    0.718 | 
     | gen_pipe[9].Pipe_Xo_reg[17] | D ^         | DFFX4    | 0.000 |   2.970 |    0.718 | 
     +-----------------------------------------------------------------------------------+ 
Path 480: VIOLATED Setup Check with Pin gen_pipe[15].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[15].Pipe_Xo_reg[0]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.752
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.166
- Arrival Time                  2.417
= Slack Time                   -2.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                             |       |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+---------+----------| 
     |                             | ena ^ |          |       |   0.600 |   -1.650 | 
     | gen_pipe[15].Pipe_Xo_reg[0] | E ^   | EDFFHQX2 | 1.817 |   2.417 |    0.166 | 
     +-----------------------------------------------------------------------------+ 
Path 481: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.198
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  2.969
= Slack Time                   -2.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.649 | 
     | g96150                     | A1 v -> Y ^ | OAI222X1 | 2.369 |   2.969 |    0.719 | 
     | gen_pipe[9].Pipe_Yo_reg[8] | D ^         | DFFX4    | 0.000 |   2.969 |    0.719 | 
     +----------------------------------------------------------------------------------+ 
Path 482: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[0]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.765
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.154
- Arrival Time                  2.401
= Slack Time                   -2.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                             |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+--------+-------+---------+----------| 
     |                             | ena ^ |        |       |   0.600 |   -1.648 | 
     | gen_pipe[13].Pipe_Yo_reg[0] | E ^   | EDFFX4 | 1.801 |   2.401 |    0.154 | 
     +---------------------------------------------------------------------------+ 
Path 483: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[2].Pipe_Yo_reg[1]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.763
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.145
- Arrival Time                  2.384
= Slack Time                   -2.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |   -1.639 | 
     | gen_pipe[2].Pipe_Yo_reg[1] | E ^   | EDFFX4 | 1.784 |   2.384 |    0.145 | 
     +--------------------------------------------------------------------------+ 
Path 484: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[12].Pipe_Yo_reg[0]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.764
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.155
- Arrival Time                  2.387
= Slack Time                   -2.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                             |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+--------+-------+---------+----------| 
     |                             | ena ^ |        |       |   0.600 |   -1.632 | 
     | gen_pipe[12].Pipe_Yo_reg[0] | E ^   | EDFFX4 | 1.787 |   2.387 |    0.155 | 
     +---------------------------------------------------------------------------+ 
Path 485: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.124
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.797
- Arrival Time                  3.022
= Slack Time                   -2.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.625 | 
     | g94835__6161                | C1 ^ -> Y v | OAI222X1 | 2.422 |   3.022 |    0.797 | 
     | gen_pipe[8].Pipe_Xo_reg[18] | D v         | DFFX4    | 0.000 |   3.022 |    0.797 | 
     +-----------------------------------------------------------------------------------+ 
Path 486: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.107
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.770
- Arrival Time                  2.972
= Slack Time                   -2.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.601 | 
     | g94837__9945                | C1 ^ -> Y v | OAI222X1 | 2.372 |   2.972 |    0.770 | 
     | gen_pipe[8].Pipe_Yo_reg[18] | D v         | DFFX4    | 0.000 |   2.972 |    0.770 | 
     +-----------------------------------------------------------------------------------+ 
Path 487: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  2.881
= Slack Time                   -2.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.572 | 
     | g96954                     | A1 v -> Y ^ | OAI222X1 | 2.281 |   2.881 |    0.709 | 
     | gen_pipe[9].Pipe_Xo_reg[5] | D ^         | DFFX4    | 0.000 |   2.881 |    0.709 | 
     +----------------------------------------------------------------------------------+ 
Path 488: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  2.881
= Slack Time                   -2.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.571 | 
     | g97222                     | A1 v -> Y ^ | OAI222X1 | 2.280 |   2.881 |    0.709 | 
     | gen_pipe[9].Pipe_Xo_reg[4] | D ^         | DFFX4    | 0.000 |   2.881 |    0.709 | 
     +----------------------------------------------------------------------------------+ 
Path 489: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[11].Pipe_Yo_reg[0]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.762
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.158
- Arrival Time                  2.329
= Slack Time                   -2.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                             |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+--------+-------+---------+----------| 
     |                             | ena ^ |        |       |   0.600 |   -1.571 | 
     | gen_pipe[11].Pipe_Yo_reg[0] | E ^   | EDFFX4 | 1.729 |   2.329 |    0.158 | 
     +---------------------------------------------------------------------------+ 
Path 490: VIOLATED Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[0]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.761
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.132
- Arrival Time                  2.302
= Slack Time                   -2.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                             |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+--------+-------+---------+----------| 
     |                             | ena ^ |        |       |   0.600 |   -1.570 | 
     | gen_pipe[12].Pipe_Xo_reg[0] | E ^   | EDFFX4 | 1.702 |   2.302 |    0.132 | 
     +---------------------------------------------------------------------------+ 
Path 491: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  2.874
= Slack Time                   -2.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.565 | 
     | g94894__6161                | A1 v -> Y ^ | OAI222X1 | 2.274 |   2.874 |    0.709 | 
     | gen_pipe[9].Pipe_Yo_reg[15] | D ^         | DFFX4    | 0.000 |   2.874 |    0.709 | 
     +-----------------------------------------------------------------------------------+ 
Path 492: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.172
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.705
- Arrival Time                  2.866
= Slack Time                   -2.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.561 | 
     | g97489                     | A1 v -> Y ^ | OAI222X1 | 2.266 |   2.866 |    0.705 | 
     | gen_pipe[9].Pipe_Xo_reg[3] | D ^         | DFFX4    | 0.000 |   2.866 |    0.705 | 
     +----------------------------------------------------------------------------------+ 
Path 493: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.172
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.706
- Arrival Time                  2.861
= Slack Time                   -2.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.556 | 
     | g94763__2398                | A1 v -> Y ^ | OAI222X1 | 2.261 |   2.861 |    0.706 | 
     | gen_pipe[9].Pipe_Yo_reg[17] | D ^         | DFFX4    | 0.000 |   2.861 |    0.706 | 
     +-----------------------------------------------------------------------------------+ 
Path 494: VIOLATED Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[11].Pipe_Xo_reg[0]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.759
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.130
- Arrival Time                  2.243
= Slack Time                   -2.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                             |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+--------+-------+---------+----------| 
     |                             | ena ^ |        |       |   0.600 |   -1.513 | 
     | gen_pipe[11].Pipe_Xo_reg[0] | E ^   | EDFFX4 | 1.643 |   2.243 |    0.130 | 
     +---------------------------------------------------------------------------+ 
Path 495: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.070
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.808
- Arrival Time                  2.919
= Slack Time                   -2.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.511 | 
     | g94707__6260                | C1 ^ -> Y v | OAI222X1 | 2.319 |   2.919 |    0.808 | 
     | gen_pipe[9].Pipe_Yo_reg[20] | D v         | DFFX2    | 0.000 |   2.919 |    0.808 | 
     +-----------------------------------------------------------------------------------+ 
Path 496: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  2.896
= Slack Time                   -2.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.506 | 
     | g95070__6260                | C1 ^ -> Y v | OAI222X1 | 2.296 |   2.896 |    0.791 | 
     | gen_pipe[8].Pipe_Yo_reg[14] | D v         | DFFX4    | 0.000 |   2.896 |    0.791 | 
     +-----------------------------------------------------------------------------------+ 
Path 497: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.017
- Setup                         0.184
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.733
- Arrival Time                  2.829
= Slack Time                   -2.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.495 | 
     | g95888__6417               | A1 v -> Y ^ | OAI222X2 | 2.229 |   2.829 |    0.733 | 
     | gen_pipe[9].Pipe_Yo_reg[9] | D ^         | DFFX4    | 0.000 |   2.829 |    0.733 | 
     +----------------------------------------------------------------------------------+ 
Path 498: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.061
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.844
- Arrival Time                  2.924
= Slack Time                   -2.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.481 | 
     | g95327__1666                | A1 ^ -> Y v | AOI221X1 | 2.139 |   2.739 |    0.659 | 
     | g95115__7098                | A1 v -> Y ^ | OAI21X1  | 0.185 |   2.924 |    0.844 | 
     | gen_pipe[8].Pipe_Xo_reg[13] | D ^         | DFFX4    | 0.000 |   2.924 |    0.844 | 
     +-----------------------------------------------------------------------------------+ 
Path 499: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.062
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  2.923
= Slack Time                   -2.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.479 | 
     | g95431__3680                | A1 ^ -> Y v | AOI221X1 | 2.128 |   2.728 |    0.649 | 
     | g95193__6783                | A1 v -> Y ^ | OAI21X1  | 0.194 |   2.923 |    0.843 | 
     | gen_pipe[9].Pipe_Xo_reg[14] | D ^         | DFFX4    | 0.000 |   2.923 |    0.843 | 
     +-----------------------------------------------------------------------------------+ 
Path 500: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.015
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.895
- Arrival Time                  2.967
= Slack Time                   -2.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.472 | 
     | g104659                     | B1 ^ -> Y v | OAI22X4  | 2.259 |   2.859 |    0.787 | 
     | g104649                     | AN v -> Y v | NAND4BX1 | 0.108 |   2.967 |    0.895 | 
     | gen_pipe[1].Pipe_Xo_reg[19] | D v         | DFFX2    | 0.000 |   2.967 |    0.895 | 
     +-----------------------------------------------------------------------------------+ 
Path 501: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[2].Pipe_Xo_reg[1]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.760
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.150
- Arrival Time                  2.222
= Slack Time                   -2.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |   -1.472 | 
     | gen_pipe[2].Pipe_Xo_reg[1] | E ^   | EDFFX4 | 1.622 |   2.222 |    0.150 | 
     +--------------------------------------------------------------------------+ 
Path 502: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.693
- Arrival Time                  2.760
= Slack Time                   -2.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.467 | 
     | g94656__7410                | A1 v -> Y ^ | OAI222X1 | 2.160 |   2.760 |    0.693 | 
     | gen_pipe[8].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   2.760 |    0.693 | 
     +-----------------------------------------------------------------------------------+ 
Path 503: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.059
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  2.926
= Slack Time                   -2.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.467 | 
     | g95620__5526                | A1 ^ -> Y v | AOI221X1 | 2.136 |   2.736 |    0.670 | 
     | g95330__5477                | A1 v -> Y ^ | OAI21X1  | 0.190 |   2.926 |    0.859 | 
     | gen_pipe[9].Pipe_Xo_reg[12] | D ^         | DFFX4    | 0.000 |   2.926 |    0.859 | 
     +-----------------------------------------------------------------------------------+ 
Path 504: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.056
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  2.889
= Slack Time                   -2.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.460 | 
     | g94759__1666                | A1 ^ -> Y v | AOI221X1 | 2.106 |   2.706 |    0.646 | 
     | g94647__5115                | A1 v -> Y ^ | OAI21X1  | 0.183 |   2.889 |    0.829 | 
     | gen_pipe[8].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   2.889 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 505: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.048
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.870
- Arrival Time                  2.926
= Slack Time                   -2.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.456 | 
     | g95326__2346                | A1 ^ -> Y v | AOI221X1 | 2.149 |   2.749 |    0.693 | 
     | g95105__4319                | A1 v -> Y ^ | OAI21X2  | 0.177 |   2.926 |    0.870 | 
     | gen_pipe[9].Pipe_Xo_reg[16] | D ^         | DFFX4    | 0.000 |   2.926 |    0.870 | 
     +-----------------------------------------------------------------------------------+ 
Path 506: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.195
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  2.766
= Slack Time                   -2.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.456 | 
     | g95065__6417                | A1 v -> Y ^ | OAI222X1 | 2.166 |   2.766 |    0.710 | 
     | gen_pipe[8].Pipe_Xo_reg[14] | D ^         | DFFX4    | 0.000 |   2.766 |    0.710 | 
     +-----------------------------------------------------------------------------------+ 
Path 507: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.073
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.839
- Arrival Time                  2.894
= Slack Time                   -2.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.455 | 
     | g104660                     | A1 v -> Y ^ | OAI211X4 | 2.294 |   2.894 |    0.839 | 
     | gen_pipe[1].Pipe_Xo_reg[15] | D ^         | DFFX2    | 0.000 |   2.894 |    0.839 | 
     +-----------------------------------------------------------------------------------+ 
Path 508: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.189
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.696
- Arrival Time                  2.748
= Slack Time                   -2.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.452 | 
     | g97214                     | A1 v -> Y ^ | OAI222X1 | 2.148 |   2.748 |    0.696 | 
     | gen_pipe[8].Pipe_Xo_reg[4] | D ^         | DFFX4    | 0.000 |   2.748 |    0.696 | 
     +----------------------------------------------------------------------------------+ 
Path 509: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.195
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.710
- Arrival Time                  2.760
= Slack Time                   -2.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.451 | 
     | g95155__3680                | A1 v -> Y ^ | OAI222X1 | 2.160 |   2.760 |    0.709 | 
     | gen_pipe[8].Pipe_Xo_reg[12] | D ^         | DFFX4    | 0.000 |   2.760 |    0.710 | 
     +-----------------------------------------------------------------------------------+ 
Path 510: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.726
- Arrival Time                  2.772
= Slack Time                   -2.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.446 | 
     | g95167__4733                | A1 v -> Y ^ | OAI222X1 | 2.172 |   2.772 |    0.726 | 
     | gen_pipe[9].Pipe_Xo_reg[15] | D ^         | DFFX4    | 0.000 |   2.772 |    0.726 | 
     +-----------------------------------------------------------------------------------+ 
Path 511: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.196
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  2.754
= Slack Time                   -2.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.445 | 
     | g95278__6161                | A1 v -> Y ^ | OAI222X1 | 2.154 |   2.754 |    0.709 | 
     | gen_pipe[9].Pipe_Xo_reg[13] | D ^         | DFFX4    | 0.000 |   2.754 |    0.709 | 
     +-----------------------------------------------------------------------------------+ 
Path 512: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.058
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.862
- Arrival Time                  2.906
= Slack Time                   -2.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.444 | 
     | g95194__3680                | A1 ^ -> Y v | AOI221X1 | 2.122 |   2.722 |    0.678 | 
     | g95015__3680                | A1 v -> Y ^ | OAI21X1  | 0.184 |   2.906 |    0.862 | 
     | gen_pipe[8].Pipe_Xo_reg[15] | D ^         | DFFX4    | 0.000 |   2.906 |    0.862 | 
     +-----------------------------------------------------------------------------------+ 
Path 513: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.726
- Arrival Time                  2.769
= Slack Time                   -2.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.443 | 
     | g94985__6161                | A1 v -> Y ^ | OAI222X1 | 2.169 |   2.769 |    0.726 | 
     | gen_pipe[8].Pipe_Xo_reg[16] | D ^         | DFFX4    | 0.000 |   2.769 |    0.726 | 
     +-----------------------------------------------------------------------------------+ 
Path 514: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[3].Pipe_Xo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.718
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.187
- Arrival Time                  2.222
= Slack Time                   -2.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                            |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+----------+-------+---------+----------| 
     |                            | ena v |          |       |   0.600 |   -1.435 | 
     | gen_pipe[3].Pipe_Xo_reg[0] | S0 v  | MDFFHQX4 | 1.622 |   2.222 |    0.187 | 
     +----------------------------------------------------------------------------+ 
Path 515: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[3].Pipe_Yo_reg[0]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.718
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.188
- Arrival Time                  2.222
= Slack Time                   -2.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                            |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+----------+-------+---------+----------| 
     |                            | ena v |          |       |   0.600 |   -1.434 | 
     | gen_pipe[3].Pipe_Yo_reg[0] | S0 v  | MDFFHQX4 | 1.622 |   2.222 |    0.188 | 
     +----------------------------------------------------------------------------+ 
Path 516: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  2.758
= Slack Time                   -2.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.429 | 
     | g95560__5526                | A1 v -> Y ^ | OAI222X1 | 2.158 |   2.758 |    0.729 | 
     | gen_pipe[8].Pipe_Yo_reg[10] | D ^         | DFFX4    | 0.000 |   2.758 |    0.729 | 
     +-----------------------------------------------------------------------------------+ 
Path 517: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.161
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  2.745
= Slack Time                   -2.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.428 | 
     | g95371__6161                | A1 v -> Y ^ | OAI222X2 | 2.145 |   2.745 |    0.716 | 
     | gen_pipe[9].Pipe_Yo_reg[11] | D ^         | DFFX4    | 0.000 |   2.745 |    0.716 | 
     +-----------------------------------------------------------------------------------+ 
Path 518: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.166
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.712
- Arrival Time                  2.737
= Slack Time                   -2.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.425 | 
     | g96424                     | A1 v -> Y ^ | OAI222X1 | 2.137 |   2.737 |    0.712 | 
     | gen_pipe[9].Pipe_Xo_reg[7] | D ^         | DFFX4    | 0.000 |   2.737 |    0.712 | 
     +----------------------------------------------------------------------------------+ 
Path 519: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.020
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.726
- Arrival Time                  2.751
= Slack Time                   -2.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.425 | 
     | g96146                     | A1 v -> Y ^ | OAI222X1 | 2.151 |   2.751 |    0.726 | 
     | gen_pipe[8].Pipe_Yo_reg[8] | D ^         | DFFX4    | 0.000 |   2.751 |    0.726 | 
     +----------------------------------------------------------------------------------+ 
Path 520: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.024
- Setup                         0.157
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.719
- Arrival Time                  2.744
= Slack Time                   -2.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.424 | 
     | g95143__2346                | A1 v -> Y ^ | OAI222X2 | 2.144 |   2.744 |    0.719 | 
     | gen_pipe[9].Pipe_Yo_reg[12] | D ^         | DFFX4    | 0.000 |   2.744 |    0.719 | 
     +-----------------------------------------------------------------------------------+ 
Path 521: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.193
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.727
- Arrival Time                  2.751
= Slack Time                   -2.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.424 | 
     | g94861__2802                | A1 v -> Y ^ | OAI222X1 | 2.151 |   2.751 |    0.727 | 
     | gen_pipe[8].Pipe_Xo_reg[17] | D ^         | DFFX4    | 0.000 |   2.751 |    0.727 | 
     +-----------------------------------------------------------------------------------+ 
Path 522: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.024
- Setup                         0.157
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.720
- Arrival Time                  2.743
= Slack Time                   -2.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.423 | 
     | g94972__6783                | A1 v -> Y ^ | OAI222X2 | 2.143 |   2.743 |    0.720 | 
     | gen_pipe[9].Pipe_Yo_reg[13] | D ^         | DFFX4    | 0.000 |   2.743 |    0.720 | 
     +-----------------------------------------------------------------------------------+ 
Path 523: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.019
- Setup                         0.194
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.725
- Arrival Time                  2.745
= Slack Time                   -2.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.420 | 
     | g95386__6783                | A1 v -> Y ^ | OAI222X1 | 2.145 |   2.745 |    0.725 | 
     | gen_pipe[9].Pipe_Xo_reg[11] | D ^         | DFFX4    | 0.000 |   2.745 |    0.725 | 
     +-----------------------------------------------------------------------------------+ 
Path 524: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.191
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.686
- Arrival Time                  2.705
= Slack Time                   -2.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.419 | 
     | g94649__4733                | A1 v -> Y ^ | OAI222X1 | 2.105 |   2.705 |    0.686 | 
     | gen_pipe[8].Pipe_Yo_reg[19] | D ^         | DFFX4    | 0.000 |   2.705 |    0.686 | 
     +-----------------------------------------------------------------------------------+ 
Path 525: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.190
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.695
- Arrival Time                  2.713
= Slack Time                   -2.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.418 | 
     | g97447                     | A1 v -> Y ^ | OAI222X1 | 2.113 |   2.713 |    0.695 | 
     | gen_pipe[8].Pipe_Xo_reg[3] | D ^         | DFFX4    | 0.000 |   2.713 |    0.695 | 
     +----------------------------------------------------------------------------------+ 
Path 526: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.161
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  2.729
= Slack Time                   -2.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.413 | 
     | g94895__9315                | A1 v -> Y ^ | OAI222X2 | 2.129 |   2.729 |    0.717 | 
     | gen_pipe[9].Pipe_Yo_reg[16] | D ^         | DFFX4    | 0.000 |   2.729 |    0.717 | 
     +-----------------------------------------------------------------------------------+ 
Path 527: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.870
- Arrival Time                  2.866
= Slack Time                   -1.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -1.395 | 
     | g97135                      | A1N v -> Y v | AOI2BB2X1 | 2.232 |   2.832 |    0.837 | 
     | g96969                      | B0 v -> Y ^  | OAI21X1   | 0.033 |   2.866 |    0.870 | 
     | gen_pipe[1].Pipe_Xo_reg[18] | D ^          | DFFX2     | 0.000 |   2.866 |    0.870 | 
     +-------------------------------------------------------------------------------------+ 
Path 528: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.027
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.883
- Arrival Time                  2.876
= Slack Time                   -1.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -1.393 | 
     | g98643                      | A1N v -> Y v | AOI2BB2X1 | 2.234 |   2.834 |    0.841 | 
     | g97211                      | B0 v -> Y ^  | OAI211X1  | 0.042 |   2.876 |    0.883 | 
     | gen_pipe[1].Pipe_Yo_reg[19] | D ^          | DFFX2     | 0.000 |   2.876 |    0.883 | 
     +-------------------------------------------------------------------------------------+ 
Path 529: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.871
- Arrival Time                  2.863
= Slack Time                   -1.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -1.392 | 
     | g97360                      | A1N v -> Y v | AOI2BB2X1 | 2.230 |   2.830 |    0.838 | 
     | g97116                      | B0 v -> Y ^  | OAI21X1   | 0.033 |   2.863 |    0.871 | 
     | gen_pipe[1].Pipe_Xo_reg[14] | D ^          | DFFX2     | 0.000 |   2.863 |    0.871 | 
     +-------------------------------------------------------------------------------------+ 
Path 530: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[9].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.835
- Arrival Time                  2.823
= Slack Time                   -1.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.388 | 
     | g94650__6161                | A1 v -> Y ^ | OAI222X1 | 2.223 |   2.823 |    0.835 | 
     | gen_pipe[9].Pipe_Yo_reg[19] | D ^         | DFFX2    | 0.000 |   2.823 |    0.835 | 
     +-----------------------------------------------------------------------------------+ 
Path 531: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.886
- Arrival Time                  2.868
= Slack Time                   -1.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena v        |           |       |   0.600 |   -1.382 | 
     | g97140                      | A1N v -> Y v | AOI2BB2X1 | 2.233 |   2.833 |    0.851 | 
     | g96965                      | B0 v -> Y ^  | OAI21X1   | 0.035 |   2.868 |    0.886 | 
     | gen_pipe[1].Pipe_Xo_reg[20] | D ^          | DFFX2     | 0.000 |   2.868 |    0.886 | 
     +-------------------------------------------------------------------------------------+ 
Path 532: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.835
- Arrival Time                  2.806
= Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.371 | 
     | g95886__1666               | A1 v -> Y ^ | OAI222X1 | 2.206 |   2.806 |    0.835 | 
     | gen_pipe[9].Pipe_Xo_reg[9] | D ^         | DFFX2    | 0.000 |   2.806 |    0.835 | 
     +----------------------------------------------------------------------------------+ 
Path 533: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[15]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.021
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.892
- Arrival Time                  2.843
= Slack Time                   -1.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.352 | 
     | g100991                     | AN ^ -> Y ^ | NAND2BX1 | 2.180 |   2.780 |    0.828 | 
     | g97101                      | B0 ^ -> Y v | OAI211X1 | 0.063 |   2.843 |    0.891 | 
     | gen_pipe[1].Pipe_Yo_reg[15] | D v         | DFFX2    | 0.000 |   2.843 |    0.892 | 
     +-----------------------------------------------------------------------------------+ 
Path 534: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.020
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.893
- Arrival Time                  2.839
= Slack Time                   -1.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.347 | 
     | g100988                     | AN ^ -> Y ^ | NAND2BX1 | 2.179 |   2.779 |    0.832 | 
     | g97098                      | B0 ^ -> Y v | OAI211X1 | 0.061 |   2.839 |    0.893 | 
     | gen_pipe[1].Pipe_Yo_reg[14] | D v         | DFFX2    | 0.000 |   2.839 |    0.893 | 
     +-----------------------------------------------------------------------------------+ 
Path 535: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.015
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.897
- Arrival Time                  2.842
= Slack Time                   -1.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.345 | 
     | g100963                     | AN ^ -> Y ^ | NAND2BX1 | 2.182 |   2.782 |    0.838 | 
     | g96909                      | B0 ^ -> Y v | OAI211X1 | 0.059 |   2.842 |    0.897 | 
     | gen_pipe[1].Pipe_Yo_reg[17] | D v         | DFFX2    | 0.000 |   2.842 |    0.897 | 
     +-----------------------------------------------------------------------------------+ 
Path 536: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.015
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.897
- Arrival Time                  2.841
= Slack Time                   -1.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.345 | 
     | g100951                     | AN ^ -> Y ^ | NAND2BX1 | 2.182 |   2.782 |    0.837 | 
     | g97017                      | B0 ^ -> Y v | OAI211X1 | 0.059 |   2.841 |    0.896 | 
     | gen_pipe[1].Pipe_Xo_reg[16] | D v         | DFFX2    | 0.000 |   2.841 |    0.897 | 
     +-----------------------------------------------------------------------------------+ 
Path 537: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.189
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.696
- Arrival Time                  2.638
= Slack Time                   -1.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.341 | 
     | g96951                     | A1 v -> Y ^ | OAI222X1 | 2.037 |   2.637 |    0.696 | 
     | gen_pipe[8].Pipe_Xo_reg[5] | D ^         | DFFX4    | 0.000 |   2.638 |    0.696 | 
     +----------------------------------------------------------------------------------+ 
Path 538: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.165
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.713
- Arrival Time                  2.654
= Slack Time                   -1.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.341 | 
     | g96698                     | A1 v -> Y ^ | OAI222X1 | 2.054 |   2.654 |    0.713 | 
     | gen_pipe[9].Pipe_Xo_reg[6] | D ^         | DFFX4    | 0.000 |   2.654 |    0.713 | 
     +----------------------------------------------------------------------------------+ 
Path 539: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.013
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.835
= Slack Time                   -1.937
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.337 | 
     | g100989                     | AN ^ -> Y ^ | NAND2BX1 | 2.181 |   2.781 |    0.844 | 
     | g97164                      | B0 ^ -> Y v | OAI211X1 | 0.055 |   2.835 |    0.898 | 
     | gen_pipe[1].Pipe_Yo_reg[16] | D v         | DFFX2    | 0.000 |   2.835 |    0.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 540: VIOLATED Setup Check with Pin gen_pipe[10].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[10].Pipe_Xo_reg[0]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.751
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.130
- Arrival Time                  2.065
= Slack Time                   -1.935
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                             |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+--------+-------+---------+----------| 
     |                             | ena ^ |        |       |   0.600 |   -1.335 | 
     | gen_pipe[10].Pipe_Xo_reg[0] | E ^   | EDFFX4 | 1.465 |   2.065 |    0.130 | 
     +---------------------------------------------------------------------------+ 
Path 541: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.013
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.834
= Slack Time                   -1.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.334 | 
     | g100159                     | AN ^ -> Y ^ | NAND2BX1 | 2.179 |   2.779 |    0.845 | 
     | g97220                      | B0 ^ -> Y v | OAI211X1 | 0.054 |   2.834 |    0.899 | 
     | gen_pipe[1].Pipe_Xo_reg[13] | D v         | DFFX2    | 0.000 |   2.834 |    0.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 542: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.014
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.833
= Slack Time                   -1.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.334 | 
     | g100965                     | AN ^ -> Y ^ | NAND2BX1 | 2.177 |   2.777 |    0.843 | 
     | g97014                      | B0 ^ -> Y v | OAI211X1 | 0.056 |   2.833 |    0.899 | 
     | gen_pipe[1].Pipe_Yo_reg[13] | D v         | DFFX2    | 0.000 |   2.833 |    0.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 543: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.014
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.832
= Slack Time                   -1.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.334 | 
     | g100151                     | AN ^ -> Y ^ | NAND2BX1 | 2.175 |   2.776 |    0.842 | 
     | g97453                      | B0 ^ -> Y v | OAI211X1 | 0.057 |   2.832 |    0.899 | 
     | gen_pipe[1].Pipe_Xo_reg[10] | D v         | DFFX4    | 0.000 |   2.832 |    0.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 544: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.013
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.832
= Slack Time                   -1.933
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.333 | 
     | g100985                    | AN ^ -> Y ^ | NAND2BX1 | 2.173 |   2.773 |    0.840 | 
     | g97465                     | B0 ^ -> Y v | OAI211X1 | 0.059 |   2.832 |    0.899 | 
     | gen_pipe[1].Pipe_Xo_reg[9] | D v         | DFFX4    | 0.000 |   2.832 |    0.899 | 
     +----------------------------------------------------------------------------------+ 
Path 545: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.014
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.831
= Slack Time                   -1.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.332 | 
     | g100953                     | AN ^ -> Y ^ | NAND2BX1 | 2.183 |   2.783 |    0.850 | 
     | g104658                     | B0 ^ -> Y v | OAI211X4 | 0.048 |   2.831 |    0.899 | 
     | gen_pipe[1].Pipe_Yo_reg[11] | D v         | DFFXL    | 0.000 |   2.831 |    0.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 546: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.013
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.831
= Slack Time                   -1.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.332 | 
     | g100948                     | AN ^ -> Y ^ | NAND2BX1 | 2.177 |   2.777 |    0.845 | 
     | g97283                      | B0 ^ -> Y v | OAI211X1 | 0.055 |   2.831 |    0.899 | 
     | gen_pipe[1].Pipe_Yo_reg[12] | D v         | DFFX2    | 0.000 |   2.831 |    0.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 547: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.014
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.831
= Slack Time                   -1.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.332 | 
     | g100184                     | AN ^ -> Y ^ | NAND2BX1 | 2.176 |   2.776 |    0.844 | 
     | g97216                      | B0 ^ -> Y v | OAI211X1 | 0.055 |   2.831 |    0.899 | 
     | gen_pipe[1].Pipe_Xo_reg[11] | D v         | DFFRX4   | 0.000 |   2.831 |    0.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 548: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.013
- Setup                         0.012
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.900
- Arrival Time                  2.830
= Slack Time                   -1.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.330 | 
     | g100174                     | AN ^ -> Y ^ | NAND2BX1 | 2.179 |   2.779 |    0.848 | 
     | g97446                      | B0 ^ -> Y v | OAI211X1 | 0.052 |   2.830 |    0.900 | 
     | gen_pipe[1].Pipe_Xo_reg[12] | D v         | DFFX4    | 0.000 |   2.830 |    0.900 | 
     +-----------------------------------------------------------------------------------+ 
Path 549: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.012
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.900
- Arrival Time                  2.830
= Slack Time                   -1.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.330 | 
     | g100967                    | AN ^ -> Y ^ | NAND2BX1 | 2.173 |   2.773 |    0.844 | 
     | g97389                     | B0 ^ -> Y v | OAI211X1 | 0.056 |   2.830 |    0.900 | 
     | gen_pipe[1].Pipe_Yo_reg[9] | D v         | DFFRX4   | 0.000 |   2.830 |    0.900 | 
     +----------------------------------------------------------------------------------+ 
Path 550: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.012
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.899
- Arrival Time                  2.828
= Slack Time                   -1.929
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.329 | 
     | g100179                     | AN ^ -> Y ^ | NAND2BX1 | 2.181 |   2.781 |    0.853 | 
     | g96966                      | B0 ^ -> Y v | OAI21X1  | 0.047 |   2.828 |    0.899 | 
     | gen_pipe[1].Pipe_Xo_reg[17] | D v         | DFFX2    | 0.000 |   2.828 |    0.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 551: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.011
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.901
- Arrival Time                  2.828
= Slack Time                   -1.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.327 | 
     | g100968                     | AN ^ -> Y ^ | NAND2BX1 | 2.174 |   2.774 |    0.847 | 
     | g97285                      | B0 ^ -> Y v | OAI211X1 | 0.054 |   2.828 |    0.901 | 
     | gen_pipe[1].Pipe_Yo_reg[10] | D v         | DFFX2    | 0.000 |   2.828 |    0.901 | 
     +-----------------------------------------------------------------------------------+ 
Path 552: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.012
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.900
- Arrival Time                  2.826
= Slack Time                   -1.925
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.325 | 
     | g100150                    | AN ^ -> Y ^ | NAND2BX1 | 2.171 |   2.771 |    0.846 | 
     | g97501                     | B0 ^ -> Y v | OAI211X1 | 0.054 |   2.826 |    0.900 | 
     | gen_pipe[1].Pipe_Yo_reg[7] | D v         | DFFX4    | 0.000 |   2.826 |    0.900 | 
     +----------------------------------------------------------------------------------+ 
Path 553: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.011
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.901
- Arrival Time                  2.825
= Slack Time                   -1.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.324 | 
     | g100975                    | AN ^ -> Y ^ | NAND2BX1 | 2.173 |   2.773 |    0.849 | 
     | g97545                     | B0 ^ -> Y v | OAI211X1 | 0.052 |   2.825 |    0.901 | 
     | gen_pipe[1].Pipe_Yo_reg[8] | D v         | DFFX4    | 0.000 |   2.825 |    0.901 | 
     +----------------------------------------------------------------------------------+ 
Path 554: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.012
- Setup                         0.012
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.900
- Arrival Time                  2.824
= Slack Time                   -1.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.324 | 
     | g100996                    | AN ^ -> Y ^ | NAND2BX1 | 2.169 |   2.769 |    0.845 | 
     | g97462                     | B0 ^ -> Y v | OAI211X1 | 0.055 |   2.824 |    0.900 | 
     | gen_pipe[1].Pipe_Xo_reg[7] | D v         | DFFX4    | 0.000 |   2.824 |    0.900 | 
     +----------------------------------------------------------------------------------+ 
Path 555: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[1]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.746
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.141
- Arrival Time                  2.057
= Slack Time                   -1.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                             |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+--------+-------+---------+----------| 
     |                             | ena ^ |        |       |   0.600 |   -1.315 | 
     | gen_pipe[13].Pipe_Zo_reg[1] | E ^   | EDFFX4 | 1.457 |   2.057 |    0.141 | 
     +---------------------------------------------------------------------------+ 
Path 556: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.178
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.707
- Arrival Time                  2.618
= Slack Time                   -1.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.311 | 
     | g95336__8428                | A1 v -> Y ^ | OAI222X2 | 2.018 |   2.618 |    0.707 | 
     | gen_pipe[8].Pipe_Yo_reg[11] | D ^         | DFFX4    | 0.000 |   2.618 |    0.707 | 
     +-----------------------------------------------------------------------------------+ 
Path 557: VIOLATED Setup Check with Pin gen_pipe[13].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[13].Pipe_Zo_reg[2]/E (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.740
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.150
- Arrival Time                  2.057
= Slack Time                   -1.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                             |       |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+---------+----------| 
     |                             | ena ^ |          |       |   0.600 |   -1.307 | 
     | gen_pipe[13].Pipe_Zo_reg[2] | E ^   | EDFFHQX8 | 1.457 |   2.057 |    0.150 | 
     +-----------------------------------------------------------------------------+ 
Path 558: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.188
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.696
- Arrival Time                  2.593
= Slack Time                   -1.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.297 | 
     | g94862__1705                | A1 v -> Y ^ | OAI222X1 | 1.993 |   2.593 |    0.696 | 
     | gen_pipe[8].Pipe_Yo_reg[15] | D ^         | DFFX4    | 0.000 |   2.593 |    0.696 | 
     +-----------------------------------------------------------------------------------+ 
Path 559: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.179
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.742
- Arrival Time                  2.629
= Slack Time                   -1.887
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.287 | 
     | g95619__8428                | A1 v -> Y ^ | OAI222X2 | 2.028 |   2.628 |    0.742 | 
     | gen_pipe[9].Pipe_Xo_reg[10] | D ^         | DFFX4    | 0.000 |   2.629 |    0.742 | 
     +-----------------------------------------------------------------------------------+ 
Path 560: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.188
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.697
- Arrival Time                  2.574
= Slack Time                   -1.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.278 | 
     | g94762__5477                | A1 v -> Y ^ | OAI222X1 | 1.974 |   2.574 |    0.697 | 
     | gen_pipe[8].Pipe_Yo_reg[17] | D ^         | DFFX4    | 0.000 |   2.574 |    0.697 | 
     +-----------------------------------------------------------------------------------+ 
Path 561: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.180
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.743
- Arrival Time                  2.616
= Slack Time                   -1.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.273 | 
     | g95881__6161               | A1 v -> Y ^ | OAI222X2 | 2.016 |   2.616 |    0.743 | 
     | gen_pipe[8].Pipe_Yo_reg[9] | D ^         | DFFX4    | 0.000 |   2.616 |    0.743 | 
     +----------------------------------------------------------------------------------+ 
Path 562: VIOLATED Setup Check with Pin gen_pipe[14].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[14].Pipe_Zo_reg[1]/S0 (v) checked with  leading edge of 
'clk'
Beginpoint: ena                            (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.013
- Setup                         0.702
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.185
- Arrival Time                  2.057
= Slack Time                   -1.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                             |       |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------+-------+---------+----------| 
     |                             | ena v |          |       |   0.600 |   -1.272 | 
     | gen_pipe[14].Pipe_Zo_reg[1] | S0 v  | MDFFHQX4 | 1.457 |   2.057 |    0.185 | 
     +-----------------------------------------------------------------------------+ 
Path 563: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.186
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.712
- Arrival Time                  2.546
= Slack Time                   -1.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.234 | 
     | g96652                     | A1 v -> Y ^ | OAI222X1 | 1.946 |   2.546 |    0.712 | 
     | gen_pipe[8].Pipe_Xo_reg[6] | D ^         | DFFX4    | 0.000 |   2.546 |    0.712 | 
     +----------------------------------------------------------------------------------+ 
Path 564: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.176
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.709
- Arrival Time                  2.521
= Slack Time                   -1.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.211 | 
     | g95109__3680                | A1 v -> Y ^ | OAI222X2 | 1.920 |   2.520 |    0.709 | 
     | gen_pipe[8].Pipe_Yo_reg[12] | D ^         | DFFX4    | 0.000 |   2.521 |    0.709 | 
     +-----------------------------------------------------------------------------------+ 
Path 565: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.022
- Setup                         0.153
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.725
- Arrival Time                  2.530
= Slack Time                   -1.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.205 | 
     | g94966__2398                | A1 v -> Y ^ | OAI222X2 | 1.930 |   2.530 |    0.724 | 
     | gen_pipe[8].Pipe_Yo_reg[13] | D ^         | DFFX4    | 0.000 |   2.530 |    0.725 | 
     +-----------------------------------------------------------------------------------+ 
Path 566: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.023
- Setup                         0.177
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.746
- Arrival Time                  2.544
= Slack Time                   -1.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.198 | 
     | g96148                     | A1 v -> Y ^ | OAI222X2 | 1.944 |   2.544 |    0.746 | 
     | gen_pipe[9].Pipe_Xo_reg[8] | D ^         | DFFX4    | 0.000 |   2.544 |    0.746 | 
     +----------------------------------------------------------------------------------+ 
Path 567: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.173
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.713
- Arrival Time                  2.471
= Slack Time                   -1.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.159 | 
     | g100536                    | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.495 | 
     | g98236                     | A1 v -> Y ^ | OAI222X1 | 0.217 |   2.471 |    0.712 | 
     | gen_pipe[9].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   2.471 |    0.713 | 
     +----------------------------------------------------------------------------------+ 
Path 568: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.175
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.711
- Arrival Time                  2.467
= Slack Time                   -1.757
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.157 | 
     | g100536                    | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.497 | 
     | g98499                     | A1 v -> Y ^ | OAI222X1 | 0.213 |   2.467 |    0.711 | 
     | gen_pipe[9].Pipe_Zo_reg[2] | D ^         | DFFX4    | 0.000 |   2.467 |    0.711 | 
     +----------------------------------------------------------------------------------+ 
Path 569: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.173
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.713
- Arrival Time                  2.470
= Slack Time                   -1.756
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.156 | 
     | g100536                    | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.498 | 
     | g97768                     | A1 v -> Y ^ | OAI222X1 | 0.215 |   2.469 |    0.713 | 
     | gen_pipe[9].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   2.470 |    0.713 | 
     +----------------------------------------------------------------------------------+ 
Path 570: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.173
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.713
- Arrival Time                  2.468
= Slack Time                   -1.755
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.155 | 
     | g100536                    | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.499 | 
     | g97402                     | A1 v -> Y ^ | OAI222X1 | 0.214 |   2.468 |    0.713 | 
     | gen_pipe[9].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   2.468 |    0.713 | 
     +----------------------------------------------------------------------------------+ 
Path 571: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.170
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.715
- Arrival Time                  2.470
= Slack Time                   -1.755
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.155 | 
     | g100536                    | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.500 | 
     | g96155                     | A1 v -> Y ^ | OAI222X1 | 0.216 |   2.470 |    0.715 | 
     | gen_pipe[9].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   2.470 |    0.715 | 
     +----------------------------------------------------------------------------------+ 
Path 572: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.172
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.714
- Arrival Time                  2.468
= Slack Time                   -1.754
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.154 | 
     | g100536                    | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.500 | 
     | g96964                     | A1 v -> Y ^ | OAI222X1 | 0.214 |   2.468 |    0.714 | 
     | gen_pipe[9].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   2.468 |    0.714 | 
     +----------------------------------------------------------------------------------+ 
Path 573: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.171
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.715
- Arrival Time                  2.468
= Slack Time                   -1.754
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.154 | 
     | g100536                    | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.501 | 
     | g96612                     | A1 v -> Y ^ | OAI222X1 | 0.214 |   2.468 |    0.714 | 
     | gen_pipe[9].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   2.468 |    0.715 | 
     +----------------------------------------------------------------------------------+ 
Path 574: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.173
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.725
- Arrival Time                  2.428
= Slack Time                   -1.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -1.104 | 
     | g94859__3680                | A1 v -> Y ^ | OAI222X2 | 1.828 |   2.428 |    0.725 | 
     | gen_pipe[8].Pipe_Yo_reg[16] | D ^         | DFFX4    | 0.000 |   2.428 |    0.725 | 
     +-----------------------------------------------------------------------------------+ 
Path 575: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.717
- Arrival Time                  2.415
= Slack Time                   -1.698
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.098 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.556 | 
     | g94522__6161                | A0 v -> Y ^ | OAI222X1 | 0.161 |   2.415 |    0.716 | 
     | gen_pipe[9].Pipe_Zo_reg[14] | D ^         | DFFX4    | 0.000 |   2.415 |    0.717 | 
     +-----------------------------------------------------------------------------------+ 
Path 576: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.169
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  2.414
= Slack Time                   -1.698
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -1.098 | 
     | g100536                    | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.556 | 
     | g95788__2346               | A0 v -> Y ^ | OAI222X1 | 0.160 |   2.414 |    0.716 | 
     | gen_pipe[9].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   2.414 |    0.716 | 
     +----------------------------------------------------------------------------------+ 
Path 577: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.169
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  2.413
= Slack Time                   -1.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.097 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.557 | 
     | g95384__8428                | A0 v -> Y ^ | OAI222X1 | 0.159 |   2.413 |    0.716 | 
     | gen_pipe[9].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   2.413 |    0.716 | 
     +-----------------------------------------------------------------------------------+ 
Path 578: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.169
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  2.413
= Slack Time                   -1.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.097 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.557 | 
     | g95082__6131                | A0 v -> Y ^ | OAI222X1 | 0.159 |   2.413 |    0.716 | 
     | gen_pipe[9].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   2.413 |    0.716 | 
     +-----------------------------------------------------------------------------------+ 
Path 579: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  2.412
= Slack Time                   -1.696
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.096 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.558 | 
     | g94847__4319                | A0 v -> Y ^ | OAI222X1 | 0.158 |   2.412 |    0.716 | 
     | gen_pipe[9].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   2.412 |    0.716 | 
     +-----------------------------------------------------------------------------------+ 
Path 580: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.168
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  2.412
= Slack Time                   -1.696
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.096 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.558 | 
     | g94665__6783                | A0 v -> Y ^ | OAI222X1 | 0.158 |   2.412 |    0.716 | 
     | gen_pipe[9].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   2.412 |    0.716 | 
     +-----------------------------------------------------------------------------------+ 
Path 581: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.171
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.727
- Arrival Time                  2.384
= Slack Time                   -1.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -1.057 | 
     | g96420                     | A1 v -> Y ^ | OAI222X2 | 1.784 |   2.384 |    0.726 | 
     | gen_pipe[8].Pipe_Xo_reg[7] | D ^         | DFFX4    | 0.000 |   2.384 |    0.727 | 
     +----------------------------------------------------------------------------------+ 
Path 582: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  2.414
= Slack Time                   -1.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.010 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.644 | 
     | g94244__1705                | A0 v -> Y ^ | OAI222X1 | 0.160 |   2.414 |    0.804 | 
     | gen_pipe[9].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   2.414 |    0.804 | 
     +-----------------------------------------------------------------------------------+ 
Path 583: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.805
- Arrival Time                  2.415
= Slack Time                   -1.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.010 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.644 | 
     | g94342__2802                | A0 v -> Y ^ | OAI222X1 | 0.161 |   2.415 |    0.805 | 
     | gen_pipe[9].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   2.415 |    0.805 | 
     +-----------------------------------------------------------------------------------+ 
Path 584: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.804
- Arrival Time                  2.414
= Slack Time                   -1.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.009 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.645 | 
     | g94281__6417                | A0 v -> Y ^ | OAI222X1 | 0.160 |   2.414 |    0.804 | 
     | gen_pipe[9].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   2.414 |    0.804 | 
     +-----------------------------------------------------------------------------------+ 
Path 585: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.805
- Arrival Time                  2.413
= Slack Time                   -1.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.009 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.646 | 
     | g94405__1881                | A0 v -> Y ^ | OAI222X1 | 0.159 |   2.413 |    0.805 | 
     | gen_pipe[9].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   2.413 |    0.805 | 
     +-----------------------------------------------------------------------------------+ 
Path 586: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.805
- Arrival Time                  2.413
= Slack Time                   -1.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -1.008 | 
     | g100536                     | B ^ -> Y v  | NAND2X8  | 1.654 |   2.254 |    0.646 | 
     | g94231__6260                | A0 v -> Y ^ | OAI222X1 | 0.158 |   2.413 |    0.805 | 
     | gen_pipe[9].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   2.413 |    0.805 | 
     +-----------------------------------------------------------------------------------+ 
Path 587: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.129
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.200
= Slack Time                   -1.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.837 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.560 | 
     | gen_pipe[5].Pipe_g7477     | B1 v -> Y ^ | OAI222X1 | 0.203 |   2.200 |    0.762 | 
     | gen_pipe[5].Pipe_Yo_reg[1] | D ^         | DFFX4    | 0.001 |   2.200 |    0.763 | 
     +----------------------------------------------------------------------------------+ 
Path 588: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.770
- Arrival Time                  2.195
= Slack Time                   -1.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.825 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.572 | 
     | gen_pipe[5].Pipe_g7476     | A1 v -> Y ^ | OAI222X1 | 0.198 |   2.195 |    0.770 | 
     | gen_pipe[5].Pipe_Xo_reg[1] | D ^         | DFFX4    | 0.000 |   2.195 |    0.770 | 
     +----------------------------------------------------------------------------------+ 
Path 589: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.115
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.773
- Arrival Time                  2.192
= Slack Time                   -1.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.818 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.579 | 
     | gen_pipe[5].Pipe_g7478     | A1 v -> Y ^ | OAI222X1 | 0.194 |   2.192 |    0.773 | 
     | gen_pipe[5].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   2.192 |    0.773 | 
     +----------------------------------------------------------------------------------+ 
Path 590: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.777
- Arrival Time                  2.192
= Slack Time                   -1.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.815 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.582 | 
     | gen_pipe[5].Pipe_g7461     | A1 v -> Y ^ | OAI222X1 | 0.195 |   2.192 |    0.777 | 
     | gen_pipe[5].Pipe_Xo_reg[2] | D ^         | DFFX4    | 0.000 |   2.192 |    0.777 | 
     +----------------------------------------------------------------------------------+ 
Path 591: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.777
- Arrival Time                  2.190
= Slack Time                   -1.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.814 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.584 | 
     | gen_pipe[5].Pipe_g7439     | A1 v -> Y ^ | OAI222X1 | 0.193 |   2.190 |    0.777 | 
     | gen_pipe[5].Pipe_Xo_reg[3] | D ^         | DFFX4    | 0.000 |   2.190 |    0.777 | 
     +----------------------------------------------------------------------------------+ 
Path 592: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.777
- Arrival Time                  2.189
= Slack Time                   -1.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.812 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.585 | 
     | gen_pipe[5].Pipe_g7494     | A1 v -> Y ^ | OAI222X1 | 0.192 |   2.189 |    0.777 | 
     | gen_pipe[5].Pipe_Xo_reg[0] | D ^         | DFFX4    | 0.000 |   2.189 |    0.777 | 
     +----------------------------------------------------------------------------------+ 
Path 593: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.765
- Arrival Time                  2.166
= Slack Time                   -1.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.801 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.596 | 
     | gen_pipe[5].Pipe_g7496     | B1 v -> Y ^ | OAI222X1 | 0.169 |   2.166 |    0.765 | 
     | gen_pipe[5].Pipe_Yo_reg[0] | D ^         | DFFX4    | 0.000 |   2.166 |    0.765 | 
     +----------------------------------------------------------------------------------+ 
Path 594: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.129
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.163
= Slack Time                   -1.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.800 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.597 | 
     | gen_pipe[5].Pipe_g7337      | A0 v -> Y ^ | OAI222X1 | 0.165 |   2.162 |    0.763 | 
     | gen_pipe[5].Pipe_Yo_reg[10] | D ^         | DFFX4    | 0.000 |   2.163 |    0.763 | 
     +-----------------------------------------------------------------------------------+ 
Path 595: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.766
- Arrival Time                  2.165
= Slack Time                   -1.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.799 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.598 | 
     | gen_pipe[5].Pipe_g7460     | B1 v -> Y ^ | OAI222X1 | 0.168 |   2.165 |    0.766 | 
     | gen_pipe[5].Pipe_Yo_reg[2] | D ^         | DFFX4    | 0.000 |   2.165 |    0.766 | 
     +----------------------------------------------------------------------------------+ 
Path 596: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.115
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.774
- Arrival Time                  2.171
= Slack Time                   -1.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.797 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.601 | 
     | gen_pipe[5].Pipe_g7495     | B1 v -> Y ^ | OAI222X1 | 0.174 |   2.171 |    0.774 | 
     | gen_pipe[5].Pipe_Zo_reg[2] | D ^         | DFFX4    | 0.000 |   2.171 |    0.774 | 
     +----------------------------------------------------------------------------------+ 
Path 597: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.767
- Arrival Time                  2.164
= Slack Time                   -1.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.797 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.601 | 
     | gen_pipe[5].Pipe_g7440     | B1 v -> Y ^ | OAI222X1 | 0.167 |   2.164 |    0.767 | 
     | gen_pipe[5].Pipe_Yo_reg[3] | D ^         | DFFX4    | 0.000 |   2.164 |    0.767 | 
     +----------------------------------------------------------------------------------+ 
Path 598: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.116
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.773
- Arrival Time                  2.169
= Slack Time                   -1.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.796 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.563 | 
     | g98316                     | A1 v -> Y ^ | OAI222X1 | 0.210 |   2.169 |    0.773 | 
     | gen_pipe[4].Pipe_Zo_reg[2] | D ^         | DFFX4    | 0.000 |   2.169 |    0.773 | 
     +----------------------------------------------------------------------------------+ 
Path 599: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.159
= Slack Time                   -1.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.796 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.602 | 
     | gen_pipe[5].Pipe_g7318      | A0 v -> Y ^ | OAI222X1 | 0.161 |   2.159 |    0.763 | 
     | gen_pipe[5].Pipe_Yo_reg[11] | D ^         | DFFX4    | 0.000 |   2.159 |    0.763 | 
     +-----------------------------------------------------------------------------------+ 
Path 600: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.115
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.774
- Arrival Time                  2.170
= Slack Time                   -1.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.795 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.602 | 
     | gen_pipe[5].Pipe_g7507     | B1 v -> Y ^ | OAI222X1 | 0.172 |   2.170 |    0.774 | 
     | gen_pipe[5].Pipe_Zo_reg[1] | D ^         | DFFX4    | 0.000 |   2.170 |    0.774 | 
     +----------------------------------------------------------------------------------+ 
Path 601: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.115
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.773
- Arrival Time                  2.166
= Slack Time                   -1.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.793 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.566 | 
     | g98754                     | A1 v -> Y ^ | OAI222X1 | 0.207 |   2.166 |    0.773 | 
     | gen_pipe[4].Pipe_Zo_reg[1] | D ^         | DFFX4    | 0.000 |   2.166 |    0.773 | 
     +----------------------------------------------------------------------------------+ 
Path 602: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.777
- Arrival Time                  2.169
= Slack Time                   -1.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.792 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.605 | 
     | gen_pipe[5].Pipe_g7423     | B1 v -> Y ^ | OAI222X1 | 0.172 |   2.169 |    0.777 | 
     | gen_pipe[5].Pipe_Xo_reg[4] | D ^         | DFFX4    | 0.000 |   2.169 |    0.777 | 
     +----------------------------------------------------------------------------------+ 
Path 603: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.115
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.773
- Arrival Time                  2.164
= Slack Time                   -1.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.791 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.568 | 
     | g97957                     | A1 v -> Y ^ | OAI222X1 | 0.205 |   2.164 |    0.773 | 
     | gen_pipe[4].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   2.164 |    0.773 | 
     +----------------------------------------------------------------------------------+ 
Path 604: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.195
= Slack Time                   -1.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.784 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.613 | 
     | gen_pipe[5].Pipe_g7441     | A1 v -> Y ^ | OAI222X1 | 0.198 |   2.195 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   2.195 |    0.811 | 
     +----------------------------------------------------------------------------------+ 
Path 605: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.129
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.765
- Arrival Time                  2.147
= Slack Time                   -1.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.783 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.615 | 
     | gen_pipe[5].Pipe_g7405     | A0 v -> Y ^ | OAI222X1 | 0.150 |   2.147 |    0.765 | 
     | gen_pipe[5].Pipe_Yo_reg[5] | D ^         | DFFX4    | 0.000 |   2.147 |    0.765 | 
     +----------------------------------------------------------------------------------+ 
Path 606: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.193
= Slack Time                   -1.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.782 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.615 | 
     | gen_pipe[5].Pipe_g7464     | A1 v -> Y ^ | OAI222X1 | 0.196 |   2.193 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   2.193 |    0.811 | 
     +----------------------------------------------------------------------------------+ 
Path 607: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.765
- Arrival Time                  2.145
= Slack Time                   -1.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.779 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.618 | 
     | gen_pipe[5].Pipe_g7298      | A0 v -> Y ^ | OAI222X1 | 0.147 |   2.145 |    0.765 | 
     | gen_pipe[5].Pipe_Yo_reg[12] | D ^         | DFFX4    | 0.000 |   2.145 |    0.765 | 
     +-----------------------------------------------------------------------------------+ 
Path 608: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.190
= Slack Time                   -1.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.779 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.618 | 
     | gen_pipe[5].Pipe_g7421     | A1 v -> Y ^ | OAI222X1 | 0.193 |   2.190 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   2.190 |    0.811 | 
     +----------------------------------------------------------------------------------+ 
Path 609: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.129
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.765
- Arrival Time                  2.144
= Slack Time                   -1.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.779 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.618 | 
     | gen_pipe[5].Pipe_g7364     | B0 v -> Y ^ | OAI222X1 | 0.146 |   2.144 |    0.765 | 
     | gen_pipe[5].Pipe_Xo_reg[7] | D ^         | DFFX4    | 0.000 |   2.144 |    0.765 | 
     +----------------------------------------------------------------------------------+ 
Path 610: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.767
- Arrival Time                  2.145
= Slack Time                   -1.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.778 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.619 | 
     | gen_pipe[5].Pipe_g7424     | A0 v -> Y ^ | OAI222X1 | 0.148 |   2.145 |    0.767 | 
     | gen_pipe[5].Pipe_Yo_reg[4] | D ^         | DFFX4    | 0.000 |   2.145 |    0.767 | 
     +----------------------------------------------------------------------------------+ 
Path 611: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.127
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.763
- Arrival Time                  2.138
= Slack Time                   -1.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.776 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.622 | 
     | gen_pipe[5].Pipe_g7385     | B0 v -> Y ^ | OAI222X1 | 0.141 |   2.138 |    0.763 | 
     | gen_pipe[5].Pipe_Xo_reg[6] | D ^         | DFFX4    | 0.000 |   2.138 |    0.763 | 
     +----------------------------------------------------------------------------------+ 
Path 612: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.145
= Slack Time                   -1.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.774 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.623 | 
     | gen_pipe[5].Pipe_g7342     | A0 v -> Y ^ | OAI222X1 | 0.148 |   2.145 |    0.771 | 
     | gen_pipe[5].Pipe_Yo_reg[9] | D ^         | DFFX4    | 0.000 |   2.145 |    0.771 | 
     +----------------------------------------------------------------------------------+ 
Path 613: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.145
= Slack Time                   -1.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.774 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.623 | 
     | gen_pipe[5].Pipe_g7366     | A0 v -> Y ^ | OAI222X1 | 0.148 |   2.145 |    0.771 | 
     | gen_pipe[5].Pipe_Yo_reg[7] | D ^         | DFFX4    | 0.000 |   2.145 |    0.771 | 
     +----------------------------------------------------------------------------------+ 
Path 614: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.145
= Slack Time                   -1.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.774 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.623 | 
     | gen_pipe[5].Pipe_g7354     | A0 v -> Y ^ | OAI222X1 | 0.147 |   2.145 |    0.771 | 
     | gen_pipe[5].Pipe_Yo_reg[8] | D ^         | DFFX4    | 0.000 |   2.145 |    0.771 | 
     +----------------------------------------------------------------------------------+ 
Path 615: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.772
- Arrival Time                  2.146
= Slack Time                   -1.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.773 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.624 | 
     | gen_pipe[5].Pipe_g7236      | A0 v -> Y ^ | OAI222X1 | 0.148 |   2.145 |    0.772 | 
     | gen_pipe[5].Pipe_Yo_reg[15] | D ^         | DFFX4    | 0.000 |   2.146 |    0.772 | 
     +-----------------------------------------------------------------------------------+ 
Path 616: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.125
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.144
= Slack Time                   -1.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.773 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.624 | 
     | gen_pipe[5].Pipe_g7382     | A0 v -> Y ^ | OAI222X1 | 0.147 |   2.144 |    0.771 | 
     | gen_pipe[5].Pipe_Yo_reg[6] | D ^         | DFFX4    | 0.000 |   2.144 |    0.771 | 
     +----------------------------------------------------------------------------------+ 
Path 617: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.125
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.772
- Arrival Time                  2.144
= Slack Time                   -1.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.772 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.625 | 
     | gen_pipe[5].Pipe_g7259      | A0 v -> Y ^ | OAI222X1 | 0.147 |   2.144 |    0.772 | 
     | gen_pipe[5].Pipe_Yo_reg[14] | D ^         | DFFX4    | 0.000 |   2.144 |    0.772 | 
     +-----------------------------------------------------------------------------------+ 
Path 618: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.116
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  2.162
= Slack Time                   -1.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.772 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.587 | 
     | g95087__6161                | B0 v -> Y ^ | OAI22X1  | 0.120 |   2.079 |    0.707 | 
     | g94562__1705                | B ^ -> Y v  | MXI2X1   | 0.058 |   2.137 |    0.766 | 
     | g94446__2802                | C0 v -> Y ^ | OAI211X1 | 0.025 |   2.162 |    0.791 | 
     | gen_pipe[4].Pipe_Yo_reg[19] | D ^         | DFFX4    | 0.000 |   2.162 |    0.791 | 
     +-----------------------------------------------------------------------------------+ 
Path 619: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.125
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.772
- Arrival Time                  2.143
= Slack Time                   -1.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.771 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.626 | 
     | gen_pipe[5].Pipe_g7215      | A0 v -> Y ^ | OAI222X1 | 0.146 |   2.143 |    0.772 | 
     | gen_pipe[5].Pipe_Yo_reg[16] | D ^         | DFFX4    | 0.000 |   2.143 |    0.772 | 
     +-----------------------------------------------------------------------------------+ 
Path 620: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  2.155
= Slack Time                   -1.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.770 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.589 | 
     | g97397                     | A1N v -> Y v | AOI2BB2X1 | 0.151 |   2.110 |    0.740 | 
     | g96955                     | B1 v -> Y ^  | OAI222X1  | 0.045 |   2.155 |    0.785 | 
     | gen_pipe[4].Pipe_Xo_reg[5] | D ^          | DFFX4     | 0.000 |   2.155 |    0.785 | 
     +------------------------------------------------------------------------------------+ 
Path 621: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.770
- Arrival Time                  2.140
= Slack Time                   -1.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.770 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.627 | 
     | gen_pipe[5].Pipe_g7279      | A0 v -> Y ^ | OAI222X1 | 0.143 |   2.140 |    0.770 | 
     | gen_pipe[5].Pipe_Yo_reg[13] | D ^         | DFFX4    | 0.000 |   2.140 |    0.770 | 
     +-----------------------------------------------------------------------------------+ 
Path 622: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.767
- Arrival Time                  2.133
= Slack Time                   -1.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.766 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.631 | 
     | gen_pipe[5].Pipe_g7228      | B0 v -> Y ^ | OAI222X1 | 0.136 |   2.133 |    0.767 | 
     | gen_pipe[5].Pipe_Xo_reg[14] | D ^         | DFFX4    | 0.000 |   2.133 |    0.767 | 
     +-----------------------------------------------------------------------------------+ 
Path 623: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.770
- Arrival Time                  2.135
= Slack Time                   -1.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.765 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.632 | 
     | gen_pipe[5].Pipe_g7327     | B0 v -> Y ^ | OAI222X1 | 0.138 |   2.135 |    0.770 | 
     | gen_pipe[5].Pipe_Xo_reg[9] | D ^         | DFFX4    | 0.000 |   2.135 |    0.770 | 
     +----------------------------------------------------------------------------------+ 
Path 624: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.005
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.769
- Arrival Time                  2.133
= Slack Time                   -1.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.764 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.633 | 
     | gen_pipe[5].Pipe_g7351     | B0 v -> Y ^ | OAI222X1 | 0.136 |   2.133 |    0.769 | 
     | gen_pipe[5].Pipe_Xo_reg[8] | D ^         | DFFX4    | 0.000 |   2.133 |    0.769 | 
     +----------------------------------------------------------------------------------+ 
Path 625: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.767
- Arrival Time                  2.129
= Slack Time                   -1.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.762 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.635 | 
     | gen_pipe[5].Pipe_g7210      | B0 v -> Y ^ | OAI222X1 | 0.132 |   2.129 |    0.767 | 
     | gen_pipe[5].Pipe_Xo_reg[15] | D ^         | DFFX4    | 0.000 |   2.129 |    0.767 | 
     +-----------------------------------------------------------------------------------+ 
Path 626: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.767
- Arrival Time                  2.129
= Slack Time                   -1.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.762 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.635 | 
     | gen_pipe[5].Pipe_g7183      | B0 v -> Y ^ | OAI222X1 | 0.132 |   2.129 |    0.767 | 
     | gen_pipe[5].Pipe_Xo_reg[17] | D ^         | DFFX4    | 0.000 |   2.129 |    0.767 | 
     +-----------------------------------------------------------------------------------+ 
Path 627: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.125
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.132
= Slack Time                   -1.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.761 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.636 | 
     | gen_pipe[5].Pipe_g7404     | B0 v -> Y ^ | OAI222X1 | 0.135 |   2.132 |    0.771 | 
     | gen_pipe[5].Pipe_Xo_reg[5] | D ^         | DFFX4    | 0.000 |   2.132 |    0.771 | 
     +----------------------------------------------------------------------------------+ 
Path 628: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  2.146
= Slack Time                   -1.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.761 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.598 | 
     | g96869                     | A1N v -> Y v | AOI2BB2X1 | 0.143 |   2.102 |    0.742 | 
     | g96425                     | C1 v -> Y ^  | OAI222X1  | 0.043 |   2.145 |    0.785 | 
     | gen_pipe[4].Pipe_Xo_reg[7] | D ^          | DFFX4     | 0.000 |   2.146 |    0.785 | 
     +------------------------------------------------------------------------------------+ 
Path 629: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.121
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.781
- Arrival Time                  2.141
= Slack Time                   -1.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.760 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.599 | 
     | g97404                     | A1N v -> Y v | AOI2BB2X1 | 0.147 |   2.106 |    0.746 | 
     | g96960                     | B1 v -> Y ^  | OAI222X2  | 0.035 |   2.141 |    0.781 | 
     | gen_pipe[4].Pipe_Yo_reg[5] | D ^          | DFFX4     | 0.000 |   2.141 |    0.781 | 
     +------------------------------------------------------------------------------------+ 
Path 630: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.130
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.773
- Arrival Time                  2.132
= Slack Time                   -1.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.759 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.600 | 
     | g97134                     | A1N v -> Y v | AOI2BB2X1 | 0.138 |   2.097 |    0.738 | 
     | g96703                     | B1 v -> Y ^  | OAI222X1  | 0.034 |   2.132 |    0.773 | 
     | gen_pipe[4].Pipe_Yo_reg[6] | D ^          | DFFX4     | 0.000 |   2.132 |    0.773 | 
     +------------------------------------------------------------------------------------+ 
Path 631: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.767
- Arrival Time                  2.126
= Slack Time                   -1.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.759 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.638 | 
     | gen_pipe[5].Pipe_g7189      | B0 v -> Y ^ | OAI222X1 | 0.129 |   2.126 |    0.767 | 
     | gen_pipe[5].Pipe_Xo_reg[16] | D ^         | DFFX4    | 0.000 |   2.126 |    0.767 | 
     +-----------------------------------------------------------------------------------+ 
Path 632: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.770
- Arrival Time                  2.129
= Slack Time                   -1.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.758 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.639 | 
     | gen_pipe[5].Pipe_g7293      | B0 v -> Y ^ | OAI222X1 | 0.131 |   2.129 |    0.770 | 
     | gen_pipe[5].Pipe_Xo_reg[11] | D ^         | DFFX4    | 0.000 |   2.129 |    0.770 | 
     +-----------------------------------------------------------------------------------+ 
Path 633: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.129
= Slack Time                   -1.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.758 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.639 | 
     | gen_pipe[5].Pipe_g7310      | B0 v -> Y ^ | OAI222X1 | 0.131 |   2.128 |    0.770 | 
     | gen_pipe[5].Pipe_Xo_reg[10] | D ^         | DFFX4    | 0.000 |   2.129 |    0.771 | 
     +-----------------------------------------------------------------------------------+ 
Path 634: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.001
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.781
- Arrival Time                  2.136
= Slack Time                   -1.355
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.755 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.604 | 
     | g96842                     | A1N v -> Y v | AOI2BB2X1 | 0.143 |   2.102 |    0.748 | 
     | g96429                     | B1 v -> Y ^  | OAI222X2  | 0.033 |   2.136 |    0.781 | 
     | gen_pipe[4].Pipe_Yo_reg[7] | D ^          | DFFX4     | 0.000 |   2.136 |    0.781 | 
     +------------------------------------------------------------------------------------+ 
Path 635: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.124
= Slack Time                   -1.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.753 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.644 | 
     | gen_pipe[5].Pipe_g7271      | B0 v -> Y ^ | OAI222X1 | 0.126 |   2.124 |    0.771 | 
     | gen_pipe[5].Pipe_Xo_reg[12] | D ^         | DFFX4    | 0.000 |   2.124 |    0.771 | 
     +-----------------------------------------------------------------------------------+ 
Path 636: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.164
= Slack Time                   -1.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.752 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.607 | 
     | g97492                     | A1 v -> Y ^ | OAI222X1 | 0.205 |   2.164 |    0.811 | 
     | gen_pipe[4].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   2.164 |    0.811 | 
     +----------------------------------------------------------------------------------+ 
Path 637: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.770
- Arrival Time                  2.122
= Slack Time                   -1.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.752 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.607 | 
     | g94387__1705                | A0 v -> Y ^ | OAI222X1 | 0.163 |   2.122 |    0.770 | 
     | gen_pipe[4].Pipe_Xo_reg[18] | D ^         | DFFX4    | 0.000 |   2.122 |    0.770 | 
     +-----------------------------------------------------------------------------------+ 
Path 638: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.163
= Slack Time                   -1.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.752 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.607 | 
     | g97114                     | A1 v -> Y ^ | OAI222X1 | 0.204 |   2.163 |    0.811 | 
     | gen_pipe[4].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   2.163 |    0.811 | 
     +----------------------------------------------------------------------------------+ 
Path 639: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.122
= Slack Time                   -1.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.751 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.646 | 
     | gen_pipe[5].Pipe_g7251      | B0 v -> Y ^ | OAI222X1 | 0.125 |   2.122 |    0.771 | 
     | gen_pipe[5].Pipe_Xo_reg[13] | D ^         | DFFX4    | 0.000 |   2.122 |    0.771 | 
     +-----------------------------------------------------------------------------------+ 
Path 640: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  2.167
= Slack Time                   -1.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.751 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.608 | 
     | g96722                     | A1 v -> Y ^ | OAI222X1 | 0.208 |   2.167 |    0.817 | 
     | gen_pipe[4].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   2.167 |    0.817 | 
     +----------------------------------------------------------------------------------+ 
Path 641: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.112
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.792
- Arrival Time                  2.141
= Slack Time                   -1.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.749 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.610 | 
     | g97131                     | A1N v -> Y v | AOI2BB2X1 | 0.146 |   2.105 |    0.755 | 
     | g96699                     | B1 v -> Y ^  | OAI222X2  | 0.037 |   2.141 |    0.792 | 
     | gen_pipe[4].Pipe_Xo_reg[6] | D ^          | DFFX4     | 0.000 |   2.141 |    0.792 | 
     +------------------------------------------------------------------------------------+ 
Path 642: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.118
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.778
- Arrival Time                  2.128
= Slack Time                   -1.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.749 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.610 | 
     | g96293                     | A0N v -> Y v | AOI2BB2X1 | 0.129 |   2.088 |    0.739 | 
     | g95892__6260               | B1 v -> Y ^  | OAI222X1  | 0.039 |   2.127 |    0.778 | 
     | gen_pipe[4].Pipe_Yo_reg[9] | D ^          | DFFX4     | 0.000 |   2.128 |    0.778 | 
     +------------------------------------------------------------------------------------+ 
Path 643: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  2.164
= Slack Time                   -1.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.747 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.612 | 
     | g96202                     | A1 v -> Y ^ | OAI222X1 | 0.205 |   2.164 |    0.817 | 
     | gen_pipe[4].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   2.164 |    0.817 | 
     +----------------------------------------------------------------------------------+ 
Path 644: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.128
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.769
- Arrival Time                  2.113
= Slack Time                   -1.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.744 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.615 | 
     | g94667__1617                | A0N v -> Y v | AOI2BB2X1 | 0.116 |   2.075 |    0.731 | 
     | g94511__2802                | B1 v -> Y ^  | OAI222X1  | 0.038 |   2.113 |    0.769 | 
     | gen_pipe[4].Pipe_Yo_reg[17] | D ^          | DFFX4     | 0.000 |   2.113 |    0.769 | 
     +-------------------------------------------------------------------------------------+ 
Path 645: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  2.128
= Slack Time                   -1.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.744 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.615 | 
     | g96333                     | A0N v -> Y v | AOI2BB2X1 | 0.125 |   2.084 |    0.740 | 
     | g95887__7410               | B1 v -> Y ^  | OAI222X1  | 0.044 |   2.128 |    0.785 | 
     | gen_pipe[4].Pipe_Xo_reg[9] | D ^          | DFFX4     | 0.000 |   2.128 |    0.785 | 
     +------------------------------------------------------------------------------------+ 
Path 646: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.113
= Slack Time                   -1.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.743 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.616 | 
     | g94508__6783                | A0 v -> Y ^ | OAI222X1 | 0.154 |   2.113 |    0.771 | 
     | gen_pipe[4].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   2.113 |    0.771 | 
     +-----------------------------------------------------------------------------------+ 
Path 647: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.126
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.771
- Arrival Time                  2.112
= Slack Time                   -1.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.741 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.618 | 
     | g94321__7410                | A0 v -> Y ^ | OAI222X1 | 0.153 |   2.112 |    0.771 | 
     | gen_pipe[4].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   2.112 |    0.771 | 
     +-----------------------------------------------------------------------------------+ 
Path 648: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.152
= Slack Time                   -1.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.740 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.657 | 
     | gen_pipe[5].Pipe_g7387     | A0 v -> Y ^ | OAI222X1 | 0.154 |   2.151 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   2.152 |    0.811 | 
     +----------------------------------------------------------------------------------+ 
Path 649: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.151
= Slack Time                   -1.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.740 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.657 | 
     | gen_pipe[5].Pipe_g7365     | A0 v -> Y ^ | OAI222X1 | 0.154 |   2.151 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   2.151 |    0.811 | 
     +----------------------------------------------------------------------------------+ 
Path 650: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  2.125
= Slack Time                   -1.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.740 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.619 | 
     | g96041                      | A0N v -> Y v | AOI2BB2X1 | 0.128 |   2.087 |    0.747 | 
     | g95625__1705                | B1 v -> Y ^  | OAI222X1  | 0.038 |   2.125 |    0.785 | 
     | gen_pipe[4].Pipe_Yo_reg[10] | D ^          | DFFX4     | 0.000 |   2.125 |    0.785 | 
     +-------------------------------------------------------------------------------------+ 
Path 651: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.112
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.792
- Arrival Time                  2.132
= Slack Time                   -1.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.740 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.619 | 
     | g96609                     | A1N v -> Y v | AOI2BB2X1 | 0.138 |   2.097 |    0.757 | 
     | g96149                     | B1 v -> Y ^  | OAI222X2  | 0.035 |   2.132 |    0.792 | 
     | gen_pipe[4].Pipe_Xo_reg[8] | D ^          | DFFX4     | 0.000 |   2.132 |    0.792 | 
     +------------------------------------------------------------------------------------+ 
Path 652: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  2.125
= Slack Time                   -1.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.740 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.619 | 
     | g95792__5477                | A0N v -> Y v | AOI2BB2X1 | 0.126 |   2.085 |    0.745 | 
     | g95376__1666                | B1 v -> Y ^  | OAI222X1  | 0.040 |   2.125 |    0.785 | 
     | gen_pipe[4].Pipe_Yo_reg[11] | D ^          | DFFX4     | 0.000 |   2.125 |    0.785 | 
     +-------------------------------------------------------------------------------------+ 
Path 653: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.119
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  2.123
= Slack Time                   -1.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |   -0.739 | 
     | g100538                    | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.620 | 
     | g96616                     | A0N v -> Y v | AOI2BB2X1 | 0.129 |   2.088 |    0.749 | 
     | g96152                     | B1 v -> Y ^  | OAI222X1  | 0.036 |   2.123 |    0.785 | 
     | gen_pipe[4].Pipe_Yo_reg[8] | D ^          | DFFX4     | 0.000 |   2.123 |    0.785 | 
     +------------------------------------------------------------------------------------+ 
Path 654: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.149
= Slack Time                   -1.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.737 | 
     | gen_pipe[5].Pipe_g7964     | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.660 | 
     | gen_pipe[5].Pipe_g7402     | A0 v -> Y ^ | OAI222X1 | 0.152 |   2.149 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   2.149 |    0.811 | 
     +----------------------------------------------------------------------------------+ 
Path 655: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.148
= Slack Time                   -1.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.737 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.660 | 
     | gen_pipe[5].Pipe_g7292      | A0 v -> Y ^ | OAI222X1 | 0.151 |   2.148 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   2.148 |    0.811 | 
     +-----------------------------------------------------------------------------------+ 
Path 656: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.149
= Slack Time                   -1.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.737 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.660 | 
     | gen_pipe[5].Pipe_g7350      | A0 v -> Y ^ | OAI222X1 | 0.151 |   2.149 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   2.149 |    0.811 | 
     +-----------------------------------------------------------------------------------+ 
Path 657: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.809
- Arrival Time                  2.146
= Slack Time                   -1.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.737 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.660 | 
     | gen_pipe[5].Pipe_g7274      | A0 v -> Y ^ | OAI222X1 | 0.149 |   2.146 |    0.809 | 
     | gen_pipe[5].Pipe_Zo_reg[14] | D ^         | DFFX4    | 0.000 |   2.146 |    0.809 | 
     +-----------------------------------------------------------------------------------+ 
Path 658: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.148
= Slack Time                   -1.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.737 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.660 | 
     | gen_pipe[5].Pipe_g7328      | A0 v -> Y ^ | OAI222X1 | 0.151 |   2.148 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   2.148 |    0.811 | 
     +-----------------------------------------------------------------------------------+ 
Path 659: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.809
- Arrival Time                  2.145
= Slack Time                   -1.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.736 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.661 | 
     | gen_pipe[5].Pipe_g7254      | A0 v -> Y ^ | OAI222X1 | 0.148 |   2.145 |    0.809 | 
     | gen_pipe[5].Pipe_Zo_reg[15] | D ^         | DFFX4    | 0.000 |   2.145 |    0.809 | 
     +-----------------------------------------------------------------------------------+ 
Path 660: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.811
- Arrival Time                  2.147
= Slack Time                   -1.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.736 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.661 | 
     | gen_pipe[5].Pipe_g7313      | A0 v -> Y ^ | OAI222X1 | 0.150 |   2.147 |    0.811 | 
     | gen_pipe[5].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   2.147 |    0.811 | 
     +-----------------------------------------------------------------------------------+ 
Path 661: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.785
- Arrival Time                  2.119
= Slack Time                   -1.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.734 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.625 | 
     | g96061                      | A0N v -> Y v | AOI2BB2X1 | 0.124 |   2.083 |    0.749 | 
     | g95621__6783                | B1 v -> Y ^  | OAI222X1  | 0.036 |   2.119 |    0.785 | 
     | gen_pipe[4].Pipe_Xo_reg[10] | D ^          | DFFX4     | 0.000 |   2.119 |    0.785 | 
     +-------------------------------------------------------------------------------------+ 
Path 662: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  2.116
= Slack Time                   -1.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.731 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.628 | 
     | g95534__8246                | A0N v -> Y v | AOI2BB2X1 | 0.121 |   2.080 |    0.749 | 
     | g95144__1666                | B1 v -> Y ^  | OAI222X1  | 0.036 |   2.116 |    0.786 | 
     | gen_pipe[4].Pipe_Xo_reg[12] | D ^          | DFFX4     | 0.000 |   2.116 |    0.786 | 
     +-------------------------------------------------------------------------------------+ 
Path 663: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.112
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  2.123
= Slack Time                   -1.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.730 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.629 | 
     | g95785__9315                | A0N v -> Y v | AOI2BB2X1 | 0.127 |   2.086 |    0.756 | 
     | g95389__2802                | B1 v -> Y ^  | OAI222X2  | 0.037 |   2.123 |    0.793 | 
     | gen_pipe[4].Pipe_Xo_reg[11] | D ^          | DFFX4     | 0.000 |   2.123 |    0.793 | 
     +-------------------------------------------------------------------------------------+ 
Path 664: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.108
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.789
- Arrival Time                  2.119
= Slack Time                   -1.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.730 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.668 | 
     | gen_pipe[5].Pipe_g7202      | B0 v -> Y ^ | OAI222X2 | 0.122 |   2.119 |    0.789 | 
     | gen_pipe[5].Pipe_Yo_reg[17] | D ^         | DFFX4    | 0.000 |   2.119 |    0.789 | 
     +-----------------------------------------------------------------------------------+ 
Path 665: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.121
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  2.115
= Slack Time                   -1.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.729 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.630 | 
     | g95281__2883                | A0N v -> Y v | AOI2BB2X1 | 0.118 |   2.077 |    0.748 | 
     | g94971__5526                | B1 v -> Y ^  | OAI222X1  | 0.038 |   2.115 |    0.786 | 
     | gen_pipe[4].Pipe_Xo_reg[13] | D ^          | DFFX4     | 0.000 |   2.115 |    0.786 | 
     +-------------------------------------------------------------------------------------+ 
Path 666: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.108
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.789
- Arrival Time                  2.118
= Slack Time                   -1.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.729 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.668 | 
     | gen_pipe[5].Pipe_g7205      | B0 v -> Y ^ | OAI222X2 | 0.121 |   2.118 |    0.789 | 
     | gen_pipe[5].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   2.118 |    0.789 | 
     +-----------------------------------------------------------------------------------+ 
Path 667: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.112
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  2.120
= Slack Time                   -1.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.727 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.632 | 
     | g95519__7410                | A0N v -> Y v | AOI2BB2X1 | 0.126 |   2.085 |    0.758 | 
     | g95147__5477                | B1 v -> Y ^  | OAI222X2  | 0.035 |   2.120 |    0.793 | 
     | gen_pipe[4].Pipe_Yo_reg[12] | D ^          | DFFX4     | 0.000 |   2.120 |    0.793 | 
     +-------------------------------------------------------------------------------------+ 
Path 668: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  2.113
= Slack Time                   -1.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.726 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.633 | 
     | g94913__1617                | A0N v -> Y v | AOI2BB2X1 | 0.114 |   2.073 |    0.746 | 
     | g94700__2346                | B1 v -> Y ^  | OAI222X1  | 0.040 |   2.113 |    0.786 | 
     | gen_pipe[4].Pipe_Xo_reg[15] | D ^          | DFFX4     | 0.000 |   2.113 |    0.786 | 
     +-------------------------------------------------------------------------------------+ 
Path 669: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.112
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.794
- Arrival Time                  2.118
= Slack Time                   -1.323
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.723 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.636 | 
     | g95083__1881                | A0N v -> Y v | AOI2BB2X1 | 0.122 |   2.081 |    0.757 | 
     | g94828__8246                | B1 v -> Y ^  | OAI222X2  | 0.037 |   2.117 |    0.794 | 
     | gen_pipe[4].Pipe_Yo_reg[14] | D ^          | DFFX4     | 0.000 |   2.118 |    0.794 | 
     +-------------------------------------------------------------------------------------+ 
Path 670: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.113
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.794
- Arrival Time                  2.116
= Slack Time                   -1.323
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.723 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.636 | 
     | g95079__5122                | A0N v -> Y v | AOI2BB2X1 | 0.120 |   2.079 |    0.756 | 
     | g94827__5122                | B1 v -> Y ^  | OAI222X2  | 0.037 |   2.116 |    0.793 | 
     | gen_pipe[4].Pipe_Xo_reg[14] | D ^          | DFFX4     | 0.000 |   2.116 |    0.794 | 
     +-------------------------------------------------------------------------------------+ 
Path 671: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.000
- Setup                         0.077
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.823
- Arrival Time                  2.145
= Slack Time                   -1.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.722 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.675 | 
     | gen_pipe[5].Pipe_g7186      | A0 v -> Y ^ | OAI222X1 | 0.148 |   2.145 |    0.823 | 
     | gen_pipe[5].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   2.145 |    0.823 | 
     +-----------------------------------------------------------------------------------+ 
Path 672: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.824
- Arrival Time                  2.146
= Slack Time                   -1.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.722 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.675 | 
     | gen_pipe[5].Pipe_g7231      | A0 v -> Y ^ | OAI222X1 | 0.148 |   2.146 |    0.824 | 
     | gen_pipe[5].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   2.146 |    0.824 | 
     +-----------------------------------------------------------------------------------+ 
Path 673: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.824
- Arrival Time                  2.145
= Slack Time                   -1.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.721 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.676 | 
     | gen_pipe[5].Pipe_g7209      | A0 v -> Y ^ | OAI222X1 | 0.148 |   2.145 |    0.824 | 
     | gen_pipe[5].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   2.145 |    0.824 | 
     +-----------------------------------------------------------------------------------+ 
Path 674: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.787
- Arrival Time                  2.107
= Slack Time                   -1.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.721 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.638 | 
     | g94760__7410                | A0N v -> Y v | AOI2BB2X1 | 0.113 |   2.072 |    0.751 | 
     | g94594__6161                | B1 v -> Y ^  | OAI222X1  | 0.036 |   2.107 |    0.787 | 
     | gen_pipe[4].Pipe_Yo_reg[16] | D ^          | DFFX4     | 0.000 |   2.107 |    0.787 | 
     +-------------------------------------------------------------------------------------+ 
Path 675: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.118
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  2.109
= Slack Time                   -1.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.720 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.639 | 
     | g94271__2883                | A0 v -> Y ^ | OAI222X1 | 0.150 |   2.109 |    0.788 | 
     | gen_pipe[4].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   2.109 |    0.788 | 
     +-----------------------------------------------------------------------------------+ 
Path 676: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.120
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  2.106
= Slack Time                   -1.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.720 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.639 | 
     | g95289__6260                | A0N v -> Y v | AOI2BB2X1 | 0.113 |   2.072 |    0.751 | 
     | g94975__2802                | B1 v -> Y ^  | OAI222X1  | 0.035 |   2.106 |    0.786 | 
     | gen_pipe[4].Pipe_Yo_reg[13] | D ^          | DFFX4     | 0.000 |   2.106 |    0.786 | 
     +-------------------------------------------------------------------------------------+ 
Path 677: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.007
- Setup                         0.118
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.789
- Arrival Time                  2.108
= Slack Time                   -1.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.719 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.640 | 
     | g94482__6260                | A0 v -> Y ^ | OAI222X1 | 0.149 |   2.108 |    0.789 | 
     | gen_pipe[4].Pipe_Yo_reg[20] | D ^         | DFFX4    | 0.000 |   2.108 |    0.789 | 
     +-----------------------------------------------------------------------------------+ 
Path 678: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.118
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  2.105
= Slack Time                   -1.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.717 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.642 | 
     | g94558__6783                | A0 v -> Y ^ | OAI222X1 | 0.146 |   2.105 |    0.788 | 
     | gen_pipe[4].Pipe_Xo_reg[16] | D ^         | DFFX4    | 0.000 |   2.105 |    0.788 | 
     +-----------------------------------------------------------------------------------+ 
Path 679: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.006
- Setup                         0.118
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  2.105
= Slack Time                   -1.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.717 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.642 | 
     | g94481__5107                | A0 v -> Y ^ | OAI222X1 | 0.146 |   2.105 |    0.788 | 
     | gen_pipe[4].Pipe_Xo_reg[17] | D ^         | DFFX4    | 0.000 |   2.105 |    0.788 | 
     +-----------------------------------------------------------------------------------+ 
Path 680: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.121
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.787
- Arrival Time                  2.100
= Slack Time                   -1.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |   -0.714 | 
     | g100538                     | B ^ -> Y v   | NAND2X8   | 1.359 |   1.959 |    0.645 | 
     | g94917__5122                | A0N v -> Y v | AOI2BB2X1 | 0.112 |   2.071 |    0.758 | 
     | g94702__7410                | C1 v -> Y ^  | OAI222X1  | 0.029 |   2.100 |    0.787 | 
     | gen_pipe[4].Pipe_Yo_reg[15] | D ^          | DFFX4     | 0.000 |   2.100 |    0.787 | 
     +-------------------------------------------------------------------------------------+ 
Path 681: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[5].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.002
- Setup                         0.067
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.835
- Arrival Time                  2.148
= Slack Time                   -1.313
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.713 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.685 | 
     | gen_pipe[5].Pipe_g7192      | A0 v -> Y ^ | OAI222X1 | 0.150 |   2.148 |    0.835 | 
     | gen_pipe[5].Pipe_Zo_reg[18] | D ^         | DFFRX4   | 0.000 |   2.148 |    0.835 | 
     +-----------------------------------------------------------------------------------+ 
Path 682: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.018
- Setup                         0.055
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.826
- Arrival Time                  2.138
= Slack Time                   -1.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.712 | 
     | g94713__1617                | C1 ^ -> Y v | OAI222X1 | 1.538 |   2.138 |    0.826 | 
     | gen_pipe[8].Pipe_Yo_reg[20] | D v         | DFFX2    | 0.000 |   2.138 |    0.826 | 
     +-----------------------------------------------------------------------------------+ 
Path 683: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.815
- Arrival Time                  2.123
= Slack Time                   -1.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.708 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.651 | 
     | g94898__2883                | A0 v -> Y ^ | OAI222X1 | 0.164 |   2.123 |    0.815 | 
     | gen_pipe[4].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   2.123 |    0.815 | 
     +-----------------------------------------------------------------------------------+ 
Path 684: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  2.123
= Slack Time                   -1.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.707 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.652 | 
     | g96022                     | A0 v -> Y ^ | OAI222X1 | 0.164 |   2.123 |    0.817 | 
     | gen_pipe[4].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   2.123 |    0.817 | 
     +----------------------------------------------------------------------------------+ 
Path 685: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  2.120
= Slack Time                   -1.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.706 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.653 | 
     | g94597__2883                | A0 v -> Y ^ | OAI222X1 | 0.161 |   2.120 |    0.813 | 
     | gen_pipe[4].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   2.120 |    0.813 | 
     +-----------------------------------------------------------------------------------+ 
Path 686: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  2.122
= Slack Time                   -1.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.705 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.654 | 
     | g95255__1666                | A0 v -> Y ^ | OAI222X1 | 0.163 |   2.122 |    0.817 | 
     | gen_pipe[4].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   2.122 |    0.817 | 
     +-----------------------------------------------------------------------------------+ 
Path 687: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.814
- Arrival Time                  2.119
= Slack Time                   -1.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.705 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.654 | 
     | g94361__1666                | A0 v -> Y ^ | OAI222X1 | 0.160 |   2.118 |    0.813 | 
     | gen_pipe[4].Pipe_Zo_reg[15] | D ^         | DFFX4    | 0.000 |   2.119 |    0.814 | 
     +-----------------------------------------------------------------------------------+ 
Path 688: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.815
- Arrival Time                  2.119
= Slack Time                   -1.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.705 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.654 | 
     | g94770__3680                | A0 v -> Y ^ | OAI222X1 | 0.160 |   2.119 |    0.815 | 
     | gen_pipe[4].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   2.119 |    0.815 | 
     +-----------------------------------------------------------------------------------+ 
Path 689: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  2.121
= Slack Time                   -1.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.704 | 
     | g100538                    | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.655 | 
     | g95632__7482               | A0 v -> Y ^ | OAI222X1 | 0.162 |   2.121 |    0.817 | 
     | gen_pipe[4].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   2.121 |    0.817 | 
     +----------------------------------------------------------------------------------+ 
Path 690: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.065
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.832
- Arrival Time                  2.130
= Slack Time                   -1.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.698 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.699 | 
     | gen_pipe[5].Pipe_g7196      | A0 v -> Y ^ | OAI222X2 | 0.133 |   2.130 |    0.832 | 
     | gen_pipe[5].Pipe_Yo_reg[20] | D ^         | DFFX2    | 0.000 |   2.130 |    0.832 | 
     +-----------------------------------------------------------------------------------+ 
Path 691: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.008
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.825
- Arrival Time                  2.118
= Slack Time                   -1.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.694 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.665 | 
     | g94471__6161                | A0 v -> Y ^ | OAI222X1 | 0.159 |   2.118 |    0.825 | 
     | gen_pipe[4].Pipe_Zo_reg[14] | D ^         | DFFX2    | 0.000 |   2.118 |    0.825 | 
     +-----------------------------------------------------------------------------------+ 
Path 692: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.065
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  2.118
= Slack Time                   -1.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.689 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.708 | 
     | gen_pipe[5].Pipe_g7178      | B0 v -> Y ^ | OAI222X2 | 0.121 |   2.118 |    0.829 | 
     | gen_pipe[5].Pipe_Xo_reg[18] | D ^         | DFFX2    | 0.000 |   2.118 |    0.829 | 
     +-----------------------------------------------------------------------------------+ 
Path 693: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[5].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.065
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.833
- Arrival Time                  2.118
= Slack Time                   -1.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.685 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.712 | 
     | gen_pipe[5].Pipe_g7203      | B0 v -> Y ^ | OAI222X2 | 0.121 |   2.118 |    0.833 | 
     | gen_pipe[5].Pipe_Yo_reg[19] | D ^         | DFFX2    | 0.000 |   2.118 |    0.833 | 
     +-----------------------------------------------------------------------------------+ 
Path 694: VIOLATED Setup Check with Pin gen_pipe[9].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[9].Pipe_Zo_reg[1]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.679
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.207
- Arrival Time                  1.481
= Slack Time                   -1.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |   -0.674 | 
     | gen_pipe[9].Pipe_Zo_reg[1] | E ^   | EDFFX4 | 0.881 |   1.481 |    0.207 | 
     +--------------------------------------------------------------------------+ 
Path 695: VIOLATED Setup Check with Pin gen_pipe[5].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[5].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.043
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.853
- Arrival Time                  2.117
= Slack Time                   -1.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.663 | 
     | gen_pipe[5].Pipe_g7964      | B ^ -> Y v  | NAND2BX4 | 1.397 |   1.997 |    0.734 | 
     | gen_pipe[5].Pipe_g7173      | A0 v -> Y ^ | OAI21X1  | 0.119 |   2.117 |    0.853 | 
     | gen_pipe[5].Pipe_Xo_reg[19] | D ^         | DFFX2    | 0.000 |   2.117 |    0.853 | 
     +-----------------------------------------------------------------------------------+ 
Path 696: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  2.025
= Slack Time                   -1.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.637 | 
     | g98685                      | C1 ^ -> Y v | OAI222X1 | 1.425 |   2.025 |    0.788 | 
     | gen_pipe[7].Pipe_Yo_reg[13] | D v         | DFFX4    | 0.000 |   2.025 |    0.788 | 
     +-----------------------------------------------------------------------------------+ 
Path 697: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.035
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.874
- Arrival Time                  2.104
= Slack Time                   -1.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.630 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.729 | 
     | g94227__2398                | A0 v -> Y ^ | OAI211X1 | 0.144 |   2.103 |    0.874 | 
     | gen_pipe[4].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   2.104 |    0.874 | 
     +-----------------------------------------------------------------------------------+ 
Path 698: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.035
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.874
- Arrival Time                  2.104
= Slack Time                   -1.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.630 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.729 | 
     | g94233__4319                | A0 v -> Y ^ | OAI211X1 | 0.145 |   2.104 |    0.874 | 
     | gen_pipe[4].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   2.104 |    0.874 | 
     +-----------------------------------------------------------------------------------+ 
Path 699: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[4].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.035
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.874
- Arrival Time                  2.103
= Slack Time                   -1.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.630 | 
     | g100538                     | B ^ -> Y v  | NAND2X8  | 1.359 |   1.959 |    0.729 | 
     | g94268__6161                | A0 v -> Y ^ | OAI211X1 | 0.144 |   2.103 |    0.874 | 
     | gen_pipe[4].Pipe_Zo_reg[17] | D ^         | DFFX2    | 0.000 |   2.103 |    0.874 | 
     +-----------------------------------------------------------------------------------+ 
Path 700: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.789
- Arrival Time                  2.000
= Slack Time                   -1.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.611 | 
     | g98729                     | C1 ^ -> Y v | OAI222X1 | 1.400 |   2.000 |    0.789 | 
     | gen_pipe[7].Pipe_Xo_reg[5] | D v         | DFFX4    | 0.000 |   2.000 |    0.789 | 
     +----------------------------------------------------------------------------------+ 
Path 701: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.161
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.716
- Arrival Time                  1.916
= Slack Time                   -1.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -0.599 | 
     | g95877__1881               | A1 v -> Y ^ | OAI222X1 | 1.315 |   1.915 |    0.716 | 
     | gen_pipe[8].Pipe_Xo_reg[9] | D ^         | DFFX4    | 0.000 |   1.916 |    0.716 | 
     +----------------------------------------------------------------------------------+ 
Path 702: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  1.954
= Slack Time                   -1.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.564 | 
     | g98727                      | C1 ^ -> Y v | OAI222X1 | 1.354 |   1.954 |    0.790 | 
     | gen_pipe[7].Pipe_Yo_reg[12] | D v         | DFFX4    | 0.000 |   1.954 |    0.791 | 
     +-----------------------------------------------------------------------------------+ 
Path 703: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.155
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.729
- Arrival Time                  1.893
= Slack Time                   -1.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -0.564 | 
     | g96107                     | A1 v -> Y ^ | OAI222X2 | 1.292 |   1.892 |    0.729 | 
     | gen_pipe[8].Pipe_Xo_reg[8] | D ^         | DFFX4    | 0.000 |   1.893 |    0.729 | 
     +----------------------------------------------------------------------------------+ 
Path 704: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  1.934
= Slack Time                   -1.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.543 | 
     | g98711                      | C1 ^ -> Y v | OAI222X1 | 1.334 |   1.934 |    0.791 | 
     | gen_pipe[7].Pipe_Yo_reg[11] | D v         | DFFX4    | 0.000 |   1.934 |    0.791 | 
     +-----------------------------------------------------------------------------------+ 
Path 705: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  1.923
= Slack Time                   -1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.531 | 
     | g98745                     | C1 ^ -> Y v | OAI222X1 | 1.322 |   1.922 |    0.791 | 
     | gen_pipe[7].Pipe_Xo_reg[4] | D v         | DFFX4    | 0.000 |   1.923 |    0.791 | 
     +----------------------------------------------------------------------------------+ 
Path 706: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.154
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.766
- Arrival Time                  1.811
= Slack Time                   -1.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -0.445 | 
     | g95329__6417                | A1 v -> Y ^ | OAI222X1 | 1.210 |   1.810 |    0.766 | 
     | gen_pipe[8].Pipe_Xo_reg[11] | D ^         | DFFX4    | 0.000 |   1.811 |    0.766 | 
     +-----------------------------------------------------------------------------------+ 
Path 707: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.795
- Arrival Time                  1.814
= Slack Time                   -1.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.419 | 
     | g98692                     | C1 ^ -> Y v | OAI222X1 | 1.214 |   1.814 |    0.795 | 
     | gen_pipe[7].Pipe_Xo_reg[3] | D v         | DFFX4    | 0.000 |   1.814 |    0.795 | 
     +----------------------------------------------------------------------------------+ 
Path 708: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.827
- Arrival Time                  1.799
= Slack Time                   -0.972
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.372 | 
     | g98755                      | C1 ^ -> Y v | OAI222X1 | 1.199 |   1.799 |    0.827 | 
     | gen_pipe[7].Pipe_Yo_reg[10] | D v         | DFFX4    | 0.000 |   1.799 |    0.827 | 
     +-----------------------------------------------------------------------------------+ 
Path 709: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.828
- Arrival Time                  1.793
= Slack Time                   -0.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.365 | 
     | g98722                      | C1 ^ -> Y v | OAI222X1 | 1.193 |   1.793 |    0.828 | 
     | gen_pipe[7].Pipe_Xo_reg[17] | D v         | DFFX4    | 0.000 |   1.793 |    0.828 | 
     +-----------------------------------------------------------------------------------+ 
Path 710: VIOLATED Setup Check with Pin gen_pipe[1].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[1].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.085
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.813
- Arrival Time                  1.772
= Slack Time                   -0.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                            |             |         |       |  Time   |   Time   | 
     |----------------------------+-------------+---------+-------+---------+----------| 
     |                            | ena ^       |         |       |   0.600 |   -0.359 | 
     | g100526                    | B ^ -> Y v  | NAND2X8 | 1.074 |   1.674 |    0.715 | 
     | g99447                     | B0 v -> Y ^ | OAI21XL | 0.097 |   1.772 |    0.813 | 
     | gen_pipe[1].Pipe_Zo_reg[7] | D ^         | DFFX4   | 0.000 |   1.772 |    0.813 | 
     +---------------------------------------------------------------------------------+ 
Path 711: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[8].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.145
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.732
- Arrival Time                  1.666
= Slack Time                   -0.935
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena v       |          |       |   0.600 |   -0.335 | 
     | g95634__6161                | A1 v -> Y ^ | OAI222X2 | 1.066 |   1.666 |    0.732 | 
     | gen_pipe[8].Pipe_Xo_reg[10] | D ^         | DFFX4    | 0.000 |   1.666 |    0.732 | 
     +-----------------------------------------------------------------------------------+ 
Path 712: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.829
- Arrival Time                  1.757
= Slack Time                   -0.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.328 | 
     | g98699                     | C1 ^ -> Y v | OAI222X1 | 1.157 |   1.757 |    0.829 | 
     | gen_pipe[7].Pipe_Xo_reg[2] | D v         | DFFX4    | 0.000 |   1.757 |    0.829 | 
     +----------------------------------------------------------------------------------+ 
Path 713: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  1.702
= Slack Time                   -0.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.304 | 
     | g98705                      | C1 ^ -> Y v | OAI222X2 | 1.102 |   1.702 |    0.798 | 
     | gen_pipe[7].Pipe_Xo_reg[20] | D v         | DFFX4    | 0.000 |   1.702 |    0.798 | 
     +-----------------------------------------------------------------------------------+ 
Path 714: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.830
- Arrival Time                  1.731
= Slack Time                   -0.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.301 | 
     | g98701                      | C1 ^ -> Y v | OAI222X1 | 1.131 |   1.731 |    0.830 | 
     | gen_pipe[7].Pipe_Xo_reg[16] | D v         | DFFX4    | 0.000 |   1.731 |    0.830 | 
     +-----------------------------------------------------------------------------------+ 
Path 715: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.109
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.787
- Arrival Time                  1.677
= Slack Time                   -0.890
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.290 | 
     | g98717                      | C1 ^ -> Y v | OAI222X1 | 1.077 |   1.677 |    0.787 | 
     | gen_pipe[7].Pipe_Xo_reg[14] | D v         | DFFX4    | 0.000 |   1.677 |    0.787 | 
     +-----------------------------------------------------------------------------------+ 
Path 716: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.831
- Arrival Time                  1.719
= Slack Time                   -0.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.289 | 
     | g98746                     | C1 ^ -> Y v | OAI222X1 | 1.119 |   1.719 |    0.831 | 
     | gen_pipe[7].Pipe_Yo_reg[9] | D v         | DFFX4    | 0.000 |   1.719 |    0.831 | 
     +----------------------------------------------------------------------------------+ 
Path 717: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.078
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.799
- Arrival Time                  1.675
= Slack Time                   -0.876
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.276 | 
     | g98704                      | C1 ^ -> Y v | OAI222X2 | 1.075 |   1.675 |    0.799 | 
     | gen_pipe[7].Pipe_Xo_reg[19] | D v         | DFFX4    | 0.000 |   1.675 |    0.799 | 
     +-----------------------------------------------------------------------------------+ 
Path 718: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.832
- Arrival Time                  1.704
= Slack Time                   -0.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.272 | 
     | g98749                     | C1 ^ -> Y v | OAI222X1 | 1.104 |   1.704 |    0.831 | 
     | gen_pipe[7].Pipe_Yo_reg[8] | D v         | DFFX4    | 0.000 |   1.704 |    0.832 | 
     +----------------------------------------------------------------------------------+ 
Path 719: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.108
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.788
- Arrival Time                  1.655
= Slack Time                   -0.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.267 | 
     | g98689                     | C1 ^ -> Y v | OAI222X1 | 1.055 |   1.655 |    0.788 | 
     | gen_pipe[7].Pipe_Xo_reg[0] | D v         | DFFX4    | 0.000 |   1.655 |    0.788 | 
     +----------------------------------------------------------------------------------+ 
Path 720: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.832
- Arrival Time                  1.693
= Slack Time                   -0.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.262 | 
     | g98696                     | C1 ^ -> Y v | OAI222X1 | 1.093 |   1.693 |    0.832 | 
     | gen_pipe[7].Pipe_Xo_reg[1] | D v         | DFFX4    | 0.000 |   1.693 |    0.832 | 
     +----------------------------------------------------------------------------------+ 
Path 721: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[15]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.021
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.832
- Arrival Time                  1.688
= Slack Time                   -0.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.256 | 
     | g98738                      | C1 ^ -> Y v | OAI222X1 | 1.088 |   1.688 |    0.832 | 
     | gen_pipe[7].Pipe_Xo_reg[15] | D v         | DFFX4    | 0.000 |   1.688 |    0.832 | 
     +-----------------------------------------------------------------------------------+ 
Path 722: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[1]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.106
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.790
- Arrival Time                  1.630
= Slack Time                   -0.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.240 | 
     | g98646                     | C1 ^ -> Y v | OAI222X1 | 1.030 |   1.630 |    0.790 | 
     | gen_pipe[6].Pipe_Xo_reg[1] | D v         | DFFX4    | 0.000 |   1.630 |    0.790 | 
     +----------------------------------------------------------------------------------+ 
Path 723: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[8]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.105
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  1.623
= Slack Time                   -0.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.232 | 
     | g98633                     | C1 ^ -> Y v | OAI222X1 | 1.023 |   1.623 |    0.791 | 
     | gen_pipe[6].Pipe_Yo_reg[8] | D v         | DFFX4    | 0.000 |   1.623 |    0.791 | 
     +----------------------------------------------------------------------------------+ 
Path 724: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.105
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.791
- Arrival Time                  1.621
= Slack Time                   -0.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.230 | 
     | g98687                     | C1 ^ -> Y v | OAI222X1 | 1.021 |   1.621 |    0.791 | 
     | gen_pipe[7].Pipe_Yo_reg[7] | D v         | DFFX4    | 0.000 |   1.621 |    0.791 | 
     +----------------------------------------------------------------------------------+ 
Path 725: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[8].Pipe_Yo_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (v) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.127
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.750
- Arrival Time                  1.569
= Slack Time                   -0.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena v       |          |       |   0.600 |   -0.219 | 
     | g98044                     | A1 v -> Y ^ | OAI222X4 | 0.969 |   1.569 |    0.750 | 
     | gen_pipe[8].Pipe_Yo_reg[1] | D ^         | DFFX4    | 0.000 |   1.569 |    0.750 | 
     +----------------------------------------------------------------------------------+ 
Path 726: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.022
- Setup                         0.089
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.833
- Arrival Time                  1.639
= Slack Time                   -0.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.207 | 
     | g98750                      | C1 ^ -> Y v | OAI222X2 | 1.039 |   1.639 |    0.833 | 
     | gen_pipe[7].Pipe_Xo_reg[18] | D v         | DFFX4    | 0.000 |   1.639 |    0.833 | 
     +-----------------------------------------------------------------------------------+ 
Path 727: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.005
- Setup                         0.106
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.799
- Arrival Time                  1.606
= Slack Time                   -0.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.207 | 
     | g98724                      | C1 ^ -> Y v | OAI222X1 | 1.005 |   1.605 |    0.799 | 
     | gen_pipe[7].Pipe_Xo_reg[13] | D v         | DFFX4    | 0.000 |   1.606 |    0.799 | 
     +-----------------------------------------------------------------------------------+ 
Path 728: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.100
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.796
- Arrival Time                  1.576
= Slack Time                   -0.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.180 | 
     | g98645                     | C1 ^ -> Y v | OAI222X1 | 0.975 |   1.575 |    0.796 | 
     | gen_pipe[6].Pipe_Yo_reg[5] | D v         | DFFX4    | 0.001 |   1.576 |    0.796 | 
     +----------------------------------------------------------------------------------+ 
Path 729: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.802
- Arrival Time                  1.577
= Slack Time                   -0.775
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.175 | 
     | g98654                      | C1 ^ -> Y v | OAI222X1 | 0.977 |   1.577 |    0.802 | 
     | gen_pipe[6].Pipe_Xo_reg[12] | D v         | DFFX4    | 0.000 |   1.577 |    0.802 | 
     +-----------------------------------------------------------------------------------+ 
Path 730: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.572
= Slack Time                   -0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.170 | 
     | g98702                     | C1 ^ -> Y v | OAI222X1 | 0.972 |   1.572 |    0.802 | 
     | gen_pipe[6].Pipe_Yo_reg[2] | D v         | DFFX4    | 0.000 |   1.572 |    0.803 | 
     +----------------------------------------------------------------------------------+ 
Path 731: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.568
= Slack Time                   -0.765
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.165 | 
     | g98653                      | C1 ^ -> Y v | OAI222X1 | 0.968 |   1.568 |    0.803 | 
     | gen_pipe[6].Pipe_Xo_reg[10] | D v         | DFFX4    | 0.000 |   1.568 |    0.803 | 
     +-----------------------------------------------------------------------------------+ 
Path 732: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.800
- Arrival Time                  1.565
= Slack Time                   -0.765
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.165 | 
     | g98660                     | C1 ^ -> Y v | OAI222X1 | 0.965 |   1.565 |    0.800 | 
     | gen_pipe[6].Pipe_Yo_reg[3] | D v         | DFFX4    | 0.000 |   1.565 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 733: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[0]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.427
- Arrival Time                  1.192
= Slack Time                   -0.765
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                            |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+----------+-------+---------+----------| 
     |                            | ena ^ |          |       |   0.600 |   -0.165 | 
     | gen_pipe[4].Pipe_Yo_reg[0] | E ^   | EDFFHQX8 | 0.592 |   1.192 |    0.427 | 
     +----------------------------------------------------------------------------+ 
Path 734: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.102
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.790
- Arrival Time                  1.553
= Slack Time                   -0.764
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.164 | 
     | g98730                     | C1 ^ -> Y v | OAI222X1 | 0.953 |   1.553 |    0.790 | 
     | gen_pipe[6].Pipe_Yo_reg[6] | D v         | DFFX4    | 0.000 |   1.553 |    0.790 | 
     +----------------------------------------------------------------------------------+ 
Path 735: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[13]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.102
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.789
- Arrival Time                  1.553
= Slack Time                   -0.764
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.164 | 
     | g98655                      | C1 ^ -> Y v | OAI222X1 | 0.953 |   1.553 |    0.789 | 
     | gen_pipe[6].Pipe_Xo_reg[13] | D v         | DFFX4    | 0.000 |   1.553 |    0.789 | 
     +-----------------------------------------------------------------------------------+ 
Path 736: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.563
= Slack Time                   -0.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.160 | 
     | g98659                     | C1 ^ -> Y v | OAI222X1 | 0.963 |   1.563 |    0.803 | 
     | gen_pipe[6].Pipe_Yo_reg[0] | D v         | DFFX4    | 0.000 |   1.563 |    0.803 | 
     +----------------------------------------------------------------------------------+ 
Path 737: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.562
= Slack Time                   -0.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.159 | 
     | g98688                      | C1 ^ -> Y v | OAI222X1 | 0.962 |   1.562 |    0.803 | 
     | gen_pipe[6].Pipe_Xo_reg[11] | D v         | DFFX4    | 0.000 |   1.562 |    0.803 | 
     +-----------------------------------------------------------------------------------+ 
Path 738: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.562
= Slack Time                   -0.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.159 | 
     | g98649                     | C1 ^ -> Y v | OAI222X1 | 0.962 |   1.562 |    0.803 | 
     | gen_pipe[6].Pipe_Xo_reg[6] | D v         | DFFX4    | 0.000 |   1.562 |    0.803 | 
     +----------------------------------------------------------------------------------+ 
Path 739: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.003
- Setup                         0.094
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.562
= Slack Time                   -0.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.159 | 
     | g98743                     | C1 ^ -> Y v | OAI222X1 | 0.962 |   1.562 |    0.803 | 
     | gen_pipe[6].Pipe_Yo_reg[4] | D v         | DFFX4    | 0.000 |   1.562 |    0.803 | 
     +----------------------------------------------------------------------------------+ 
Path 740: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[6]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.100
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.794
- Arrival Time                  1.552
= Slack Time                   -0.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.158 | 
     | g98693                     | C1 ^ -> Y v | OAI222X1 | 0.952 |   1.552 |    0.794 | 
     | gen_pipe[7].Pipe_Yo_reg[6] | D v         | DFFX4    | 0.000 |   1.552 |    0.794 | 
     +----------------------------------------------------------------------------------+ 
Path 741: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[7]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.100
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.796
- Arrival Time                  1.546
= Slack Time                   -0.750
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.150 | 
     | g98725                     | C1 ^ -> Y v | OAI222X1 | 0.946 |   1.546 |    0.796 | 
     | gen_pipe[6].Pipe_Yo_reg[7] | D v         | DFFX4    | 0.000 |   1.546 |    0.796 | 
     +----------------------------------------------------------------------------------+ 
Path 742: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[2]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.100
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.796
- Arrival Time                  1.545
= Slack Time                   -0.749
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.149 | 
     | g98752                     | C1 ^ -> Y v | OAI222X1 | 0.945 |   1.545 |    0.796 | 
     | gen_pipe[6].Pipe_Xo_reg[2] | D v         | DFFX4    | 0.000 |   1.545 |    0.796 | 
     +----------------------------------------------------------------------------------+ 
Path 743: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.005
- Setup                         0.099
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.795
- Arrival Time                  1.544
= Slack Time                   -0.748
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.148 | 
     | g98647                     | C1 ^ -> Y v | OAI222X1 | 0.944 |   1.544 |    0.795 | 
     | gen_pipe[6].Pipe_Xo_reg[3] | D v         | DFFX4    | 0.000 |   1.544 |    0.795 | 
     +----------------------------------------------------------------------------------+ 
Path 744: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.100
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.796
- Arrival Time                  1.545
= Slack Time                   -0.748
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.148 | 
     | g98695                     | C1 ^ -> Y v | OAI222X1 | 0.945 |   1.545 |    0.796 | 
     | gen_pipe[6].Pipe_Xo_reg[0] | D v         | DFFX4    | 0.000 |   1.545 |    0.796 | 
     +----------------------------------------------------------------------------------+ 
Path 745: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[9]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.005
- Setup                         0.100
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.796
- Arrival Time                  1.543
= Slack Time                   -0.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.147 | 
     | g98703                     | C1 ^ -> Y v | OAI222X1 | 0.943 |   1.543 |    0.796 | 
     | gen_pipe[6].Pipe_Yo_reg[9] | D v         | DFFX4    | 0.000 |   1.543 |    0.796 | 
     +----------------------------------------------------------------------------------+ 
Path 746: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[10]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.098
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.795
- Arrival Time                  1.533
= Slack Time                   -0.738
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.138 | 
     | g98631                      | C1 ^ -> Y v | OAI222X1 | 0.933 |   1.533 |    0.795 | 
     | gen_pipe[6].Pipe_Yo_reg[10] | D v         | DFFX4    | 0.000 |   1.533 |    0.795 | 
     +-----------------------------------------------------------------------------------+ 
Path 747: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.520
= Slack Time                   -0.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.117 | 
     | g98650                     | C1 ^ -> Y v | OAI222X1 | 0.919 |   1.519 |    0.803 | 
     | gen_pipe[6].Pipe_Xo_reg[7] | D v         | DFFX4    | 0.000 |   1.520 |    0.803 | 
     +----------------------------------------------------------------------------------+ 
Path 748: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.855
- Arrival Time                  1.572
= Slack Time                   -0.716
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.116 | 
     | g98652                     | C1 ^ -> Y v | OAI222X1 | 0.971 |   1.571 |    0.855 | 
     | gen_pipe[6].Pipe_Xo_reg[9] | D v         | DFFX4    | 0.000 |   1.572 |    0.855 | 
     +----------------------------------------------------------------------------------+ 
Path 749: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.844
- Arrival Time                  1.558
= Slack Time                   -0.714
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.114 | 
     | g95261__6260                | C1 ^ -> Y v | OAI222X1 | 0.958 |   1.558 |    0.844 | 
     | gen_pipe[6].Pipe_Zo_reg[10] | D v         | DFFX4    | 0.000 |   1.558 |    0.844 | 
     +-----------------------------------------------------------------------------------+ 
Path 750: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.844
- Arrival Time                  1.556
= Slack Time                   -0.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.112 | 
     | g94981__1881                | C1 ^ -> Y v | OAI222X1 | 0.956 |   1.556 |    0.844 | 
     | gen_pipe[6].Pipe_Zo_reg[11] | D v         | DFFX4    | 0.000 |   1.556 |    0.844 | 
     +-----------------------------------------------------------------------------------+ 
Path 751: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[4]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.797
- Arrival Time                  1.509
= Slack Time                   -0.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.112 | 
     | g98733                     | C1 ^ -> Y v | OAI222X1 | 0.909 |   1.509 |    0.797 | 
     | gen_pipe[6].Pipe_Xo_reg[4] | D v         | DFFX4    | 0.000 |   1.509 |    0.797 | 
     +----------------------------------------------------------------------------------+ 
Path 752: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.844
- Arrival Time                  1.555
= Slack Time                   -0.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.112 | 
     | g94771__1617                | C1 ^ -> Y v | OAI222X1 | 0.955 |   1.555 |    0.844 | 
     | gen_pipe[6].Pipe_Zo_reg[12] | D v         | DFFX4    | 0.000 |   1.555 |    0.844 | 
     +-----------------------------------------------------------------------------------+ 
Path 753: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.855
- Arrival Time                  1.567
= Slack Time                   -0.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.112 | 
     | g98720                     | C1 ^ -> Y v | OAI222X1 | 0.967 |   1.567 |    0.855 | 
     | gen_pipe[6].Pipe_Yo_reg[1] | D v         | DFFX4    | 0.000 |   1.567 |    0.855 | 
     +----------------------------------------------------------------------------------+ 
Path 754: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.845
- Arrival Time                  1.556
= Slack Time                   -0.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.111 | 
     | g96028                     | C1 ^ -> Y v | OAI222X1 | 0.956 |   1.556 |    0.845 | 
     | gen_pipe[6].Pipe_Zo_reg[8] | D v         | DFFX4    | 0.000 |   1.556 |    0.845 | 
     +----------------------------------------------------------------------------------+ 
Path 755: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  1.555
= Slack Time                   -0.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.111 | 
     | g94600__1666                | C1 ^ -> Y v | OAI222X1 | 0.955 |   1.555 |    0.843 | 
     | gen_pipe[6].Pipe_Zo_reg[13] | D v         | DFFX4    | 0.000 |   1.555 |    0.843 | 
     +-----------------------------------------------------------------------------------+ 
Path 756: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.845
- Arrival Time                  1.556
= Slack Time                   -0.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.111 | 
     | g96439                     | C1 ^ -> Y v | OAI222X1 | 0.956 |   1.556 |    0.845 | 
     | gen_pipe[6].Pipe_Zo_reg[7] | D v         | DFFX4    | 0.000 |   1.556 |    0.845 | 
     +----------------------------------------------------------------------------------+ 
Path 757: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.046
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  1.553
= Slack Time                   -0.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.110 | 
     | g94464__8246                | C1 ^ -> Y v | OAI222X1 | 0.953 |   1.553 |    0.843 | 
     | gen_pipe[6].Pipe_Zo_reg[14] | D v         | DFFX4    | 0.000 |   1.553 |    0.843 | 
     +-----------------------------------------------------------------------------------+ 
Path 758: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.845
- Arrival Time                  1.556
= Slack Time                   -0.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.110 | 
     | g98060                     | C1 ^ -> Y v | OAI222X1 | 0.955 |   1.555 |    0.845 | 
     | gen_pipe[6].Pipe_Zo_reg[3] | D v         | DFFX4    | 0.000 |   1.556 |    0.845 | 
     +----------------------------------------------------------------------------------+ 
Path 759: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.845
- Arrival Time                  1.555
= Slack Time                   -0.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.110 | 
     | g97235                     | C1 ^ -> Y v | OAI222X1 | 0.955 |   1.555 |    0.845 | 
     | gen_pipe[6].Pipe_Zo_reg[5] | D v         | DFFX4    | 0.000 |   1.555 |    0.845 | 
     +----------------------------------------------------------------------------------+ 
Path 760: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[13]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[13]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.855
- Arrival Time                  1.565
= Slack Time                   -0.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.109 | 
     | g98700                      | C1 ^ -> Y v | OAI222X1 | 0.965 |   1.565 |    0.855 | 
     | gen_pipe[6].Pipe_Yo_reg[13] | D v         | DFFX4    | 0.000 |   1.565 |    0.855 | 
     +-----------------------------------------------------------------------------------+ 
Path 761: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  1.569
= Slack Time                   -0.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.109 | 
     | g98617                      | C1 ^ -> Y v | OAI222X1 | 0.968 |   1.568 |    0.859 | 
     | gen_pipe[6].Pipe_Yo_reg[16] | D v         | DFFX4    | 0.000 |   1.569 |    0.859 | 
     +-----------------------------------------------------------------------------------+ 
Path 762: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.845
- Arrival Time                  1.553
= Slack Time                   -0.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.109 | 
     | g95637__2883               | C1 ^ -> Y v | OAI222X1 | 0.953 |   1.553 |    0.845 | 
     | gen_pipe[6].Pipe_Zo_reg[9] | D v         | DFFX4    | 0.000 |   1.553 |    0.845 | 
     +----------------------------------------------------------------------------------+ 
Path 763: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.013
- Setup                         0.046
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.841
- Arrival Time                  1.548
= Slack Time                   -0.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.107 | 
     | g98706                     | C1 ^ -> Y v | OAI222X1 | 0.948 |   1.548 |    0.841 | 
     | gen_pipe[7].Pipe_Yo_reg[0] | D v         | DFFX4    | 0.000 |   1.548 |    0.841 | 
     +----------------------------------------------------------------------------------+ 
Path 764: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.852
- Arrival Time                  1.559
= Slack Time                   -0.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.107 | 
     | g98626                      | C1 ^ -> Y v | OAI222X1 | 0.959 |   1.559 |    0.852 | 
     | gen_pipe[6].Pipe_Yo_reg[14] | D v         | DFFX4    | 0.000 |   1.559 |    0.852 | 
     +-----------------------------------------------------------------------------------+ 
Path 765: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  1.556
= Slack Time                   -0.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.107 | 
     | g98734                     | C1 ^ -> Y v | OAI222X1 | 0.955 |   1.555 |    0.848 | 
     | gen_pipe[6].Pipe_Zo_reg[1] | D v         | DFFX2    | 0.000 |   1.556 |    0.848 | 
     +----------------------------------------------------------------------------------+ 
Path 766: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[17]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.096
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.797
- Arrival Time                  1.504
= Slack Time                   -0.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.107 | 
     | g98657                      | C1 ^ -> Y v | OAI222X1 | 0.904 |   1.504 |    0.797 | 
     | gen_pipe[6].Pipe_Xo_reg[17] | D v         | DFFX4    | 0.000 |   1.504 |    0.797 | 
     +-----------------------------------------------------------------------------------+ 
Path 767: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[1]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.013
- Setup                         0.046
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.841
- Arrival Time                  1.548
= Slack Time                   -0.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.107 | 
     | g98707                     | C1 ^ -> Y v | OAI222X1 | 0.947 |   1.548 |    0.841 | 
     | gen_pipe[7].Pipe_Yo_reg[1] | D v         | DFFX4    | 0.000 |   1.548 |    0.841 | 
     +----------------------------------------------------------------------------------+ 
Path 768: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[15]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.847
- Arrival Time                  1.553
= Slack Time                   -0.706
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.106 | 
     | g94380__4319                | C1 ^ -> Y v | OAI222X1 | 0.953 |   1.553 |    0.846 | 
     | gen_pipe[6].Pipe_Zo_reg[15] | D v         | DFFX2    | 0.000 |   1.553 |    0.847 | 
     +-----------------------------------------------------------------------------------+ 
Path 769: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.845
- Arrival Time                  1.551
= Slack Time                   -0.706
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.106 | 
     | g96851                     | C1 ^ -> Y v | OAI222X1 | 0.951 |   1.551 |    0.845 | 
     | gen_pipe[6].Pipe_Zo_reg[6] | D v         | DFFX4    | 0.000 |   1.551 |    0.845 | 
     +----------------------------------------------------------------------------------+ 
Path 770: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  1.554
= Slack Time                   -0.706
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.106 | 
     | g98517                     | C1 ^ -> Y v | OAI222X1 | 0.954 |   1.554 |    0.848 | 
     | gen_pipe[6].Pipe_Zo_reg[2] | D v         | DFFX2    | 0.000 |   1.554 |    0.848 | 
     +----------------------------------------------------------------------------------+ 
Path 771: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.009
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.845
- Arrival Time                  1.551
= Slack Time                   -0.705
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.105 | 
     | g97642                     | C1 ^ -> Y v | OAI222X1 | 0.951 |   1.551 |    0.845 | 
     | gen_pipe[6].Pipe_Zo_reg[4] | D v         | DFFX4    | 0.000 |   1.551 |    0.845 | 
     +----------------------------------------------------------------------------------+ 
Path 772: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[15]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.001
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.859
- Arrival Time                  1.564
= Slack Time                   -0.705
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.105 | 
     | g98740                      | C1 ^ -> Y v | OAI222X1 | 0.964 |   1.564 |    0.859 | 
     | gen_pipe[6].Pipe_Yo_reg[15] | D v         | DFFX4    | 0.000 |   1.564 |    0.859 | 
     +-----------------------------------------------------------------------------------+ 
Path 773: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[12]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.005
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.507
= Slack Time                   -0.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.104 | 
     | g98627                      | C1 ^ -> Y v | OAI222X1 | 0.907 |   1.507 |    0.802 | 
     | gen_pipe[6].Pipe_Yo_reg[12] | D v         | DFFX4    | 0.000 |   1.507 |    0.803 | 
     +-----------------------------------------------------------------------------------+ 
Path 774: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.856
- Arrival Time                  1.556
= Slack Time                   -0.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.100 | 
     | g98613                      | C1 ^ -> Y v | OAI222X1 | 0.956 |   1.556 |    0.856 | 
     | gen_pipe[6].Pipe_Yo_reg[17] | D v         | DFFX4    | 0.000 |   1.556 |    0.856 | 
     +-----------------------------------------------------------------------------------+ 
Path 775: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  1.537
= Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.089 | 
     | g98651                     | C1 ^ -> Y v | OAI222X1 | 0.937 |   1.537 |    0.848 | 
     | gen_pipe[6].Pipe_Xo_reg[8] | D v         | DFFX4    | 0.000 |   1.537 |    0.848 | 
     +----------------------------------------------------------------------------------+ 
Path 776: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[15]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[15]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.799
- Arrival Time                  1.486
= Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.087 | 
     | g98718                      | C1 ^ -> Y v | OAI222X1 | 0.885 |   1.485 |    0.798 | 
     | gen_pipe[6].Pipe_Xo_reg[15] | D v         | DFFX4    | 0.000 |   1.486 |    0.799 | 
     +-----------------------------------------------------------------------------------+ 
Path 777: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[14]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[14]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.799
- Arrival Time                  1.478
= Slack Time                   -0.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.080 | 
     | g98656                      | C1 ^ -> Y v | OAI222X1 | 0.878 |   1.478 |    0.799 | 
     | gen_pipe[6].Pipe_Xo_reg[14] | D v         | DFFX4    | 0.000 |   1.478 |    0.799 | 
     +-----------------------------------------------------------------------------------+ 
Path 778: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[16]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.800
- Arrival Time                  1.464
= Slack Time                   -0.664
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.064 | 
     | g98739                      | C1 ^ -> Y v | OAI222X1 | 0.864 |   1.464 |    0.800 | 
     | gen_pipe[6].Pipe_Xo_reg[16] | D v         | DFFX4    | 0.000 |   1.464 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 779: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[9]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.030
- Setup                         0.095
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.775
- Arrival Time                  1.431
= Slack Time                   -0.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.057 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.633 | 
     | g98723                     | A0 v -> Y ^ | OAI222X1 | 0.142 |   1.431 |    0.774 | 
     | gen_pipe[7].Pipe_Xo_reg[9] | D ^         | DFFX4    | 0.000 |   1.431 |    0.775 | 
     +----------------------------------------------------------------------------------+ 
Path 780: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[11]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.007
- Setup                         0.092
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.801
- Arrival Time                  1.453
= Slack Time                   -0.652
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.052 | 
     | g98634                      | C1 ^ -> Y v | OAI222X1 | 0.853 |   1.453 |    0.801 | 
     | gen_pipe[6].Pipe_Yo_reg[11] | D v         | DFFX4    | 0.000 |   1.453 |    0.801 | 
     +-----------------------------------------------------------------------------------+ 
Path 781: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.088
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.808
- Arrival Time                  1.458
= Slack Time                   -0.650
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.050 | 
     | g98751                      | C1 ^ -> Y v | OAI222X2 | 0.857 |   1.457 |    0.807 | 
     | gen_pipe[6].Pipe_Yo_reg[19] | D v         | DFFX4    | 0.001 |   1.458 |    0.808 | 
     +-----------------------------------------------------------------------------------+ 
Path 782: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[5]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.091
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.803
- Arrival Time                  1.445
= Slack Time                   -0.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.042 | 
     | g98648                     | C1 ^ -> Y v | OAI222X1 | 0.845 |   1.445 |    0.803 | 
     | gen_pipe[6].Pipe_Xo_reg[5] | D v         | DFFX4    | 0.000 |   1.445 |    0.803 | 
     +----------------------------------------------------------------------------------+ 
Path 783: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[2]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.113
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.783
- Arrival Time                  1.421
= Slack Time                   -0.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.039 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.651 | 
     | g98753                     | A0 v -> Y ^ | OAI222X1 | 0.132 |   1.421 |    0.782 | 
     | gen_pipe[7].Pipe_Yo_reg[2] | D ^         | DFFX4    | 0.000 |   1.421 |    0.783 | 
     +----------------------------------------------------------------------------------+ 
Path 784: VIOLATED Setup Check with Pin gen_pipe[2].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[2].Pipe_Zo_reg[7]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.470
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.428
- Arrival Time                  1.065
= Slack Time                   -0.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                            |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+----------+-------+---------+----------| 
     |                            | ena ^ |          |       |   0.600 |   -0.037 | 
     | gen_pipe[2].Pipe_Zo_reg[7] | E ^   | EDFFHQX8 | 0.465 |   1.065 |    0.428 | 
     +----------------------------------------------------------------------------+ 
Path 785: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.113
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.783
- Arrival Time                  1.415
= Slack Time                   -0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.032 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.657 | 
     | g98732                     | A0 v -> Y ^ | OAI222X1 | 0.126 |   1.415 |    0.783 | 
     | gen_pipe[7].Pipe_Yo_reg[3] | D ^         | DFFX4    | 0.000 |   1.415 |    0.783 | 
     +----------------------------------------------------------------------------------+ 
Path 786: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.807
- Arrival Time                  1.438
= Slack Time                   -0.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.032 | 
     | g98742                      | C1 ^ -> Y v | OAI222X2 | 0.838 |   1.438 |    0.807 | 
     | gen_pipe[6].Pipe_Yo_reg[20] | D v         | DFFX4    | 0.000 |   1.438 |    0.807 | 
     +-----------------------------------------------------------------------------------+ 
Path 787: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[4]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.005
- Setup                         0.112
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.782
- Arrival Time                  1.411
= Slack Time                   -0.629
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.029 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.661 | 
     | g98709                     | A0 v -> Y ^ | OAI222X1 | 0.121 |   1.411 |    0.782 | 
     | gen_pipe[7].Pipe_Yo_reg[4] | D ^         | DFFX4    | 0.000 |   1.411 |    0.782 | 
     +----------------------------------------------------------------------------------+ 
Path 788: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[5]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.114
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.780
- Arrival Time                  1.408
= Slack Time                   -0.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.028 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.661 | 
     | g98710                     | A0 v -> Y ^ | OAI222X1 | 0.118 |   1.408 |    0.780 | 
     | gen_pipe[7].Pipe_Yo_reg[5] | D ^         | DFFX4    | 0.000 |   1.408 |    0.780 | 
     +----------------------------------------------------------------------------------+ 
Path 789: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[12]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.006
- Setup                         0.108
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.786
- Arrival Time                  1.408
= Slack Time                   -0.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.023 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.667 | 
     | g98698                      | A0 v -> Y ^ | OAI222X1 | 0.119 |   1.408 |    0.786 | 
     | gen_pipe[7].Pipe_Xo_reg[12] | D ^         | DFFX4    | 0.000 |   1.408 |    0.786 | 
     +-----------------------------------------------------------------------------------+ 
Path 790: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[7]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.023
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.805
- Arrival Time                  1.427
= Slack Time                   -0.622
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.022 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.668 | 
     | g98691                     | A0 v -> Y ^ | OAI222X1 | 0.137 |   1.427 |    0.805 | 
     | gen_pipe[7].Pipe_Xo_reg[7] | D ^         | DFFX4    | 0.000 |   1.427 |    0.805 | 
     +----------------------------------------------------------------------------------+ 
Path 791: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[14]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.808
- Arrival Time                  1.430
= Slack Time                   -0.622
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.022 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.668 | 
     | g98684                      | A0 v -> Y ^ | OAI222X1 | 0.140 |   1.429 |    0.808 | 
     | gen_pipe[7].Pipe_Yo_reg[14] | D ^         | DFFX4    | 0.000 |   1.430 |    0.808 | 
     +-----------------------------------------------------------------------------------+ 
Path 792: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[8]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.030
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.798
- Arrival Time                  1.420
= Slack Time                   -0.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.021 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.668 | 
     | g98741                     | A0 v -> Y ^ | OAI222X1 | 0.130 |   1.420 |    0.798 | 
     | gen_pipe[7].Pipe_Xo_reg[8] | D ^         | DFFX4    | 0.000 |   1.420 |    0.798 | 
     +----------------------------------------------------------------------------------+ 
Path 793: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[6]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.024
- Setup                         0.075
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.801
- Arrival Time                  1.422
= Slack Time                   -0.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.021 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.669 | 
     | g98694                     | A0 v -> Y ^ | OAI222X1 | 0.132 |   1.422 |    0.801 | 
     | gen_pipe[7].Pipe_Xo_reg[6] | D ^         | DFFX4    | 0.000 |   1.422 |    0.801 | 
     +----------------------------------------------------------------------------------+ 
Path 794: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[10]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.100
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.796
- Arrival Time                  1.414
= Slack Time                   -0.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.018 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.672 | 
     | g98744                      | A0 v -> Y ^ | OAI222X1 | 0.124 |   1.414 |    0.796 | 
     | gen_pipe[7].Pipe_Xo_reg[10] | D ^         | DFFX4    | 0.000 |   1.414 |    0.796 | 
     +-----------------------------------------------------------------------------------+ 
Path 795: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Xo_reg[11]/CK 
Endpoint:   gen_pipe[7].Pipe_Xo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.103
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  1.409
= Slack Time                   -0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.017 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.673 | 
     | g98697                      | A0 v -> Y ^ | OAI222X1 | 0.120 |   1.409 |    0.793 | 
     | gen_pipe[7].Pipe_Xo_reg[11] | D ^         | DFFX4    | 0.000 |   1.409 |    0.793 | 
     +-----------------------------------------------------------------------------------+ 
Path 796: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[16]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.028
- Setup                         0.066
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.805
- Arrival Time                  1.418
= Slack Time                   -0.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.012 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.677 | 
     | g98712                      | A0 v -> Y ^ | OAI222X1 | 0.128 |   1.418 |    0.805 | 
     | gen_pipe[7].Pipe_Yo_reg[16] | D ^         | DFFX4    | 0.000 |   1.418 |    0.805 | 
     +-----------------------------------------------------------------------------------+ 
Path 797: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[15]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.064
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.817
- Arrival Time                  1.429
= Slack Time                   -0.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.012 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.677 | 
     | g98735                      | A0 v -> Y ^ | OAI222X1 | 0.139 |   1.429 |    0.817 | 
     | gen_pipe[7].Pipe_Yo_reg[15] | D ^         | DFFX4    | 0.000 |   1.429 |    0.817 | 
     +-----------------------------------------------------------------------------------+ 
Path 798: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.847
- Arrival Time                  1.455
= Slack Time                   -0.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.008 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.682 | 
     | g98059                     | A1 v -> Y ^ | OAI222X1 | 0.165 |   1.455 |    0.847 | 
     | gen_pipe[7].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   1.455 |    0.847 | 
     +----------------------------------------------------------------------------------+ 
Path 799: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.847
- Arrival Time                  1.454
= Slack Time                   -0.607
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |   -0.007 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.683 | 
     | g98516                     | A1 v -> Y ^ | OAI222X1 | 0.164 |   1.454 |    0.847 | 
     | gen_pipe[7].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   1.454 |    0.847 | 
     +----------------------------------------------------------------------------------+ 
Path 800: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[17]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.025
- Setup                         0.066
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.810
- Arrival Time                  1.414
= Slack Time                   -0.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.005 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.685 | 
     | g98748                      | B0 v -> Y ^ | OAI222X1 | 0.125 |   1.414 |    0.810 | 
     | gen_pipe[7].Pipe_Yo_reg[17] | D ^         | DFFX4    | 0.000 |   1.414 |    0.810 | 
     +-----------------------------------------------------------------------------------+ 
Path 801: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[19]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.030
- Setup                         0.077
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.793
- Arrival Time                  1.395
= Slack Time                   -0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.002 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.687 | 
     | g98731                      | B0 v -> Y ^ | OAI222X2 | 0.105 |   1.395 |    0.793 | 
     | gen_pipe[7].Pipe_Yo_reg[19] | D ^         | DFFX4    | 0.000 |   1.395 |    0.793 | 
     +-----------------------------------------------------------------------------------+ 
Path 802: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[18]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.102
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.794
- Arrival Time                  1.396
= Slack Time                   -0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.002 | 
     | g104181                     | AN ^ -> Y ^ | NOR2BX4  | 0.658 |   1.258 |    0.656 | 
     | FE_DBTC10_n_13              | A ^ -> Y v  | CLKINVX6 | 0.075 |   1.333 |    0.732 | 
     | g98719                      | A0 v -> Y ^ | OAI222X2 | 0.062 |   1.396 |    0.794 | 
     | gen_pipe[6].Pipe_Xo_reg[18] | D ^         | DFFX4    | 0.000 |   1.396 |    0.794 | 
     +-----------------------------------------------------------------------------------+ 
Path 803: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[19]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.102
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.794
- Arrival Time                  1.395
= Slack Time                   -0.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |   -0.001 | 
     | g104181                     | AN ^ -> Y ^ | NOR2BX4  | 0.658 |   1.258 |    0.658 | 
     | FE_DBTC10_n_13              | A ^ -> Y v  | CLKINVX6 | 0.075 |   1.333 |    0.733 | 
     | g98658                      | A0 v -> Y ^ | OAI222X2 | 0.061 |   1.394 |    0.794 | 
     | gen_pipe[6].Pipe_Xo_reg[19] | D ^         | DFFX4    | 0.000 |   1.395 |    0.794 | 
     +-----------------------------------------------------------------------------------+ 
Path 804: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Xo_reg[20]/CK 
Endpoint:   gen_pipe[6].Pipe_Xo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.004
- Setup                         0.103
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.794
- Arrival Time                  1.394
= Slack Time                   -0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.000 | 
     | g104181                     | AN ^ -> Y ^ | NOR2BX4  | 0.658 |   1.258 |    0.658 | 
     | FE_DBTC10_n_13              | A ^ -> Y v  | CLKINVX6 | 0.075 |   1.333 |    0.733 | 
     | g98721                      | A0 v -> Y ^ | OAI222X2 | 0.060 |   1.394 |    0.794 | 
     | gen_pipe[6].Pipe_Xo_reg[20] | D ^         | DFFX4    | 0.000 |   1.394 |    0.794 | 
     +-----------------------------------------------------------------------------------+ 
Path 805: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.030
- Setup                         0.073
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.797
- Arrival Time                  1.396
= Slack Time                   -0.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.001 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.691 | 
     | g98713                      | B0 v -> Y ^ | OAI222X2 | 0.106 |   1.395 |    0.797 | 
     | gen_pipe[7].Pipe_Yo_reg[18] | D ^         | DFFX4    | 0.000 |   1.396 |    0.797 | 
     +-----------------------------------------------------------------------------------+ 
Path 806: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.024
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.864
- Arrival Time                  1.454
= Slack Time                   -0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     |                            | ena ^        |           |       |   0.600 |    0.010 | 
     | g101339                    | B ^ -> Y v   | NAND2X8   | 0.689 |   1.289 |    0.699 | 
     | g98947                     | A1N v -> Y v | AOI2BB2X2 | 0.129 |   1.418 |    0.828 | 
     | g98312                     | B1 v -> Y ^  | OAI222X1  | 0.036 |   1.454 |    0.864 | 
     | gen_pipe[7].Pipe_Zo_reg[5] | D ^          | DFFX4     | 0.000 |   1.454 |    0.864 | 
     +------------------------------------------------------------------------------------+ 
Path 807: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[6].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.013
- Setup                         0.062
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.825
- Arrival Time                  1.413
= Slack Time                   -0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |    0.013 | 
     | g104181                     | AN ^ -> Y ^  | NOR2BX4   | 0.658 |   1.258 |    0.671 | 
     | FE_DBTC10_n_13              | A ^ -> Y v   | CLKINVX6  | 0.075 |   1.333 |    0.746 | 
     | g94293__2802                | A0N v -> Y v | AOI2BB1X1 | 0.061 |   1.395 |    0.807 | 
     | g94274__2346                | C0 v -> Y ^  | OAI221X1  | 0.018 |   1.412 |    0.825 | 
     | gen_pipe[6].Pipe_Zo_reg[19] | D ^          | DFFX2     | 0.000 |   1.413 |    0.825 | 
     +-------------------------------------------------------------------------------------+ 
Path 808: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[4]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.466
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.445
- Arrival Time                  1.028
= Slack Time                   -0.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |    0.017 | 
     | gen_pipe[3].Pipe_Zo_reg[4] | E ^   | EDFFX4 | 0.428 |   1.028 |    0.445 | 
     +--------------------------------------------------------------------------+ 
Path 809: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[16]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.850
- Arrival Time                  1.424
= Slack Time                   -0.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.026 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.716 | 
     | g94777__6131                | A0 v -> Y ^ | OAI222X1 | 0.134 |   1.424 |    0.850 | 
     | gen_pipe[7].Pipe_Zo_reg[16] | D ^         | DFFX2    | 0.000 |   1.424 |    0.850 | 
     +-----------------------------------------------------------------------------------+ 
Path 810: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.850
- Arrival Time                  1.423
= Slack Time                   -0.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.027 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.717 | 
     | g94409__6161                | A0 v -> Y ^ | OAI222X1 | 0.133 |   1.423 |    0.850 | 
     | gen_pipe[7].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   1.423 |    0.850 | 
     +-----------------------------------------------------------------------------------+ 
Path 811: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.850
- Arrival Time                  1.420
= Slack Time                   -0.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.030 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.720 | 
     | g97239                     | A0 v -> Y ^ | OAI222X1 | 0.130 |   1.420 |    0.850 | 
     | gen_pipe[7].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   1.420 |    0.850 | 
     +----------------------------------------------------------------------------------+ 
Path 812: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.850
- Arrival Time                  1.420
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.031 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.720 | 
     | g96046                      | A0 v -> Y ^ | OAI222X1 | 0.130 |   1.420 |    0.850 | 
     | gen_pipe[7].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   1.420 |    0.850 | 
     +-----------------------------------------------------------------------------------+ 
Path 813: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.851
- Arrival Time                  1.420
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.031 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.720 | 
     | g95267__1617                | A0 v -> Y ^ | OAI222X1 | 0.130 |   1.420 |    0.851 | 
     | gen_pipe[7].Pipe_Zo_reg[14] | D ^         | DFFX4    | 0.000 |   1.420 |    0.851 | 
     +-----------------------------------------------------------------------------------+ 
Path 814: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.850
- Arrival Time                  1.419
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.031 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.721 | 
     | g96859                      | A0 v -> Y ^ | OAI222X1 | 0.130 |   1.419 |    0.850 | 
     | gen_pipe[7].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   1.419 |    0.850 | 
     +-----------------------------------------------------------------------------------+ 
Path 815: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.850
- Arrival Time                  1.419
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.031 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.721 | 
     | g96444                      | A0 v -> Y ^ | OAI222X1 | 0.130 |   1.419 |    0.850 | 
     | gen_pipe[7].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   1.419 |    0.850 | 
     +-----------------------------------------------------------------------------------+ 
Path 816: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.011
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.850
- Arrival Time                  1.419
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.031 | 
     | g101339                    | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.721 | 
     | g97655                     | A0 v -> Y ^ | OAI222X1 | 0.130 |   1.419 |    0.850 | 
     | gen_pipe[7].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   1.419 |    0.850 | 
     +----------------------------------------------------------------------------------+ 
Path 817: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.851
- Arrival Time                  1.419
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.031 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.721 | 
     | g95618__4319                | A0 v -> Y ^ | OAI222X1 | 0.130 |   1.419 |    0.851 | 
     | gen_pipe[7].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   1.419 |    0.851 | 
     +-----------------------------------------------------------------------------------+ 
Path 818: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[17]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.851
- Arrival Time                  1.419
= Slack Time                   -0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.032 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.721 | 
     | g94604__2398                | A0 v -> Y ^ | OAI222X1 | 0.129 |   1.419 |    0.851 | 
     | gen_pipe[7].Pipe_Zo_reg[17] | D ^         | DFFX4    | 0.000 |   1.419 |    0.851 | 
     +-----------------------------------------------------------------------------------+ 
Path 819: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.851
- Arrival Time                  1.419
= Slack Time                   -0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.032 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.722 | 
     | g94984__4733                | A0 v -> Y ^ | OAI222X1 | 0.129 |   1.419 |    0.851 | 
     | gen_pipe[7].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   1.419 |    0.851 | 
     +-----------------------------------------------------------------------------------+ 
Path 820: VIOLATED Setup Check with Pin gen_pipe[6].Pipe_Yo_reg[18]/CK 
Endpoint:   gen_pipe[6].Pipe_Yo_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.009
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.872
- Arrival Time                  1.439
= Slack Time                   -0.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.033 | 
     | g98608                      | C1 ^ -> Y v | OAI222X2 | 0.838 |   1.438 |    0.872 | 
     | gen_pipe[6].Pipe_Yo_reg[18] | D v         | DFFX4    | 0.000 |   1.439 |    0.872 | 
     +-----------------------------------------------------------------------------------+ 
Path 821: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.039
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.851
- Arrival Time                  1.418
= Slack Time                   -0.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.033 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.723 | 
     | g94478__6417                | A0 v -> Y ^ | OAI222X1 | 0.128 |   1.418 |    0.851 | 
     | gen_pipe[7].Pipe_Zo_reg[18] | D ^         | DFFX2    | 0.000 |   1.418 |    0.851 | 
     +-----------------------------------------------------------------------------------+ 
Path 822: VIOLATED Setup Check with Pin gen_pipe[7].Pipe_Yo_reg[20]/CK 
Endpoint:   gen_pipe[7].Pipe_Yo_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.010
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.845
- Arrival Time                  1.400
= Slack Time                   -0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.045 | 
     | g101339                     | B ^ -> Y v  | NAND2X8  | 0.689 |   1.289 |    0.735 | 
     | g98714                      | B0 v -> Y ^ | OAI222X2 | 0.110 |   1.399 |    0.845 | 
     | gen_pipe[7].Pipe_Yo_reg[20] | D ^         | DFFX2    | 0.000 |   1.400 |    0.845 | 
     +-----------------------------------------------------------------------------------+ 
Path 823: VIOLATED Setup Check with Pin gen_pipe[3].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[3].Pipe_Zo_reg[3]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.460
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.419
- Arrival Time                  0.891
= Slack Time                   -0.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |    0.128 | 
     | gen_pipe[3].Pipe_Zo_reg[3] | E ^   | EDFFX4 | 0.291 |   0.891 |    0.419 | 
     +--------------------------------------------------------------------------+ 
Path 824: VIOLATED Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[4].Pipe_Xo_reg[0]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.002
- Setup                         0.484
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.414
- Arrival Time                  0.845
= Slack Time                   -0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                            |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+----------+-------+---------+----------| 
     |                            | ena ^ |          |       |   0.600 |    0.169 | 
     | gen_pipe[4].Pipe_Xo_reg[0] | E ^   | EDFFHQX8 | 0.245 |   0.845 |    0.414 | 
     +----------------------------------------------------------------------------+ 
Path 825: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  1.091
= Slack Time                   -0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.357 | 
     | g101343                    | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.726 | 
     | g98519                     | A1 v -> Y ^ | OAI222X1 | 0.123 |   1.091 |    0.848 | 
     | gen_pipe[8].Pipe_Zo_reg[3] | D ^         | DFFX4    | 0.000 |   1.091 |    0.848 | 
     +----------------------------------------------------------------------------------+ 
Path 826: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[7]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  1.089
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.359 | 
     | g101343                    | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.727 | 
     | g96970                     | A1 v -> Y ^ | OAI222X1 | 0.120 |   1.089 |    0.848 | 
     | gen_pipe[8].Pipe_Zo_reg[7] | D ^         | DFFX4    | 0.000 |   1.089 |    0.848 | 
     +----------------------------------------------------------------------------------+ 
Path 827: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[5]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  1.089
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.359 | 
     | g101343                    | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.727 | 
     | g97778                     | A1 v -> Y ^ | OAI222X1 | 0.121 |   1.089 |    0.848 | 
     | gen_pipe[8].Pipe_Zo_reg[5] | D ^         | DFFX4    | 0.000 |   1.089 |    0.848 | 
     +----------------------------------------------------------------------------------+ 
Path 828: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[6]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.015
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  1.089
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.359 | 
     | g101343                    | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.727 | 
     | g97392                     | A1 v -> Y ^ | OAI222X1 | 0.120 |   1.089 |    0.848 | 
     | gen_pipe[8].Pipe_Zo_reg[6] | D ^         | DFFX4    | 0.000 |   1.089 |    0.848 | 
     +----------------------------------------------------------------------------------+ 
Path 829: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[8]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.848
- Arrival Time                  1.088
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.360 | 
     | g101343                    | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.728 | 
     | g96603                     | A1 v -> Y ^ | OAI222X1 | 0.119 |   1.088 |    0.848 | 
     | gen_pipe[8].Pipe_Zo_reg[8] | D ^         | DFFX4    | 0.000 |   1.088 |    0.848 | 
     +----------------------------------------------------------------------------------+ 
Path 830: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[18]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.046
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.832
- Arrival Time                  1.072
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                             |              |           |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+---------+----------| 
     |                             | ena ^        |           |       |   0.600 |    0.360 | 
     | g101343                     | B ^ -> Y v   | NAND2X8   | 0.368 |   0.968 |    0.728 | 
     | g94291__3680                | A0N v -> Y v | AOI2BB2X1 | 0.083 |   1.051 |    0.811 | 
     | g94282__5477                | C0 v -> Y ^  | OAI221X1  | 0.021 |   1.072 |    0.832 | 
     | gen_pipe[8].Pipe_Zo_reg[18] | D ^          | DFFX2     | 0.000 |   1.072 |    0.832 | 
     +-------------------------------------------------------------------------------------+ 
Path 831: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[4]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.014
- Setup                         0.037
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.849
- Arrival Time                  1.089
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.360 | 
     | g101343                    | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.728 | 
     | g98189                     | A1 v -> Y ^ | OAI222X1 | 0.121 |   1.089 |    0.849 | 
     | gen_pipe[8].Pipe_Zo_reg[4] | D ^         | DFFX4    | 0.000 |   1.089 |    0.849 | 
     +----------------------------------------------------------------------------------+ 
Path 832: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[15]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.019
- Setup                         0.045
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.836
- Arrival Time                  1.066
= Slack Time                   -0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.370 | 
     | g101343                     | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.739 | 
     | g94521__4733                | A0 v -> Y ^ | OAI222X1 | 0.098 |   1.066 |    0.836 | 
     | gen_pipe[8].Pipe_Zo_reg[15] | D ^         | DFFX2    | 0.000 |   1.066 |    0.836 | 
     +-----------------------------------------------------------------------------------+ 
Path 833: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[14]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.046
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.837
- Arrival Time                  1.066
= Slack Time                   -0.229
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.371 | 
     | g101343                     | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.739 | 
     | g94661__6260                | A0 v -> Y ^ | OAI222X1 | 0.098 |   1.066 |    0.837 | 
     | gen_pipe[8].Pipe_Zo_reg[14] | D ^         | DFFX4    | 0.000 |   1.066 |    0.837 | 
     +-----------------------------------------------------------------------------------+ 
Path 834: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[13]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.017
- Setup                         0.043
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.840
- Arrival Time                  1.066
= Slack Time                   -0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.374 | 
     | g101343                     | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.742 | 
     | g94841__7410                | A0 v -> Y ^ | OAI222X1 | 0.098 |   1.066 |    0.840 | 
     | gen_pipe[8].Pipe_Zo_reg[13] | D ^         | DFFX4    | 0.000 |   1.066 |    0.840 | 
     +-----------------------------------------------------------------------------------+ 
Path 835: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[12]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.842
- Arrival Time                  1.066
= Slack Time                   -0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.376 | 
     | g101343                     | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.744 | 
     | g95072__8428                | A0 v -> Y ^ | OAI222X1 | 0.098 |   1.066 |    0.842 | 
     | gen_pipe[8].Pipe_Zo_reg[12] | D ^         | DFFX4    | 0.000 |   1.066 |    0.842 | 
     +-----------------------------------------------------------------------------------+ 
Path 836: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[11]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  1.066
= Slack Time                   -0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.377 | 
     | g101343                     | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.745 | 
     | g95393__7098                | A0 v -> Y ^ | OAI222X1 | 0.098 |   1.066 |    0.843 | 
     | gen_pipe[8].Pipe_Zo_reg[11] | D ^         | DFFX4    | 0.000 |   1.066 |    0.843 | 
     +-----------------------------------------------------------------------------------+ 
Path 837: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[10]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.843
- Arrival Time                  1.066
= Slack Time                   -0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.377 | 
     | g101343                     | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.746 | 
     | g95781__5115                | A0 v -> Y ^ | OAI222X1 | 0.098 |   1.066 |    0.843 | 
     | gen_pipe[8].Pipe_Zo_reg[10] | D ^         | DFFX4    | 0.000 |   1.066 |    0.843 | 
     +-----------------------------------------------------------------------------------+ 
Path 838: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[9]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.016
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.844
- Arrival Time                  1.066
= Slack Time                   -0.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                            |             |          |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+---------+----------| 
     |                            | ena ^       |          |       |   0.600 |    0.378 | 
     | g101343                    | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.746 | 
     | g96163                     | A0 v -> Y ^ | OAI222X1 | 0.098 |   1.066 |    0.844 | 
     | gen_pipe[8].Pipe_Zo_reg[9] | D ^         | DFFX4    | 0.000 |   1.066 |    0.844 | 
     +----------------------------------------------------------------------------------+ 
Path 839: VIOLATED Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[19]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: ena                           (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.031
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.849
- Arrival Time                  1.056
= Slack Time                   -0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                             |             |          |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+---------+----------| 
     |                             | ena ^       |          |       |   0.600 |    0.393 | 
     | g101343                     | B ^ -> Y v  | NAND2X8  | 0.368 |   0.968 |    0.761 | 
     | g94270__9945                | A0 v -> Y ^ | OAI211X1 | 0.088 |   1.056 |    0.848 | 
     | gen_pipe[8].Pipe_Zo_reg[19] | D ^         | DFFX2    | 0.000 |   1.056 |    0.849 | 
     +-----------------------------------------------------------------------------------+ 
Path 840: MET Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[1]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.013
- Setup                         0.067
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.820
- Arrival Time                  0.603
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |    0.817 | 
     | gen_pipe[8].Pipe_Zo_reg[1] | E ^   | EDFFX4 | 0.003 |   0.603 |    0.820 | 
     +--------------------------------------------------------------------------+ 
Path 841: MET Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[2]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.047
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.841
- Arrival Time                  0.601
= Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell  | Delay | Arrival | Required | 
     |                            |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+--------+-------+---------+----------| 
     |                            | ena ^ |        |       |   0.600 |    0.840 | 
     | gen_pipe[7].Pipe_Zo_reg[2] | E ^   | EDFFX4 | 0.001 |   0.601 |    0.841 | 
     +--------------------------------------------------------------------------+ 
Path 842: MET Setup Check with Pin gen_pipe[8].Pipe_Zo_reg[2]/CK 
Endpoint:   gen_pipe[8].Pipe_Zo_reg[2]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.013
- Setup                         0.043
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.844
- Arrival Time                  0.602
= Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                            |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+----------+-------+---------+----------| 
     |                            | ena ^ |          |       |   0.600 |    0.843 | 
     | gen_pipe[8].Pipe_Zo_reg[2] | E ^   | EDFFHQX8 | 0.002 |   0.602 |    0.844 | 
     +----------------------------------------------------------------------------+ 
Path 843: MET Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[3]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[3]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.847
- Arrival Time                  0.602
= Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                            |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+----------+-------+---------+----------| 
     |                            | ena ^ |          |       |   0.600 |    0.845 | 
     | gen_pipe[7].Pipe_Zo_reg[3] | E ^   | EDFFHQX8 | 0.002 |   0.602 |    0.847 | 
     +----------------------------------------------------------------------------+ 
Path 844: MET Setup Check with Pin gen_pipe[7].Pipe_Zo_reg[1]/CK 
Endpoint:   gen_pipe[7].Pipe_Zo_reg[1]/E (^) checked with  leading edge of 'clk'
Beginpoint: ena                          (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.012
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.847
- Arrival Time                  0.601
= Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell   | Delay | Arrival | Required | 
     |                            |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+----------+-------+---------+----------| 
     |                            | ena ^ |          |       |   0.600 |    0.846 | 
     | gen_pipe[7].Pipe_Zo_reg[1] | E ^   | EDFFHQX4 | 0.001 |   0.601 |    0.847 | 
     +----------------------------------------------------------------------------+ 
Path 845: MET Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[3]/CK 
Endpoint:   gen_pipe[1].Pipe_Xo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Yi[0]                        (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.010
- Setup                         0.049
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.861
- Arrival Time                  0.602
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |   Arc   |  Cell  | Delay | Arrival | Required | 
     |                            |         |        |       |  Time   |   Time   | 
     |----------------------------+---------+--------+-------+---------+----------| 
     |                            | Yi[0] ^ |        |       |   0.600 |    0.859 | 
     | gen_pipe[1].Pipe_Xo_reg[3] | D ^     | EDFFX4 | 0.002 |   0.602 |    0.861 | 
     +----------------------------------------------------------------------------+ 
Path 846: MET Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[3]/CK 
Endpoint:   gen_pipe[1].Pipe_Yo_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Xi[0]                        (^) triggered by  leading edge of 
'VCLK'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.011
- Setup                         0.049
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.862
- Arrival Time                  0.602
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------+ 
     |          Instance          |   Arc   |  Cell  | Delay | Arrival | Required | 
     |                            |         |        |       |  Time   |   Time   | 
     |----------------------------+---------+--------+-------+---------+----------| 
     |                            | Xi[0] ^ |        |       |   0.600 |    0.859 | 
     | gen_pipe[1].Pipe_Yo_reg[3] | D ^     | EDFFX4 | 0.002 |   0.602 |    0.862 | 
     +----------------------------------------------------------------------------+ 
Path 847: MET Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[9].Pipe_Xo_reg[0]/D0 (^) checked with  leading edge of 
'clk'
Beginpoint: gen_pipe[8].Pipe_Yo_reg[9]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.021
- Setup                         0.048
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.831
- Arrival Time                  0.200
= Slack Time                    0.631
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.022
     = Beginpoint Arrival Time       0.022
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | gen_pipe[8].Pipe_Yo_reg[9] | CK ^         |           |       |   0.022 |    0.654 | 
     | gen_pipe[8].Pipe_Yo_reg[9] | CK ^ -> QN v | DFFX4     | 0.115 |   0.137 |    0.768 | 
     | g101336                    | B v -> Y ^   | NOR2X4    | 0.020 |   0.157 |    0.789 | 
     | g98768                     | A ^ -> Y v   | CLKINVX4  | 0.014 |   0.172 |    0.803 | 
     | g99454                     | B0 v -> Y ^  | OAI2BB1X1 | 0.027 |   0.199 |    0.830 | 
     | gen_pipe[9].Pipe_Xo_reg[0] | D0 ^         | MDFFHQX4  | 0.001 |   0.200 |    0.831 | 
     +------------------------------------------------------------------------------------+ 
Path 848: MET Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[4].Pipe_Yo_reg[0]/D  (v) checked with  leading edge of 
'clk'
Beginpoint: gen_pipe[3].Pipe_Xo_reg[4]/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.004
- Setup                         0.051
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.853
- Arrival Time                  0.207
= Slack Time                    0.646
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.006
     = Beginpoint Arrival Time       0.006
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | gen_pipe[3].Pipe_Xo_reg[4] | CK ^         |           |       |   0.006 |    0.652 | 
     | gen_pipe[3].Pipe_Xo_reg[4] | CK ^ -> QN ^ | DFFX4     | 0.113 |   0.119 |    0.765 | 
     | g101327                    | B ^ -> Y v   | NOR2X4    | 0.015 |   0.134 |    0.780 | 
     | g98781                     | A v -> Y ^   | CLKINVX4  | 0.013 |   0.147 |    0.793 | 
     | g99466                     | B0 ^ -> Y v  | OAI2BB1XL | 0.060 |   0.206 |    0.852 | 
     | gen_pipe[4].Pipe_Yo_reg[0] | D v          | EDFFHQX8  | 0.001 |   0.207 |    0.853 | 
     +------------------------------------------------------------------------------------+ 
Path 849: MET Setup Check with Pin gen_pipe[12].Pipe_Xo_reg[0]/CK 
Endpoint:   gen_pipe[12].Pipe_Xo_reg[0]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: gen_pipe[11].Pipe_Xo_reg[0]/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time         -0.008
- Setup                         0.052
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.840
- Arrival Time                  0.185
= Slack Time                    0.655
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.011
     = Beginpoint Arrival Time       -0.011
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | gen_pipe[11].Pipe_Xo_reg[0] | CK ^         |          |       |  -0.011 |    0.645 | 
     | gen_pipe[11].Pipe_Xo_reg[0] | CK ^ -> QN ^ | EDFFX4   | 0.116 |   0.105 |    0.761 | 
     | g98802                      | B ^ -> S v   | ADDHX4   | 0.061 |   0.167 |    0.822 | 
     | g98760                      | A v -> Y ^   | CLKINVX1 | 0.018 |   0.185 |    0.840 | 
     | gen_pipe[12].Pipe_Xo_reg[0] | D ^          | EDFFX4   | 0.000 |   0.185 |    0.840 | 
     +------------------------------------------------------------------------------------+ 
Path 850: MET Setup Check with Pin gen_pipe[13].Pipe_Yo_reg[0]/CK 
Endpoint:   gen_pipe[13].Pipe_Yo_reg[0]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: gen_pipe[12].Pipe_Yo_reg[0]/QN (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: best
Other End Arrival Time          0.018
- Setup                         0.052
+ Phase Shift                   1.000
- Uncertainty                   0.100
= Required Time                 0.866
- Arrival Time                  0.206
= Slack Time                    0.660
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.019
     = Beginpoint Arrival Time       0.019
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | gen_pipe[12].Pipe_Yo_reg[0] | CK ^         |          |       |   0.019 |    0.680 | 
     | gen_pipe[12].Pipe_Yo_reg[0] | CK ^ -> QN ^ | EDFFX4   | 0.112 |   0.131 |    0.792 | 
     | g98805                      | B ^ -> S v   | ADDHX4   | 0.060 |   0.191 |    0.851 | 
     | g98770                      | A v -> Y ^   | CLKINVX1 | 0.015 |   0.205 |    0.866 | 
     | gen_pipe[13].Pipe_Yo_reg[0] | D ^          | EDFFX4   | 0.000 |   0.206 |    0.866 | 
     +------------------------------------------------------------------------------------+ 

