
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={3,imm}                                Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={3,imm}                               IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlGPR=0                                              Premise(F33)
	S50= CtrlIR_EX=0                                            Premise(F34)
	S51= CtrlIR_MEM=0                                           Premise(F35)
	S52= CtrlIR_DMMU1=0                                         Premise(F36)
	S53= CtrlIR_WB=0                                            Premise(F37)
	S54= CtrlIR_DMMU2=0                                         Premise(F38)

IF(IMMU)	S55= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S56= PC.Out=addr                                            PC-Out(S39)
	S57= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S58= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S59= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S60= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F39)
	S61= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F40)
	S62= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F41)
	S63= IAddrReg.Out=>IMem.RAddr                               Premise(F42)
	S64= IMem.RAddr={pid,addr}                                  Path(S57,S63)
	S65= IMem.Out={3,imm}                                       IMem-Read(S64,S47)
	S66= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S64,S47)
	S67= IMem.Out=>IRMux.MemData                                Premise(F43)
	S68= IRMux.MemData={3,imm}                                  Path(S65,S67)
	S69= IRMux.Out={3,imm}                                      IRMux-Select2(S68)
	S70= ICacheReg.Out=>IRMux.CacheData                         Premise(F44)
	S71= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F45)
	S72= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F46)
	S73= IRMux.Out=>IR_ID.In                                    Premise(F47)
	S74= IR_ID.In={3,imm}                                       Path(S69,S73)
	S75= IMem.MEM8WordOut=>ICache.WData                         Premise(F48)
	S76= ICache.WData=IMemGet8Word({pid,addr})                  Path(S66,S75)
	S77= PC.Out=>ICache.IEA                                     Premise(F49)
	S78= ICache.IEA=addr                                        Path(S56,S77)
	S79= ICache.Hit=ICacheHit(addr)                             ICache-Search(S78)
	S80= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F50)
	S81= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F51)
	S82= CtrlASIDIn=0                                           Premise(F52)
	S83= CtrlCP0=0                                              Premise(F53)
	S84= CP0[ASID]=pid                                          CP0-Hold(S33,S83)
	S85= CtrlEPCIn=0                                            Premise(F54)
	S86= CtrlExCodeIn=0                                         Premise(F55)
	S87= CtrlIMMU=0                                             Premise(F56)
	S88= CtrlPC=0                                               Premise(F57)
	S89= CtrlPCInc=1                                            Premise(F58)
	S90= PC[Out]=addr+4                                         PC-Inc(S39,S88,S89)
	S91= PC[CIA]=addr                                           PC-Inc(S39,S88,S89)
	S92= CtrlIAddrReg=0                                         Premise(F59)
	S93= [IAddrReg]={pid,addr}                                  IAddrReg-Hold(S41,S92)
	S94= CtrlICache=1                                           Premise(F60)
	S95= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S78,S76,S94)
	S96= CtrlIR_IMMU=0                                          Premise(F61)
	S97= CtrlICacheReg=0                                        Premise(F62)
	S98= CtrlIR_ID=1                                            Premise(F63)
	S99= [IR_ID]={3,imm}                                        IR_ID-Write(S74,S98)
	S100= CtrlIMem=0                                            Premise(F64)
	S101= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S47,S100)
	S102= CtrlIRMux=0                                           Premise(F65)
	S103= CtrlGPR=0                                             Premise(F66)
	S104= CtrlIR_EX=0                                           Premise(F67)
	S105= CtrlIR_MEM=0                                          Premise(F68)
	S106= CtrlIR_DMMU1=0                                        Premise(F69)
	S107= CtrlIR_WB=0                                           Premise(F70)
	S108= CtrlIR_DMMU2=0                                        Premise(F71)

ID	S109= CP0.ASID=pid                                          CP0-Read-ASID(S84)
	S110= PC.Out=addr+4                                         PC-Out(S90)
	S111= PC.CIA=addr                                           PC-Out(S91)
	S112= PC.CIA31_28=addr[31:28]                               PC-Out(S91)
	S113= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S93)
	S114= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S93)
	S115= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S93)
	S116= IR_ID.Out={3,imm}                                     IR-Out(S99)
	S117= IR_ID.Out31_26=3                                      IR-Out(S99)
	S118= IR_ID.Out25_0=imm                                     IR-Out(S99)
	S119= IR_ID.Out=>FU.IR_ID                                   Premise(F72)
	S120= FU.IR_ID={3,imm}                                      Path(S116,S119)
	S121= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F73)
	S122= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F74)
	S123= IR_ID.Out31_26=>CU_ID.Op                              Premise(F75)
	S124= CU_ID.Op=3                                            Path(S117,S123)
	S125= PC.CIA31_28=>ADDREXT.PCpart                           Premise(F76)
	S126= ADDREXT.PCpart=addr[31:28]                            Path(S112,S125)
	S127= IR_ID.Out25_0=>ADDREXT.In                             Premise(F77)
	S128= ADDREXT.In=imm                                        Path(S118,S127)
	S129= ADDREXT.Out={addr[31:28],imm,2'b0}                    ADDREXT-EXT(S126,S128)
	S130= ADDREXT.Out=>PC.In                                    Premise(F78)
	S131= PC.In={addr[31:28],imm,2'b0}                          Path(S129,S130)
	S132= GPR.WReg=5'd31                                        Premise(F79)
	S133= PC.Out=>GPR.WData                                     Premise(F80)
	S134= GPR.WData=addr+4                                      Path(S110,S133)
	S135= IR_ID.Out=>IR_EX.In                                   Premise(F81)
	S136= IR_EX.In={3,imm}                                      Path(S116,S135)
	S137= FU.Halt_ID=>CU_ID.Halt                                Premise(F82)
	S138= FU.Bub_ID=>CU_ID.Bub                                  Premise(F83)
	S139= FU.InID1_RReg=5'b00000                                Premise(F84)
	S140= FU.InID2_RReg=5'b00000                                Premise(F85)
	S141= CtrlASIDIn=0                                          Premise(F86)
	S142= CtrlCP0=0                                             Premise(F87)
	S143= CP0[ASID]=pid                                         CP0-Hold(S84,S142)
	S144= CtrlEPCIn=0                                           Premise(F88)
	S145= CtrlExCodeIn=0                                        Premise(F89)
	S146= CtrlIMMU=0                                            Premise(F90)
	S147= CtrlPC=1                                              Premise(F91)
	S148= CtrlPCInc=0                                           Premise(F92)
	S149= PC[CIA]=addr                                          PC-Hold(S91,S148)
	S150= PC[Out]={addr[31:28],imm,2'b0}                        PC-Write(S131,S147,S148)
	S151= CtrlIAddrReg=0                                        Premise(F93)
	S152= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S93,S151)
	S153= CtrlICache=0                                          Premise(F94)
	S154= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S95,S153)
	S155= CtrlIR_IMMU=0                                         Premise(F95)
	S156= CtrlICacheReg=0                                       Premise(F96)
	S157= CtrlIR_ID=0                                           Premise(F97)
	S158= [IR_ID]={3,imm}                                       IR_ID-Hold(S99,S157)
	S159= CtrlIMem=0                                            Premise(F98)
	S160= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S101,S159)
	S161= CtrlIRMux=0                                           Premise(F99)
	S162= CtrlGPR=1                                             Premise(F100)
	S163= GPR[5'd31]=addr+4                                     GPR-Write(S132,S134,S162)
	S164= CtrlIR_EX=1                                           Premise(F101)
	S165= [IR_EX]={3,imm}                                       IR_EX-Write(S136,S164)
	S166= CtrlIR_MEM=0                                          Premise(F102)
	S167= CtrlIR_DMMU1=0                                        Premise(F103)
	S168= CtrlIR_WB=0                                           Premise(F104)
	S169= CtrlIR_DMMU2=0                                        Premise(F105)

EX	S170= CP0.ASID=pid                                          CP0-Read-ASID(S143)
	S171= PC.CIA=addr                                           PC-Out(S149)
	S172= PC.CIA31_28=addr[31:28]                               PC-Out(S149)
	S173= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S150)
	S174= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S152)
	S175= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S152)
	S176= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S152)
	S177= IR_ID.Out={3,imm}                                     IR-Out(S158)
	S178= IR_ID.Out31_26=3                                      IR-Out(S158)
	S179= IR_ID.Out25_0=imm                                     IR-Out(S158)
	S180= IR_EX.Out={3,imm}                                     IR_EX-Out(S165)
	S181= IR_EX.Out31_26=3                                      IR_EX-Out(S165)
	S182= IR_EX.Out25_0=imm                                     IR_EX-Out(S165)
	S183= IR_EX.Out=>FU.IR_EX                                   Premise(F106)
	S184= FU.IR_EX={3,imm}                                      Path(S180,S183)
	S185= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F107)
	S186= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F108)
	S187= IR_EX.Out31_26=>CU_EX.Op                              Premise(F109)
	S188= CU_EX.Op=3                                            Path(S181,S187)
	S189= IR_EX.Out=>IR_MEM.In                                  Premise(F110)
	S190= IR_MEM.In={3,imm}                                     Path(S180,S189)
	S191= FU.InEX_WReg=5'b00000                                 Premise(F111)
	S192= CtrlASIDIn=0                                          Premise(F112)
	S193= CtrlCP0=0                                             Premise(F113)
	S194= CP0[ASID]=pid                                         CP0-Hold(S143,S193)
	S195= CtrlEPCIn=0                                           Premise(F114)
	S196= CtrlExCodeIn=0                                        Premise(F115)
	S197= CtrlIMMU=0                                            Premise(F116)
	S198= CtrlPC=0                                              Premise(F117)
	S199= CtrlPCInc=0                                           Premise(F118)
	S200= PC[CIA]=addr                                          PC-Hold(S149,S199)
	S201= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S150,S198,S199)
	S202= CtrlIAddrReg=0                                        Premise(F119)
	S203= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S152,S202)
	S204= CtrlICache=0                                          Premise(F120)
	S205= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S154,S204)
	S206= CtrlIR_IMMU=0                                         Premise(F121)
	S207= CtrlICacheReg=0                                       Premise(F122)
	S208= CtrlIR_ID=0                                           Premise(F123)
	S209= [IR_ID]={3,imm}                                       IR_ID-Hold(S158,S208)
	S210= CtrlIMem=0                                            Premise(F124)
	S211= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S160,S210)
	S212= CtrlIRMux=0                                           Premise(F125)
	S213= CtrlGPR=0                                             Premise(F126)
	S214= GPR[5'd31]=addr+4                                     GPR-Hold(S163,S213)
	S215= CtrlIR_EX=0                                           Premise(F127)
	S216= [IR_EX]={3,imm}                                       IR_EX-Hold(S165,S215)
	S217= CtrlIR_MEM=1                                          Premise(F128)
	S218= [IR_MEM]={3,imm}                                      IR_MEM-Write(S190,S217)
	S219= CtrlIR_DMMU1=0                                        Premise(F129)
	S220= CtrlIR_WB=0                                           Premise(F130)
	S221= CtrlIR_DMMU2=0                                        Premise(F131)

MEM	S222= CP0.ASID=pid                                          CP0-Read-ASID(S194)
	S223= PC.CIA=addr                                           PC-Out(S200)
	S224= PC.CIA31_28=addr[31:28]                               PC-Out(S200)
	S225= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S201)
	S226= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S203)
	S227= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S203)
	S228= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S203)
	S229= IR_ID.Out={3,imm}                                     IR-Out(S209)
	S230= IR_ID.Out31_26=3                                      IR-Out(S209)
	S231= IR_ID.Out25_0=imm                                     IR-Out(S209)
	S232= IR_EX.Out={3,imm}                                     IR_EX-Out(S216)
	S233= IR_EX.Out31_26=3                                      IR_EX-Out(S216)
	S234= IR_EX.Out25_0=imm                                     IR_EX-Out(S216)
	S235= IR_MEM.Out={3,imm}                                    IR_MEM-Out(S218)
	S236= IR_MEM.Out31_26=3                                     IR_MEM-Out(S218)
	S237= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S218)
	S238= IR_MEM.Out=>FU.IR_MEM                                 Premise(F132)
	S239= FU.IR_MEM={3,imm}                                     Path(S235,S238)
	S240= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F133)
	S241= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F134)
	S242= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F135)
	S243= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F136)
	S244= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F137)
	S245= CU_MEM.Op=3                                           Path(S236,S244)
	S246= IR_MEM.Out=>IR_DMMU1.In                               Premise(F138)
	S247= IR_DMMU1.In={3,imm}                                   Path(S235,S246)
	S248= IR_MEM.Out=>IR_WB.In                                  Premise(F139)
	S249= IR_WB.In={3,imm}                                      Path(S235,S248)
	S250= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F140)
	S251= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F141)
	S252= FU.InMEM_WReg=5'b00000                                Premise(F142)
	S253= CtrlASIDIn=0                                          Premise(F143)
	S254= CtrlCP0=0                                             Premise(F144)
	S255= CP0[ASID]=pid                                         CP0-Hold(S194,S254)
	S256= CtrlEPCIn=0                                           Premise(F145)
	S257= CtrlExCodeIn=0                                        Premise(F146)
	S258= CtrlIMMU=0                                            Premise(F147)
	S259= CtrlPC=0                                              Premise(F148)
	S260= CtrlPCInc=0                                           Premise(F149)
	S261= PC[CIA]=addr                                          PC-Hold(S200,S260)
	S262= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S201,S259,S260)
	S263= CtrlIAddrReg=0                                        Premise(F150)
	S264= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S203,S263)
	S265= CtrlICache=0                                          Premise(F151)
	S266= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S205,S265)
	S267= CtrlIR_IMMU=0                                         Premise(F152)
	S268= CtrlICacheReg=0                                       Premise(F153)
	S269= CtrlIR_ID=0                                           Premise(F154)
	S270= [IR_ID]={3,imm}                                       IR_ID-Hold(S209,S269)
	S271= CtrlIMem=0                                            Premise(F155)
	S272= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S211,S271)
	S273= CtrlIRMux=0                                           Premise(F156)
	S274= CtrlGPR=0                                             Premise(F157)
	S275= GPR[5'd31]=addr+4                                     GPR-Hold(S214,S274)
	S276= CtrlIR_EX=0                                           Premise(F158)
	S277= [IR_EX]={3,imm}                                       IR_EX-Hold(S216,S276)
	S278= CtrlIR_MEM=0                                          Premise(F159)
	S279= [IR_MEM]={3,imm}                                      IR_MEM-Hold(S218,S278)
	S280= CtrlIR_DMMU1=1                                        Premise(F160)
	S281= [IR_DMMU1]={3,imm}                                    IR_DMMU1-Write(S247,S280)
	S282= CtrlIR_WB=1                                           Premise(F161)
	S283= [IR_WB]={3,imm}                                       IR_WB-Write(S249,S282)
	S284= CtrlIR_DMMU2=0                                        Premise(F162)

WB	S285= CP0.ASID=pid                                          CP0-Read-ASID(S255)
	S286= PC.CIA=addr                                           PC-Out(S261)
	S287= PC.CIA31_28=addr[31:28]                               PC-Out(S261)
	S288= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S262)
	S289= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S264)
	S290= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S264)
	S291= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S264)
	S292= IR_ID.Out={3,imm}                                     IR-Out(S270)
	S293= IR_ID.Out31_26=3                                      IR-Out(S270)
	S294= IR_ID.Out25_0=imm                                     IR-Out(S270)
	S295= IR_EX.Out={3,imm}                                     IR_EX-Out(S277)
	S296= IR_EX.Out31_26=3                                      IR_EX-Out(S277)
	S297= IR_EX.Out25_0=imm                                     IR_EX-Out(S277)
	S298= IR_MEM.Out={3,imm}                                    IR_MEM-Out(S279)
	S299= IR_MEM.Out31_26=3                                     IR_MEM-Out(S279)
	S300= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S279)
	S301= IR_DMMU1.Out={3,imm}                                  IR_DMMU1-Out(S281)
	S302= IR_DMMU1.Out31_26=3                                   IR_DMMU1-Out(S281)
	S303= IR_DMMU1.Out25_0=imm                                  IR_DMMU1-Out(S281)
	S304= IR_WB.Out={3,imm}                                     IR-Out(S283)
	S305= IR_WB.Out31_26=3                                      IR-Out(S283)
	S306= IR_WB.Out25_0=imm                                     IR-Out(S283)
	S307= IR_WB.Out=>FU.IR_WB                                   Premise(F218)
	S308= FU.IR_WB={3,imm}                                      Path(S304,S307)
	S309= IR_WB.Out31_26=>CU_WB.Op                              Premise(F219)
	S310= CU_WB.Op=3                                            Path(S305,S309)
	S311= FU.InWB_WReg=5'b00000                                 Premise(F220)
	S312= CtrlASIDIn=0                                          Premise(F221)
	S313= CtrlCP0=0                                             Premise(F222)
	S314= CP0[ASID]=pid                                         CP0-Hold(S255,S313)
	S315= CtrlEPCIn=0                                           Premise(F223)
	S316= CtrlExCodeIn=0                                        Premise(F224)
	S317= CtrlIMMU=0                                            Premise(F225)
	S318= CtrlPC=0                                              Premise(F226)
	S319= CtrlPCInc=0                                           Premise(F227)
	S320= PC[CIA]=addr                                          PC-Hold(S261,S319)
	S321= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S262,S318,S319)
	S322= CtrlIAddrReg=0                                        Premise(F228)
	S323= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S264,S322)
	S324= CtrlICache=0                                          Premise(F229)
	S325= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S266,S324)
	S326= CtrlIR_IMMU=0                                         Premise(F230)
	S327= CtrlICacheReg=0                                       Premise(F231)
	S328= CtrlIR_ID=0                                           Premise(F232)
	S329= [IR_ID]={3,imm}                                       IR_ID-Hold(S270,S328)
	S330= CtrlIMem=0                                            Premise(F233)
	S331= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S272,S330)
	S332= CtrlIRMux=0                                           Premise(F234)
	S333= CtrlGPR=0                                             Premise(F235)
	S334= GPR[5'd31]=addr+4                                     GPR-Hold(S275,S333)
	S335= CtrlIR_EX=0                                           Premise(F236)
	S336= [IR_EX]={3,imm}                                       IR_EX-Hold(S277,S335)
	S337= CtrlIR_MEM=0                                          Premise(F237)
	S338= [IR_MEM]={3,imm}                                      IR_MEM-Hold(S279,S337)
	S339= CtrlIR_DMMU1=0                                        Premise(F238)
	S340= [IR_DMMU1]={3,imm}                                    IR_DMMU1-Hold(S281,S339)
	S341= CtrlIR_WB=0                                           Premise(F239)
	S342= [IR_WB]={3,imm}                                       IR_WB-Hold(S283,S341)
	S343= CtrlIR_DMMU2=0                                        Premise(F240)

POST	S314= CP0[ASID]=pid                                         CP0-Hold(S255,S313)
	S320= PC[CIA]=addr                                          PC-Hold(S261,S319)
	S321= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S262,S318,S319)
	S323= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S264,S322)
	S325= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S266,S324)
	S329= [IR_ID]={3,imm}                                       IR_ID-Hold(S270,S328)
	S331= IMem[{pid,addr}]={3,imm}                              IMem-Hold(S272,S330)
	S334= GPR[5'd31]=addr+4                                     GPR-Hold(S275,S333)
	S336= [IR_EX]={3,imm}                                       IR_EX-Hold(S277,S335)
	S338= [IR_MEM]={3,imm}                                      IR_MEM-Hold(S279,S337)
	S340= [IR_DMMU1]={3,imm}                                    IR_DMMU1-Hold(S281,S339)
	S342= [IR_WB]={3,imm}                                       IR_WB-Hold(S283,S341)

