
F407_discovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08008870  08008870  00018870  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b70  08008b70  000207d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008b70  08008b70  00018b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b78  08008b78  000207d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b78  08008b78  00018b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b7c  08008b7c  00018b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000007d4  20000000  08008b80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  200007d4  08009354  000207d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009d8  08009354  000209d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000207d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e852  00000000  00000000  00020804  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c87  00000000  00000000  0003f056  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011f8  00000000  00000000  00042ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001038  00000000  00000000  00043ed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024ae9  00000000  00000000  00044f10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015c1b  00000000  00000000  000699f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4184  00000000  00000000  0007f614  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00143798  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056a4  00000000  00000000  00143814  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200007d4 	.word	0x200007d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008854 	.word	0x08008854

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200007d8 	.word	0x200007d8
 80001cc:	08008854 	.word	0x08008854

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <DEBUG_init>:
#include "debug.h"
#include "retarget.h"

extern UART_HandleTypeDef huart1 ;

void DEBUG_init(void){
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	RetargetInit(&huart1);
 8000eac:	4803      	ldr	r0, [pc, #12]	; (8000ebc <DEBUG_init+0x14>)
 8000eae:	f000 f809 	bl	8000ec4 <RetargetInit>
	printf("Debuger is init\n");
 8000eb2:	4803      	ldr	r0, [pc, #12]	; (8000ec0 <DEBUG_init+0x18>)
 8000eb4:	f005 fd66 	bl	8006984 <puts>
}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000990 	.word	0x20000990
 8000ec0:	08008870 	.word	0x08008870

08000ec4 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8000ecc:	4a07      	ldr	r2, [pc, #28]	; (8000eec <RetargetInit+0x28>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000ed2:	4b07      	ldr	r3, [pc, #28]	; (8000ef0 <RetargetInit+0x2c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	6898      	ldr	r0, [r3, #8]
 8000ed8:	2300      	movs	r3, #0
 8000eda:	2202      	movs	r2, #2
 8000edc:	2100      	movs	r1, #0
 8000ede:	f005 fd59 	bl	8006994 <setvbuf>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000838 	.word	0x20000838
 8000ef0:	20000604 	.word	0x20000604

08000ef4 <_isatty>:

int _isatty(int fd) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	db04      	blt.n	8000f0c <_isatty+0x18>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	dc01      	bgt.n	8000f0c <_isatty+0x18>
    return 1;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e005      	b.n	8000f18 <_isatty+0x24>

  errno = EBADF;
 8000f0c:	f005 f81e 	bl	8005f4c <__errno>
 8000f10:	4602      	mov	r2, r0
 8000f12:	2309      	movs	r3, #9
 8000f14:	6013      	str	r3, [r2, #0]
  return 0;
 8000f16:	2300      	movs	r3, #0
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <_write>:

int _write(int fd, char* ptr, int len) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d002      	beq.n	8000f38 <_write+0x18>
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d110      	bne.n	8000f5a <_write+0x3a>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, 100);
 8000f38:	4b0d      	ldr	r3, [pc, #52]	; (8000f70 <_write+0x50>)
 8000f3a:	6818      	ldr	r0, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	2364      	movs	r3, #100	; 0x64
 8000f42:	68b9      	ldr	r1, [r7, #8]
 8000f44:	f004 fa63 	bl	800540e <HAL_UART_Transmit>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000f4c:	7dfb      	ldrb	r3, [r7, #23]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <_write+0x36>
      return len;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	e008      	b.n	8000f68 <_write+0x48>
    else
      return EIO;
 8000f56:	2305      	movs	r3, #5
 8000f58:	e006      	b.n	8000f68 <_write+0x48>
  }
  errno = EBADF;
 8000f5a:	f004 fff7 	bl	8005f4c <__errno>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	2309      	movs	r3, #9
 8000f62:	6013      	str	r3, [r2, #0]
  return -1;
 8000f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000838 	.word	0x20000838

08000f74 <_close>:

int _close(int fd) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	db04      	blt.n	8000f8c <_close+0x18>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	dc01      	bgt.n	8000f8c <_close+0x18>
    return 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	e006      	b.n	8000f9a <_close+0x26>

  errno = EBADF;
 8000f8c:	f004 ffde 	bl	8005f4c <__errno>
 8000f90:	4602      	mov	r2, r0
 8000f92:	2309      	movs	r3, #9
 8000f94:	6013      	str	r3, [r2, #0]
  return -1;
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b084      	sub	sp, #16
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000fae:	f004 ffcd 	bl	8005f4c <__errno>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	2309      	movs	r3, #9
 8000fb6:	6013      	str	r3, [r2, #0]
  return -1;
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <_read>:

int _read(int fd, char* ptr, int len) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d110      	bne.n	8000ff8 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <_read+0x4c>)
 8000fd8:	6818      	ldr	r0, [r3, #0]
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295
 8000fde:	2201      	movs	r2, #1
 8000fe0:	68b9      	ldr	r1, [r7, #8]
 8000fe2:	f004 faad 	bl	8005540 <HAL_UART_Receive>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000fea:	7dfb      	ldrb	r3, [r7, #23]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d101      	bne.n	8000ff4 <_read+0x30>
      return 1;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e008      	b.n	8001006 <_read+0x42>
    else
      return EIO;
 8000ff4:	2305      	movs	r3, #5
 8000ff6:	e006      	b.n	8001006 <_read+0x42>
  }
  errno = EBADF;
 8000ff8:	f004 ffa8 	bl	8005f4c <__errno>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	2309      	movs	r3, #9
 8001000:	6013      	str	r3, [r2, #0]
  return -1;
 8001002:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001006:	4618      	mov	r0, r3
 8001008:	3718      	adds	r7, #24
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000838 	.word	0x20000838

08001014 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2b00      	cmp	r3, #0
 8001022:	db08      	blt.n	8001036 <_fstat+0x22>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b02      	cmp	r3, #2
 8001028:	dc05      	bgt.n	8001036 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001030:	605a      	str	r2, [r3, #4]
    return 0;
 8001032:	2300      	movs	r3, #0
 8001034:	e005      	b.n	8001042 <_fstat+0x2e>
  }

  errno = EBADF;
 8001036:	f004 ff89 	bl	8005f4c <__errno>
 800103a:	4602      	mov	r2, r0
 800103c:	2309      	movs	r3, #9
 800103e:	6013      	str	r3, [r2, #0]
  return 0;
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <gyro_dma_done_func>:
static Event_t events_main[EVENT_COUNT_MAIN] ={
		//Events array
};


static void gyro_dma_done_func(mask_def_ids_t mask_id){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	EVENT_Clean_flag(FLAG_DMA_GYRO_DONE);
 8001056:	2000      	movs	r0, #0
 8001058:	f000 f890 	bl	800117c <EVENT_Clean_flag>
	GYRO_dma_done(&sys->sensors.gyro);
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <gyro_dma_done_func+0x24>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	331c      	adds	r3, #28
 8001062:	4618      	mov	r0, r3
 8001064:	f000 fcb5 	bl	80019d2 <GYRO_dma_done>
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000800 	.word	0x20000800

08001074 <gyro_data_ready_func>:

static void gyro_data_ready_func(mask_def_ids_t mask_id){
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]

}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <EVENT_process_events_it>:
		}
	}
}

//Déclenchement des events en it
void EVENT_process_events_it(){
 800108c:	b590      	push	{r4, r7, lr}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
	if(initialized){
 8001092:	4b37      	ldr	r3, [pc, #220]	; (8001170 <EVENT_process_events_it+0xe4>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d065      	beq.n	8001166 <EVENT_process_events_it+0xda>
	//Pout chaque event
		for(uint32_t e = 0; e < EVENT_COUNT_IT; e ++){
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	e05f      	b.n	8001160 <EVENT_process_events_it+0xd4>
			uint32_t m = 0 ;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60bb      	str	r3, [r7, #8]
			bool_e function_did_run_once = FALSE ;
 80010a4:	2300      	movs	r3, #0
 80010a6:	607b      	str	r3, [r7, #4]
			//On test chaque paires de masque
			while(m < events_it[e].nb_mask && !function_did_run_once){
 80010a8:	e049      	b.n	800113e <EVENT_process_events_it+0xb2>
				if(Mask_test_and(events_it[e].mask_and[m], flags)){		//Mask and test
 80010aa:	4c32      	ldr	r4, [pc, #200]	; (8001174 <EVENT_process_events_it+0xe8>)
 80010ac:	4832      	ldr	r0, [pc, #200]	; (8001178 <EVENT_process_events_it+0xec>)
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2216      	movs	r2, #22
 80010b2:	fb02 f203 	mul.w	r2, r2, r3
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	18d1      	adds	r1, r2, r3
 80010ba:	e894 000c 	ldmia.w	r4, {r2, r3}
 80010be:	00c9      	lsls	r1, r1, #3
 80010c0:	4401      	add	r1, r0
 80010c2:	c903      	ldmia	r1, {r0, r1}
 80010c4:	f000 f8aa 	bl	800121c <Mask_test_and>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d034      	beq.n	8001138 <EVENT_process_events_it+0xac>
					if(Mask_test_or(events_it[e].mask_or[m], flags)){		//Mask or test
 80010ce:	4c29      	ldr	r4, [pc, #164]	; (8001174 <EVENT_process_events_it+0xe8>)
 80010d0:	4829      	ldr	r0, [pc, #164]	; (8001178 <EVENT_process_events_it+0xec>)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	2216      	movs	r2, #22
 80010d6:	fb02 f203 	mul.w	r2, r2, r3
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	4413      	add	r3, r2
 80010de:	1dd9      	adds	r1, r3, #7
 80010e0:	e894 000c 	ldmia.w	r4, {r2, r3}
 80010e4:	00c9      	lsls	r1, r1, #3
 80010e6:	4401      	add	r1, r0
 80010e8:	c903      	ldmia	r1, {r0, r1}
 80010ea:	f000 f8ca 	bl	8001282 <Mask_test_or>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d021      	beq.n	8001138 <EVENT_process_events_it+0xac>
						if(!Mask_test_or(events_it[e].mask_not[m], flags)){	//Mask not test
 80010f4:	4c1f      	ldr	r4, [pc, #124]	; (8001174 <EVENT_process_events_it+0xe8>)
 80010f6:	4820      	ldr	r0, [pc, #128]	; (8001178 <EVENT_process_events_it+0xec>)
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	2216      	movs	r2, #22
 80010fc:	fb02 f203 	mul.w	r2, r2, r3
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	4413      	add	r3, r2
 8001104:	f103 010e 	add.w	r1, r3, #14
 8001108:	e894 000c 	ldmia.w	r4, {r2, r3}
 800110c:	00c9      	lsls	r1, r1, #3
 800110e:	4401      	add	r1, r0
 8001110:	c903      	ldmia	r1, {r0, r1}
 8001112:	f000 f8b6 	bl	8001282 <Mask_test_or>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d10d      	bne.n	8001138 <EVENT_process_events_it+0xac>
							events_it[e].function(m);
 800111c:	4a16      	ldr	r2, [pc, #88]	; (8001178 <EVENT_process_events_it+0xec>)
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	21b0      	movs	r1, #176	; 0xb0
 8001122:	fb01 f303 	mul.w	r3, r1, r3
 8001126:	4413      	add	r3, r2
 8001128:	33ac      	adds	r3, #172	; 0xac
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	68ba      	ldr	r2, [r7, #8]
 800112e:	b2d2      	uxtb	r2, r2
 8001130:	4610      	mov	r0, r2
 8001132:	4798      	blx	r3
							function_did_run_once = TRUE ;
 8001134:	2301      	movs	r3, #1
 8001136:	607b      	str	r3, [r7, #4]
						}
					}
				}
				m++ ;
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	3301      	adds	r3, #1
 800113c:	60bb      	str	r3, [r7, #8]
			while(m < events_it[e].nb_mask && !function_did_run_once){
 800113e:	4a0e      	ldr	r2, [pc, #56]	; (8001178 <EVENT_process_events_it+0xec>)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	21b0      	movs	r1, #176	; 0xb0
 8001144:	fb01 f303 	mul.w	r3, r1, r3
 8001148:	4413      	add	r3, r2
 800114a:	33a8      	adds	r3, #168	; 0xa8
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	429a      	cmp	r2, r3
 8001152:	d202      	bcs.n	800115a <EVENT_process_events_it+0xce>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d0a7      	beq.n	80010aa <EVENT_process_events_it+0x1e>
		for(uint32_t e = 0; e < EVENT_COUNT_IT; e ++){
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	3301      	adds	r3, #1
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d99c      	bls.n	80010a0 <EVENT_process_events_it+0x14>

			}
		}
	}
}
 8001166:	bf00      	nop
 8001168:	3714      	adds	r7, #20
 800116a:	46bd      	mov	sp, r7
 800116c:	bd90      	pop	{r4, r7, pc}
 800116e:	bf00      	nop
 8001170:	20000804 	.word	0x20000804
 8001174:	200007f0 	.word	0x200007f0
 8001178:	20000000 	.word	0x20000000

0800117c <EVENT_Clean_flag>:
	__disable_irq();
	to_ret = MASK_set_flag(&flags, flag);		//It désactivitées pour éviter la réentrance
	__enable_irq();
	return to_ret ;
}
bool_e EVENT_Clean_flag(Flags_t flag){
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001186:	b672      	cpsid	i
	bool_e to_ret ;
	__disable_irq();
	to_ret = MASK_clean_flag(&flags, flag);		//It désactivitées pour éviter la réentrance
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4619      	mov	r1, r3
 800118c:	4804      	ldr	r0, [pc, #16]	; (80011a0 <EVENT_Clean_flag+0x24>)
 800118e:	f000 f8d4 	bl	800133a <MASK_clean_flag>
 8001192:	60f8      	str	r0, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8001194:	b662      	cpsie	i
	__enable_irq();
	return to_ret ;
 8001196:	68fb      	ldr	r3, [r7, #12]
}
 8001198:	4618      	mov	r0, r3
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200007f0 	.word	0x200007f0

080011a4 <EVENT_timmer_callback>:
bool_e EVENT_clean_flag_it(Flags_t flag){
	new_flag_it = TRUE ;
	return MASK_clean_flag(&flags, flag);
}

void EVENT_timmer_callback(TIM_HandleTypeDef * htim){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	if(new_flag_it){
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <EVENT_timmer_callback+0x2c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d009      	beq.n	80011c8 <EVENT_timmer_callback+0x24>
		if(htim == htim_event){
 80011b4:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <EVENT_timmer_callback+0x30>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d104      	bne.n	80011c8 <EVENT_timmer_callback+0x24>
			new_flag_it = FALSE ;
 80011be:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <EVENT_timmer_callback+0x2c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
			EVENT_process_events_it();
 80011c4:	f7ff ff62 	bl	800108c <EVENT_process_events_it>
		}
	}
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200007f8 	.word	0x200007f8
 80011d4:	200007fc 	.word	0x200007fc

080011d8 <EVENT_init>:

void EVENT_init(system_t * sys_, TIM_HandleTypeDef * htim_event_){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
	initialized = TRUE ;
 80011e2:	4b0a      	ldr	r3, [pc, #40]	; (800120c <EVENT_init+0x34>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	601a      	str	r2, [r3, #0]
	sys =sys_;
 80011e8:	4a09      	ldr	r2, [pc, #36]	; (8001210 <EVENT_init+0x38>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6013      	str	r3, [r2, #0]
	mask_def_gyro_dma_done(&events_it[EVENT_GYRO_DMA_DONE]);
 80011ee:	4809      	ldr	r0, [pc, #36]	; (8001214 <EVENT_init+0x3c>)
 80011f0:	f000 f8d2 	bl	8001398 <mask_def_gyro_dma_done>

	//On lance le timmer dédié à l'it
	htim_event = htim_event_ ;
 80011f4:	4a08      	ldr	r2, [pc, #32]	; (8001218 <EVENT_init+0x40>)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(htim_event);
 80011fa:	4b07      	ldr	r3, [pc, #28]	; (8001218 <EVENT_init+0x40>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4618      	mov	r0, r3
 8001200:	f003 fce3 	bl	8004bca <HAL_TIM_Base_Start_IT>





}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000804 	.word	0x20000804
 8001210:	20000800 	.word	0x20000800
 8001214:	20000000 	.word	0x20000000
 8001218:	200007fc 	.word	0x200007fc

0800121c <Mask_test_and>:
	for(int m = 0; m < NB_ARRAY_MASK; m++)
		mask->array[m] = 0 ;
}

//Fonction qui compare si tous les bits du mask de test sont pr�sent dans le mask de ref
bool_e Mask_test_and(Mask_t mask_test, Mask_t mask_ref){
 800121c:	b490      	push	{r4, r7}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	f107 0408 	add.w	r4, r7, #8
 8001226:	e884 0003 	stmia.w	r4, {r0, r1}
 800122a:	4639      	mov	r1, r7
 800122c:	e881 000c 	stmia.w	r1, {r2, r3}
	//On cherche � savoir si les bits du mask sont pr�sent dans le mask de ref
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	e01c      	b.n	8001270 <Mask_test_and+0x54>
		if((mask_test.array[m] & mask_ref.array[m]) != mask_test.array[m]){
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	f107 0218 	add.w	r2, r7, #24
 800123e:	4413      	add	r3, r2
 8001240:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	f107 0118 	add.w	r1, r7, #24
 800124c:	440b      	add	r3, r1
 800124e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8001252:	401a      	ands	r2, r3
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	f107 0118 	add.w	r1, r7, #24
 800125c:	440b      	add	r3, r1
 800125e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001262:	429a      	cmp	r2, r3
 8001264:	d001      	beq.n	800126a <Mask_test_and+0x4e>
			//Si il ne y a pas correspondance sur une des entiers on renvoit faux
			return FALSE ;
 8001266:	2300      	movs	r3, #0
 8001268:	e006      	b.n	8001278 <Mask_test_and+0x5c>
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	3301      	adds	r3, #1
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	2b01      	cmp	r3, #1
 8001274:	dddf      	ble.n	8001236 <Mask_test_and+0x1a>
		}
	return TRUE ;
 8001276:	2301      	movs	r3, #1
}
 8001278:	4618      	mov	r0, r3
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bc90      	pop	{r4, r7}
 8001280:	4770      	bx	lr

08001282 <Mask_test_or>:

//Fonction qui compare si au moins des bits du mask de test est pr�sent dans le mask de ref
bool_e Mask_test_or(Mask_t mask_test, Mask_t mask_ref){
 8001282:	b490      	push	{r4, r7}
 8001284:	b086      	sub	sp, #24
 8001286:	af00      	add	r7, sp, #0
 8001288:	f107 0408 	add.w	r4, r7, #8
 800128c:	e884 0003 	stmia.w	r4, {r0, r1}
 8001290:	4639      	mov	r1, r7
 8001292:	e881 000c 	stmia.w	r1, {r2, r3}
	//On cherche � savoir si au moins des bits du mask ref est pr�sent dans le mask de ref
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
 800129a:	e015      	b.n	80012c8 <Mask_test_or+0x46>
		if(mask_test.array[m] & mask_ref.array[m])
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	f107 0218 	add.w	r2, r7, #24
 80012a4:	4413      	add	r3, r2
 80012a6:	f853 2c10 	ldr.w	r2, [r3, #-16]
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	f107 0118 	add.w	r1, r7, #24
 80012b2:	440b      	add	r3, r1
 80012b4:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <Mask_test_or+0x40>
			//Si un des bits est pr�sent on renvoit vrai
			return TRUE ;
 80012be:	2301      	movs	r3, #1
 80012c0:	e006      	b.n	80012d0 <Mask_test_or+0x4e>
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	3301      	adds	r3, #1
 80012c6:	617b      	str	r3, [r7, #20]
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	dde6      	ble.n	800129c <Mask_test_or+0x1a>
	return FALSE ;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bc90      	pop	{r4, r7}
 80012d8:	4770      	bx	lr

080012da <MASK_set_flag>:

//Passe le flag s�l�ctionner � l'�tat haut, renvoit faux si il l'�tait d�j�, vrai sinon
bool_e MASK_set_flag(volatile Mask_t * mask, Flags_t flag){
 80012da:	b480      	push	{r7}
 80012dc:	b087      	sub	sp, #28
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
 80012e2:	460b      	mov	r3, r1
 80012e4:	70fb      	strb	r3, [r7, #3]
	uint32_t array_nb = flag / 32 ;
 80012e6:	78fb      	ldrb	r3, [r7, #3]
 80012e8:	095b      	lsrs	r3, r3, #5
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	617b      	str	r3, [r7, #20]
	uint32_t flag_pos = flag % 32 ;
 80012ee:	78fb      	ldrb	r3, [r7, #3]
 80012f0:	f003 031f 	and.w	r3, r3, #31
 80012f4:	613b      	str	r3, [r7, #16]
	uint32_t flag_mask = (uint32_t)(1 << flag_pos) ;
 80012f6:	2201      	movs	r2, #1
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	60fb      	str	r3, [r7, #12]
	//On v�rifi si le flag est pas d�j� haut
	if((mask->array[array_nb] & flag_mask) == flag_mask)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	697a      	ldr	r2, [r7, #20]
 8001304:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4013      	ands	r3, r2
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	429a      	cmp	r2, r3
 8001310:	d101      	bne.n	8001316 <MASK_set_flag+0x3c>
		return FALSE ;
 8001312:	2300      	movs	r3, #0
 8001314:	e00b      	b.n	800132e <MASK_set_flag+0x54>
	//Et on passe � l�tat haut sinon
	mask->array[array_nb] |= flag_mask ;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	697a      	ldr	r2, [r7, #20]
 800131a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	ea42 0103 	orr.w	r1, r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return TRUE ;
 800132c:	2301      	movs	r3, #1
}
 800132e:	4618      	mov	r0, r3
 8001330:	371c      	adds	r7, #28
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <MASK_clean_flag>:

//Clean un flag, renvoit si il �tat d�j� clean, vrai sinon
bool_e MASK_clean_flag(volatile Mask_t * mask, Flags_t flag){
 800133a:	b480      	push	{r7}
 800133c:	b087      	sub	sp, #28
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	460b      	mov	r3, r1
 8001344:	70fb      	strb	r3, [r7, #3]
	uint32_t array_nb = flag / 32 ;
 8001346:	78fb      	ldrb	r3, [r7, #3]
 8001348:	095b      	lsrs	r3, r3, #5
 800134a:	b2db      	uxtb	r3, r3
 800134c:	617b      	str	r3, [r7, #20]
	uint32_t flag_pos = flag % 32 ;
 800134e:	78fb      	ldrb	r3, [r7, #3]
 8001350:	f003 031f 	and.w	r3, r3, #31
 8001354:	613b      	str	r3, [r7, #16]
	uint32_t flag_mask = (uint32_t)(1 << flag_pos) ;
 8001356:	2201      	movs	r2, #1
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	60fb      	str	r3, [r7, #12]
	//On  v�rifi si le flag est bien lev�
	if((mask->array[array_nb] & flag_mask ) == flag_mask){
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	697a      	ldr	r2, [r7, #20]
 8001364:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4013      	ands	r3, r2
 800136c:	68fa      	ldr	r2, [r7, #12]
 800136e:	429a      	cmp	r2, r3
 8001370:	d10b      	bne.n	800138a <MASK_clean_flag+0x50>
		mask->array[array_nb] -= flag_mask ;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	1ad1      	subs	r1, r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	697a      	ldr	r2, [r7, #20]
 8001382:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		return TRUE ;
 8001386:	2301      	movs	r3, #1
 8001388:	e000      	b.n	800138c <MASK_clean_flag+0x52>
	}
	return FALSE ;
 800138a:	2300      	movs	r3, #0
}
 800138c:	4618      	mov	r0, r3
 800138e:	371c      	adds	r7, #28
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <mask_def_gyro_dma_done>:

#include "mask_def.h"



void mask_def_gyro_dma_done(Event_t * event){
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	//Pas de conditions, si le flag est présent on déclenche ^^
	MASK_set_flag(&event->mask_and[MASK_GYRO_DMA_DONE_DMA_IT], FLAG_DMA_GYRO_DONE);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2100      	movs	r1, #0
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff ff98 	bl	80012da <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_GYRO_DMA_DONE_DMA_IT], FLAG_DMA_GYRO_DONE);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	3338      	adds	r3, #56	; 0x38
 80013ae:	2100      	movs	r1, #0
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ff92 	bl	80012da <MASK_set_flag>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <SCHEDULER_init>:
static bool_e queu_remove(task_t * task);
//static void queu_clear(void);		Not used



void SCHEDULER_init(system_t * sys_){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	//Mémorise l'emplacement données du système
	sys = sys_ ;
 80013c8:	4a05      	ldr	r2, [pc, #20]	; (80013e0 <SCHEDULER_init+0x20>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6013      	str	r3, [r2, #0]

	//Init du debug pour le printf
	DEBUG_init();
 80013ce:	f7ff fd6b 	bl	8000ea8 <DEBUG_init>

	//Init des tâches
	tasks_init(sys_);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f000 fa24 	bl	8001820 <tasks_init>
}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000820 	.word	0x20000820

080013e4 <SCHEDULER_run>:

void SCHEDULER_run(void){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
	uint32_t current_time_us = TIME_us();
 80013ea:	f000 fa93 	bl	8001914 <TIME_us>
 80013ee:	6078      	str	r0, [r7, #4]
	task_t * task = get_first_task();
 80013f0:	f000 f858 	bl	80014a4 <get_first_task>
 80013f4:	6038      	str	r0, [r7, #0]

	while(task_queu_position < task_queu_size && task != NULL){
 80013f6:	e015      	b.n	8001424 <SCHEDULER_run+0x40>

		//TODO : Tâches par évennement
		if(task->static_priority != PRIORITY_REAL_TIME)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	f993 3000 	ldrsb.w	r3, [r3]
 80013fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001402:	d00c      	beq.n	800141e <SCHEDULER_run+0x3a>
			if(current_time_us >= task->it_last_execution_us + task->it_desired_period_us)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	69da      	ldr	r2, [r3, #28]
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	695b      	ldr	r3, [r3, #20]
 800140c:	4413      	add	r3, r2
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	429a      	cmp	r2, r3
 8001412:	d304      	bcc.n	800141e <SCHEDULER_run+0x3a>
					current_time_us = task_process_it(task, current_time_us);
 8001414:	6879      	ldr	r1, [r7, #4]
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	f000 f86a 	bl	80014f0 <task_process_it>
 800141c:	6078      	str	r0, [r7, #4]

		task = get_next_task();
 800141e:	f000 f851 	bl	80014c4 <get_next_task>
 8001422:	6038      	str	r0, [r7, #0]
	while(task_queu_position < task_queu_size && task != NULL){
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <SCHEDULER_run+0x5c>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <SCHEDULER_run+0x60>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	429a      	cmp	r2, r3
 800142e:	d202      	bcs.n	8001436 <SCHEDULER_run+0x52>
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1e0      	bne.n	80013f8 <SCHEDULER_run+0x14>
	}
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	2000081c 	.word	0x2000081c
 8001444:	20000818 	.word	0x20000818

08001448 <SCHEDULER_get_cpu_load>:

uint32_t SCHEDULER_get_cpu_load(void){
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
	uint32_t load_pourcentage = 0 ;
 800144e:	2300      	movs	r3, #0
 8001450:	607b      	str	r3, [r7, #4]
	for(uint32_t t = 0; t < task_queu_size; t++)
 8001452:	2300      	movs	r3, #0
 8001454:	603b      	str	r3, [r7, #0]
 8001456:	e014      	b.n	8001482 <SCHEDULER_get_cpu_load+0x3a>
		load_pourcentage += task_queu[t]->it_duration_us * 100 / task_queu[t]->it_desired_period_us ;
 8001458:	4a10      	ldr	r2, [pc, #64]	; (800149c <SCHEDULER_get_cpu_load+0x54>)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	2264      	movs	r2, #100	; 0x64
 8001464:	fb02 f203 	mul.w	r2, r2, r3
 8001468:	490c      	ldr	r1, [pc, #48]	; (800149c <SCHEDULER_get_cpu_load+0x54>)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	fbb2 f3f3 	udiv	r3, r2, r3
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	607b      	str	r3, [r7, #4]
	for(uint32_t t = 0; t < task_queu_size; t++)
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	3301      	adds	r3, #1
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <SCHEDULER_get_cpu_load+0x58>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	429a      	cmp	r2, r3
 800148a:	d3e5      	bcc.n	8001458 <SCHEDULER_get_cpu_load+0x10>
	return load_pourcentage ;
 800148c:	687b      	ldr	r3, [r7, #4]
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	20000808 	.word	0x20000808
 80014a0:	20000818 	.word	0x20000818

080014a4 <get_first_task>:

static task_t * get_first_task(void){
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
	task_queu_position = 0 ;
 80014a8:	4b04      	ldr	r3, [pc, #16]	; (80014bc <get_first_task+0x18>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
	return task_queu[0] ;
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <get_first_task+0x1c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	2000081c 	.word	0x2000081c
 80014c0:	20000808 	.word	0x20000808

080014c4 <get_next_task>:

static task_t * get_next_task(void){
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
	return task_queu[++task_queu_position];
 80014c8:	4b07      	ldr	r3, [pc, #28]	; (80014e8 <get_next_task+0x24>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	3301      	adds	r3, #1
 80014ce:	4a06      	ldr	r2, [pc, #24]	; (80014e8 <get_next_task+0x24>)
 80014d0:	6013      	str	r3, [r2, #0]
 80014d2:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <get_next_task+0x24>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a05      	ldr	r2, [pc, #20]	; (80014ec <get_next_task+0x28>)
 80014d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	2000081c 	.word	0x2000081c
 80014ec:	20000808 	.word	0x20000808

080014f0 <task_process_it>:

static uint32_t task_process_it(task_t * task, uint32_t current_time_us){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]

	//Si la tâche n'as pas de fonction associée on s'arrête
	if(task->it == NULL)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d101      	bne.n	8001506 <task_process_it+0x16>
		return current_time_us ;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	e0a7      	b.n	8001656 <task_process_it+0x166>

	//Calcul de la période réelle en appliquant une moyenne glissante
	task->it_real_period_us_average_sum -= task->it_real_period_us_average_array[task->it_average_index];
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	310c      	adds	r1, #12
 8001516:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800151a:	1ad2      	subs	r2, r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	task->it_real_period_us_average_array[task->it_average_index] = current_time_us - task->it_last_execution_us ;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	f8d2 20d8 	ldr.w	r2, [r2, #216]	; 0xd8
 800152c:	6839      	ldr	r1, [r7, #0]
 800152e:	1ac9      	subs	r1, r1, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	320c      	adds	r2, #12
 8001534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	task->it_real_period_us_average_sum += task->it_real_period_us_average_array[task->it_average_index] ;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	310c      	adds	r1, #12
 8001548:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800154c:	441a      	add	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	task->it_real_period_us = task->it_real_period_us_average_sum / TASK_STAT_AVERAGE_OVER ;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800155a:	4a41      	ldr	r2, [pc, #260]	; (8001660 <task_process_it+0x170>)
 800155c:	fba2 2303 	umull	r2, r3, r2, r3
 8001560:	091a      	lsrs	r2, r3, #4
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	619a      	str	r2, [r3, #24]

	task->it_last_execution_us = current_time_us ;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	61da      	str	r2, [r3, #28]
	task->it(current_time_us);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	6838      	ldr	r0, [r7, #0]
 8001572:	4798      	blx	r3
	current_time_us = TIME_us();
 8001574:	f000 f9ce 	bl	8001914 <TIME_us>
 8001578:	6038      	str	r0, [r7, #0]


	//Calcul du "burst time" avec une moyenne glissante
	task->it_duration_us_average_sum -= task->it_duration_us_average_array[task->it_average_index];
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001586:	6879      	ldr	r1, [r7, #4]
 8001588:	3320      	adds	r3, #32
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	440b      	add	r3, r1
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	1ad2      	subs	r2, r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	task->it_duration_us_average_array[task->it_average_index] = current_time_us - task->it_last_execution_us ;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	69da      	ldr	r2, [r3, #28]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80015a2:	6839      	ldr	r1, [r7, #0]
 80015a4:	1a8a      	subs	r2, r1, r2
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	3320      	adds	r3, #32
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	440b      	add	r3, r1
 80015ae:	605a      	str	r2, [r3, #4]
	task->it_duration_us_worst = MAX(task->it_duration_us_average_array[task->it_average_index] , task->it_duration_us_worst);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	691a      	ldr	r2, [r3, #16]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	3320      	adds	r3, #32
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	440b      	add	r3, r1
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	bf38      	it	cc
 80015c8:	461a      	movcc	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	611a      	str	r2, [r3, #16]
	task->it_duration_us_average_sum += task->it_duration_us_average_array[task->it_average_index];
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	3320      	adds	r3, #32
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	440b      	add	r3, r1
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	441a      	add	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	task->it_duration_us = task->it_duration_us_average_sum / TASK_STAT_AVERAGE_OVER ;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80015f2:	4a1b      	ldr	r2, [pc, #108]	; (8001660 <task_process_it+0x170>)
 80015f4:	fba2 2303 	umull	r2, r3, r2, r3
 80015f8:	091a      	lsrs	r2, r3, #4
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	60da      	str	r2, [r3, #12]

	if(task->it_duration_us_average_array[task->it_average_index] > 1000)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	3320      	adds	r3, #32
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001612:	d90f      	bls.n	8001634 <task_process_it+0x144>
		task->it_duration_us_average_array[task->it_average_index] ++ ;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800161a:	6879      	ldr	r1, [r7, #4]
 800161c:	f102 0320 	add.w	r3, r2, #32
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	440b      	add	r3, r1
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	1c59      	adds	r1, r3, #1
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f102 0320 	add.w	r3, r2, #32
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	4403      	add	r3, r0
 8001632:	6059      	str	r1, [r3, #4]

	if(++task->it_average_index == TASK_STAT_AVERAGE_OVER)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800163a:	1c5a      	adds	r2, r3, #1
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001648:	2b14      	cmp	r3, #20
 800164a:	d103      	bne.n	8001654 <task_process_it+0x164>
		task->it_average_index = 0 ;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	return current_time_us ;
 8001654:	683b      	ldr	r3, [r7, #0]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	cccccccd 	.word	0xcccccccd

08001664 <SCHEDULER_enable_task>:
	return current_time_us ;
}


//Activation ou d�sactivation par ajout ou suppression dans la queu dans la queu
void SCHEDULER_enable_task(task_ids_t id, bool_e enable){
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	6039      	str	r1, [r7, #0]
 800166e:	71fb      	strb	r3, [r7, #7]
	if(enable && id < TASK_COUNT)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d00b      	beq.n	800168e <SCHEDULER_enable_task+0x2a>
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	2b02      	cmp	r3, #2
 800167a:	d808      	bhi.n	800168e <SCHEDULER_enable_task+0x2a>
		queu_add(TASK_get_task(id));
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	4618      	mov	r0, r3
 8001680:	f000 f934 	bl	80018ec <TASK_get_task>
 8001684:	4603      	mov	r3, r0
 8001686:	4618      	mov	r0, r3
 8001688:	f000 f832 	bl	80016f0 <queu_add>
 800168c:	e007      	b.n	800169e <SCHEDULER_enable_task+0x3a>
	else
		queu_remove(TASK_get_task(id));
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	4618      	mov	r0, r3
 8001692:	f000 f92b 	bl	80018ec <TASK_get_task>
 8001696:	4603      	mov	r3, r0
 8001698:	4618      	mov	r0, r3
 800169a:	f000 f881 	bl	80017a0 <queu_remove>
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <queu_contains>:
//static void queu_clear(void){
//	memset(task_queu, 0, sizeof(task_queu));
//	task_queu_size = 0 ;
//}

static bool_e queu_contains(task_t * task){
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	for(uint32_t t = 0; t < task_queu_size; t++)
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	e00b      	b.n	80016ce <queu_contains+0x26>
		if(task_queu[t] == task)
 80016b6:	4a0c      	ldr	r2, [pc, #48]	; (80016e8 <queu_contains+0x40>)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d101      	bne.n	80016c8 <queu_contains+0x20>
			return TRUE ;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e008      	b.n	80016da <queu_contains+0x32>
	for(uint32_t t = 0; t < task_queu_size; t++)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	3301      	adds	r3, #1
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <queu_contains+0x44>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d3ee      	bcc.n	80016b6 <queu_contains+0xe>
	return FALSE ;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3714      	adds	r7, #20
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	20000808 	.word	0x20000808
 80016ec:	20000818 	.word	0x20000818

080016f0 <queu_add>:

static bool_e queu_add(task_t * task){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
	if(queu_contains(task) || task_queu_size >= TASK_COUNT)
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ffd5 	bl	80016a8 <queu_contains>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d103      	bne.n	800170c <queu_add+0x1c>
 8001704:	4b24      	ldr	r3, [pc, #144]	; (8001798 <queu_add+0xa8>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b02      	cmp	r3, #2
 800170a:	d901      	bls.n	8001710 <queu_add+0x20>
		return FALSE ;
 800170c:	2300      	movs	r3, #0
 800170e:	e03e      	b.n	800178e <queu_add+0x9e>


	uint32_t t = 0 ;
 8001710:	2300      	movs	r3, #0
 8001712:	60fb      	str	r3, [r7, #12]
	while(t < TASK_COUNT)
 8001714:	e037      	b.n	8001786 <queu_add+0x96>
	{
		if(task_queu[t] == NULL || task->static_priority > task_queu[t]->static_priority){
 8001716:	4a21      	ldr	r2, [pc, #132]	; (800179c <queu_add+0xac>)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d00a      	beq.n	8001738 <queu_add+0x48>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f993 2000 	ldrsb.w	r2, [r3]
 8001728:	491c      	ldr	r1, [pc, #112]	; (800179c <queu_add+0xac>)
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001730:	f993 3000 	ldrsb.w	r3, [r3]
 8001734:	429a      	cmp	r2, r3
 8001736:	dd23      	ble.n	8001780 <queu_add+0x90>
			if(task_queu[t] != NULL)
 8001738:	4a18      	ldr	r2, [pc, #96]	; (800179c <queu_add+0xac>)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d011      	beq.n	8001768 <queu_add+0x78>
				memmove(&task_queu[t+1], &task_queu[t], sizeof(task) * (task_queu_size +1 - t));
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	3301      	adds	r3, #1
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	4a14      	ldr	r2, [pc, #80]	; (800179c <queu_add+0xac>)
 800174c:	1898      	adds	r0, r3, r2
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4a12      	ldr	r2, [pc, #72]	; (800179c <queu_add+0xac>)
 8001754:	1899      	adds	r1, r3, r2
 8001756:	4b10      	ldr	r3, [pc, #64]	; (8001798 <queu_add+0xa8>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	3301      	adds	r3, #1
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	461a      	mov	r2, r3
 8001764:	f004 fc1c 	bl	8005fa0 <memmove>
			task_queu[t] = task ;
 8001768:	490c      	ldr	r1, [pc, #48]	; (800179c <queu_add+0xac>)
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			task_queu_size ++ ;
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <queu_add+0xa8>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	3301      	adds	r3, #1
 8001778:	4a07      	ldr	r2, [pc, #28]	; (8001798 <queu_add+0xa8>)
 800177a:	6013      	str	r3, [r2, #0]
			return TRUE ;
 800177c:	2301      	movs	r3, #1
 800177e:	e006      	b.n	800178e <queu_add+0x9e>
		}
		t++;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	3301      	adds	r3, #1
 8001784:	60fb      	str	r3, [r7, #12]
	while(t < TASK_COUNT)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b02      	cmp	r3, #2
 800178a:	d9c4      	bls.n	8001716 <queu_add+0x26>
	}
	return FALSE ;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000818 	.word	0x20000818
 800179c:	20000808 	.word	0x20000808

080017a0 <queu_remove>:

static bool_e queu_remove(task_t * task){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
	if(!queu_contains(task))
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7ff ff7d 	bl	80016a8 <queu_contains>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d101      	bne.n	80017b8 <queu_remove+0x18>
		return FALSE ;
 80017b4:	2300      	movs	r3, #0
 80017b6:	e02a      	b.n	800180e <queu_remove+0x6e>

	for(uint32_t t = 0; t < task_queu_size; t ++){
 80017b8:	2300      	movs	r3, #0
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	e021      	b.n	8001802 <queu_remove+0x62>
		if(task == task_queu[t]){
 80017be:	4a16      	ldr	r2, [pc, #88]	; (8001818 <queu_remove+0x78>)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d117      	bne.n	80017fc <queu_remove+0x5c>
			memmove(&task_queu[t], &task_queu[t+1], sizeof(task) * (task_queu_size - t));
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4a11      	ldr	r2, [pc, #68]	; (8001818 <queu_remove+0x78>)
 80017d2:	1898      	adds	r0, r3, r2
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	3301      	adds	r3, #1
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	4a0f      	ldr	r2, [pc, #60]	; (8001818 <queu_remove+0x78>)
 80017dc:	1899      	adds	r1, r3, r2
 80017de:	4b0f      	ldr	r3, [pc, #60]	; (800181c <queu_remove+0x7c>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	461a      	mov	r2, r3
 80017ea:	f004 fbd9 	bl	8005fa0 <memmove>
			task_queu_size -- ;
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <queu_remove+0x7c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	4a09      	ldr	r2, [pc, #36]	; (800181c <queu_remove+0x7c>)
 80017f6:	6013      	str	r3, [r2, #0]
			return TRUE ;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e008      	b.n	800180e <queu_remove+0x6e>
	for(uint32_t t = 0; t < task_queu_size; t ++){
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	3301      	adds	r3, #1
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	4b06      	ldr	r3, [pc, #24]	; (800181c <queu_remove+0x7c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	429a      	cmp	r2, r3
 800180a:	d3d8      	bcc.n	80017be <queu_remove+0x1e>
		}
	}
	return FALSE ;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000808 	.word	0x20000808
 800181c:	20000818 	.word	0x20000818

08001820 <tasks_init>:
#include "task.h"
#include "../scheduler/scheduler.h"

static system_t * sys;

void tasks_init(system_t * sys_){
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	//On mémorise où se trouve notre structure système
	sys = sys_ ;
 8001828:	4a09      	ldr	r2, [pc, #36]	; (8001850 <tasks_init+0x30>)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6013      	str	r3, [r2, #0]

	//Activation des tâches
	SCHEDULER_enable_task(TASK_LED, TRUE);
 800182e:	2101      	movs	r1, #1
 8001830:	2001      	movs	r0, #1
 8001832:	f7ff ff17 	bl	8001664 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_PRINTF, TRUE);
 8001836:	2101      	movs	r1, #1
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff ff13 	bl	8001664 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_GYRO, TRUE);
 800183e:	2101      	movs	r1, #1
 8001840:	2002      	movs	r0, #2
 8001842:	f7ff ff0f 	bl	8001664 <SCHEDULER_enable_task>

}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000824 	.word	0x20000824

08001854 <task_main_print_f>:

void task_main_print_f(uint32_t current_time_us){
 8001854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001858:	b084      	sub	sp, #16
 800185a:	af02      	add	r7, sp, #8
 800185c:	6078      	str	r0, [r7, #4]
	printf("%lu\t%lu\t%lu\t%f\n",sys->sensors.gyro.mpu->delta_time_dma,TASK_get_task(TASK_GYRO)->it_real_period_us, SCHEDULER_get_cpu_load(), sys->sensors.gyro.raw[GYRO_AXE_X]);
 800185e:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <task_main_print_f+0x50>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	6a1b      	ldr	r3, [r3, #32]
 8001864:	6d1d      	ldr	r5, [r3, #80]	; 0x50
 8001866:	2002      	movs	r0, #2
 8001868:	f000 f840 	bl	80018ec <TASK_get_task>
 800186c:	4603      	mov	r3, r0
 800186e:	699e      	ldr	r6, [r3, #24]
 8001870:	f7ff fdea 	bl	8001448 <SCHEDULER_get_cpu_load>
 8001874:	4680      	mov	r8, r0
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <task_main_print_f+0x50>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe fe62 	bl	8000548 <__aeabi_f2d>
 8001884:	4603      	mov	r3, r0
 8001886:	460c      	mov	r4, r1
 8001888:	e9cd 3400 	strd	r3, r4, [sp]
 800188c:	4643      	mov	r3, r8
 800188e:	4632      	mov	r2, r6
 8001890:	4629      	mov	r1, r5
 8001892:	4805      	ldr	r0, [pc, #20]	; (80018a8 <task_main_print_f+0x54>)
 8001894:	f005 f802 	bl	800689c <iprintf>
}
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018a2:	bf00      	nop
 80018a4:	20000824 	.word	0x20000824
 80018a8:	08008880 	.word	0x08008880

080018ac <task_main_led>:


void task_main_led(uint32_t current_time_us){
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
	LED_SEQUENCE_play(&sys->led, current_time_us);
 80018b4:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <task_main_led+0x1c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6879      	ldr	r1, [r7, #4]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f004 faf2 	bl	8005ea4 <LED_SEQUENCE_play>
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000824 	.word	0x20000824

080018cc <task_it_gyro>:

void task_it_gyro(uint32_t current_time_us){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	GYRO_update(&sys->sensors.gyro);
 80018d4:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <task_it_gyro+0x1c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	331c      	adds	r3, #28
 80018da:	4618      	mov	r0, r3
 80018dc:	f000 f866 	bl	80019ac <GYRO_update>
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000824 	.word	0x20000824

080018ec <TASK_get_task>:
		[TASK_PRINTF] = 		DEFINE_TASK(TASK_PRINTF, 			PRIORITY_HIGH, 			task_main_print_f, 			PERIOD_US_FROM_HERTZ(30)),
		[TASK_LED] = 			DEFINE_TASK(TASK_LED, 				PRIORITY_LOW,	 		task_main_led, 				PERIOD_US_FROM_HERTZ(10)),
		[TASK_GYRO] = 			DEFINE_TASK(TASK_GYRO, 				PRIORITY_HIGH,	 		task_it_gyro, 				PERIOD_US_FROM_HERTZ(2000))
};

task_t * TASK_get_task(task_ids_t id){
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
	return &tasks[id];
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	f44f 72c4 	mov.w	r2, #392	; 0x188
 80018fc:	fb02 f303 	mul.w	r3, r2, r3
 8001900:	4a03      	ldr	r2, [pc, #12]	; (8001910 <TASK_get_task+0x24>)
 8001902:	4413      	add	r3, r2
}
 8001904:	4618      	mov	r0, r3
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	20000160 	.word	0x20000160

08001914 <TIME_us>:

#include "time.h"


uint32_t TIME_us(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800191a:	b672      	cpsid	i

	uint32_t t_us;
	static uint32_t previous_t_us = 0;
	__disable_irq();
	t_us = HAL_GetTick() * 1000 + 1000 - SysTick->VAL / 168;
 800191c:	f000 fe52 	bl	80025c4 <HAL_GetTick>
 8001920:	4603      	mov	r3, r0
 8001922:	3301      	adds	r3, #1
 8001924:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001928:	fb02 f203 	mul.w	r2, r2, r3
 800192c:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <TIME_us+0x50>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	08db      	lsrs	r3, r3, #3
 8001932:	490d      	ldr	r1, [pc, #52]	; (8001968 <TIME_us+0x54>)
 8001934:	fba1 1303 	umull	r1, r3, r1, r3
 8001938:	085b      	lsrs	r3, r3, #1
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800193e:	b662      	cpsie	i
	__enable_irq();

	//Parfois la hal_get_tick ne s ait pas encore fait incrémenter, donc si notre miros actuel  est plus petit qu'avant on ajoute 1000µs (soit la ms qui n a pas été incrémenté)
	if(previous_t_us >= t_us)
 8001940:	4b0a      	ldr	r3, [pc, #40]	; (800196c <TIME_us+0x58>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	429a      	cmp	r2, r3
 8001948:	d803      	bhi.n	8001952 <TIME_us+0x3e>
		t_us += 1000;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001950:	607b      	str	r3, [r7, #4]
	previous_t_us = t_us ;
 8001952:	4a06      	ldr	r2, [pc, #24]	; (800196c <TIME_us+0x58>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6013      	str	r3, [r2, #0]

	return t_us;
 8001958:	687b      	ldr	r3, [r7, #4]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	e000e010 	.word	0xe000e010
 8001968:	18618619 	.word	0x18618619
 800196c:	20000828 	.word	0x20000828

08001970 <GYRO_init>:


#include "gyro.h"


sensor_state_e GYRO_init(gyro_t * gyro, mpu_t *mpu){
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]

#ifdef USE_GYRO_MPU
	gyro->raw = gyro->mpu->gyro ;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f103 0214 	add.w	r2, r3, #20
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	609a      	str	r2, [r3, #8]
	gyro->mpu = mpu ;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	605a      	str	r2, [r3, #4]
	gyro->state = MPU_init_gyro(gyro->mpu, MPU_GYRO_2000s);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2103      	movs	r1, #3
 8001992:	4618      	mov	r0, r3
 8001994:	f000 f8e0 	bl	8001b58 <MPU_init_gyro>
 8001998:	4603      	mov	r3, r0
 800199a:	461a      	mov	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	705a      	strb	r2, [r3, #1]
#else
	gyro->state = SENSOR_ERROR ;
#endif
	return gyro->state ;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	785b      	ldrb	r3, [r3, #1]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <GYRO_update>:

sensor_state_e GYRO_update(gyro_t * gyro){
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]

#ifdef USE_GYRO_MPU
	gyro->state = MPU_update_gyro(gyro->mpu);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 f94b 	bl	8001c54 <MPU_update_gyro>
 80019be:	4603      	mov	r3, r0
 80019c0:	461a      	mov	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	705a      	strb	r2, [r3, #1]
#else
#warning gyro not defined
	gyro->state = SENSOR_ERROR ;
#endif

	return gyro->state ;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	785b      	ldrb	r3, [r3, #1]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <GYRO_dma_done>:
#endif

	return gyro->state ;
}

void GYRO_dma_done(gyro_t * gyro){
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
#ifdef USE_GYRO_MPU
	MPU_dma_transmit_done(gyro->mpu);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 f964 	bl	8001cac <MPU_dma_transmit_done>
#else
#warning gyro not defined
#endif
}
 80019e4:	bf00      	nop
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <convert_gyro>:

#include "mpu.h"


//Private functions
void convert_gyro(mpu_t * mpu){
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
	mpu->gyro_raw[GYRO_AXE_X] = (int16_t)(mpu->gyro_data[0] << 8 | mpu->gyro_data[1]);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	7a1b      	ldrb	r3, [r3, #8]
 80019f8:	021b      	lsls	r3, r3, #8
 80019fa:	b21a      	sxth	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	7a5b      	ldrb	r3, [r3, #9]
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	4313      	orrs	r3, r2
 8001a04:	b21a      	sxth	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	81da      	strh	r2, [r3, #14]
	mpu->gyro_raw[GYRO_AXE_Y] = (int16_t)(mpu->gyro_data[2] << 8 | mpu->gyro_data[3]);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	7a9b      	ldrb	r3, [r3, #10]
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	b21a      	sxth	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	7adb      	ldrb	r3, [r3, #11]
 8001a16:	b21b      	sxth	r3, r3
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	b21a      	sxth	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	821a      	strh	r2, [r3, #16]
	mpu->gyro_raw[GYRO_AXE_Z] = (int16_t)(mpu->gyro_data[4] << 8 | mpu->gyro_data[5]);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	7b1b      	ldrb	r3, [r3, #12]
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	7b5b      	ldrb	r3, [r3, #13]
 8001a2c:	b21b      	sxth	r3, r3
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	b21a      	sxth	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	825a      	strh	r2, [r3, #18]

	//Convertion
	mpu->gyro[GYRO_AXE_X] = (float)mpu->gyro_raw[GYRO_AXE_X] * mpu->gyro_sensi ;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a3c:	ee07 3a90 	vmov	s15, r3
 8001a40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	edc3 7a05 	vstr	s15, [r3, #20]
	mpu->gyro[GYRO_AXE_Y] = (float)mpu->gyro_raw[GYRO_AXE_Y] * mpu->gyro_sensi ;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001a5a:	ee07 3a90 	vmov	s15, r3
 8001a5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	edc3 7a06 	vstr	s15, [r3, #24]
	mpu->gyro[GYRO_AXE_Z] = (float)mpu->gyro_raw[GYRO_AXE_Z] * mpu->gyro_sensi ;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001a78:	ee07 3a90 	vmov	s15, r3
 8001a7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <convert_acc>:

void convert_acc(mpu_t * mpu){
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]

}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <MPU_init>:

/*
 *
 */
sensor_state_e MPU_init(mpu_t * mpu, I2C_HandleTypeDef * hi2c){
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b088      	sub	sp, #32
 8001ab4:	af04      	add	r7, sp, #16
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
	//Etat par default
	mpu->state = SENSOR_NOT_INIT ;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	715a      	strb	r2, [r3, #5]


	//Requiert un I2C pour fonctionner
	if(hi2c == NULL)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d102      	bne.n	8001acc <MPU_init+0x1c>
		return mpu->state ;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	795b      	ldrb	r3, [r3, #5]
 8001aca:	e041      	b.n	8001b50 <MPU_init+0xa0>

	//Application des paramètres de connexion
	mpu->hi2c = hi2c ;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	683a      	ldr	r2, [r7, #0]
 8001ad0:	601a      	str	r2, [r3, #0]

	mpu->adresse = MPU6050_I2C_ADDR ;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	22d0      	movs	r2, #208	; 0xd0
 8001ad6:	71da      	strb	r2, [r3, #7]

	//Check la présence du mpu
	mpu->hal_state = HAL_I2C_IsDeviceReady(mpu->hi2c, mpu->adresse, 2, 2);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6818      	ldr	r0, [r3, #0]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	79db      	ldrb	r3, [r3, #7]
 8001ae0:	b299      	uxth	r1, r3
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	f001 ff7f 	bl	80039e8 <HAL_I2C_IsDeviceReady>
 8001aea:	4603      	mov	r3, r0
 8001aec:	461a      	mov	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	711a      	strb	r2, [r3, #4]
	if(mpu->hal_state != HAL_OK){
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	791b      	ldrb	r3, [r3, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d005      	beq.n	8001b06 <MPU_init+0x56>
		mpu->state = SENSOR_NOT_DETECTED ;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2202      	movs	r2, #2
 8001afe:	715a      	strb	r2, [r3, #5]
		return mpu->state ;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	795b      	ldrb	r3, [r3, #5]
 8001b04:	e024      	b.n	8001b50 <MPU_init+0xa0>
	}


	//Wakeup du mpu
	uint8_t wakeup_data = 0x00 ;
 8001b06:	2300      	movs	r3, #0
 8001b08:	73fb      	strb	r3, [r7, #15]
	mpu->hal_state  = HAL_I2C_Mem_Write(mpu->hi2c, mpu->adresse, MPU6050_PWR_MGMT_1, I2C_MEMADD_SIZE_8BIT, &wakeup_data, 1, 10);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6818      	ldr	r0, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	79db      	ldrb	r3, [r3, #7]
 8001b12:	b299      	uxth	r1, r3
 8001b14:	230a      	movs	r3, #10
 8001b16:	9302      	str	r3, [sp, #8]
 8001b18:	2301      	movs	r3, #1
 8001b1a:	9301      	str	r3, [sp, #4]
 8001b1c:	f107 030f 	add.w	r3, r7, #15
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	2301      	movs	r3, #1
 8001b24:	226b      	movs	r2, #107	; 0x6b
 8001b26:	f001 fc3f 	bl	80033a8 <HAL_I2C_Mem_Write>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	711a      	strb	r2, [r3, #4]
	if(mpu->hal_state != HAL_OK){
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	791b      	ldrb	r3, [r3, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d005      	beq.n	8001b46 <MPU_init+0x96>
		mpu->state = SENSOR_ERROR ;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2205      	movs	r2, #5
 8001b3e:	715a      	strb	r2, [r3, #5]
		return mpu->state ;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	795b      	ldrb	r3, [r3, #5]
 8001b44:	e004      	b.n	8001b50 <MPU_init+0xa0>
	}


	//Si on réussi tous les test, on dit qu'on est bueno
	mpu->state = SENSOR_IDDLE ;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	715a      	strb	r2, [r3, #5]
	return mpu->state ;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	795b      	ldrb	r3, [r3, #5]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <MPU_init_gyro>:

/*
 *
 */
sensor_state_e MPU_init_gyro(mpu_t * mpu, MPU_gyro_range_e gyro_range){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af04      	add	r7, sp, #16
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	460b      	mov	r3, r1
 8001b62:	70fb      	strb	r3, [r7, #3]
	mpu->gyro_range = gyro_range ;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	78fa      	ldrb	r2, [r7, #3]
 8001b68:	f883 2020 	strb.w	r2, [r3, #32]

	//Si mpu non utilisable
	if(mpu->state != SENSOR_IDDLE)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	795b      	ldrb	r3, [r3, #5]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MPU_init_gyro+0x20>
		return SENSOR_ERROR ;
 8001b74:	2305      	movs	r3, #5
 8001b76:	e061      	b.n	8001c3c <MPU_init_gyro+0xe4>

	//Configuration de la sensi de l'acc dans le mpu
	uint8_t temp ;
	mpu->hal_state = HAL_I2C_Mem_Read(mpu->hi2c, mpu->adresse, MPU6050_GYRO_CONFIG, I2C_MEMADD_SIZE_8BIT, &temp, 1, 2);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	79db      	ldrb	r3, [r3, #7]
 8001b80:	b299      	uxth	r1, r3
 8001b82:	2302      	movs	r3, #2
 8001b84:	9302      	str	r3, [sp, #8]
 8001b86:	2301      	movs	r3, #1
 8001b88:	9301      	str	r3, [sp, #4]
 8001b8a:	f107 030f 	add.w	r3, r7, #15
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	2301      	movs	r3, #1
 8001b92:	221b      	movs	r2, #27
 8001b94:	f001 fd02 	bl	800359c <HAL_I2C_Mem_Read>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	711a      	strb	r2, [r3, #4]
	temp = (temp & 0xE7) | (uint8_t)gyro_range << 3;
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	b25b      	sxtb	r3, r3
 8001ba4:	f023 0318 	bic.w	r3, r3, #24
 8001ba8:	b25a      	sxtb	r2, r3
 8001baa:	78fb      	ldrb	r3, [r7, #3]
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	b25b      	sxtb	r3, r3
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	b25b      	sxtb	r3, r3
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	73fb      	strb	r3, [r7, #15]
	if(mpu->hal_state == HAL_OK)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	791b      	ldrb	r3, [r3, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d113      	bne.n	8001be8 <MPU_init_gyro+0x90>
		mpu->hal_state = HAL_I2C_Mem_Write(mpu->hi2c, mpu->adresse, MPU6050_GYRO_CONFIG, I2C_MEMADD_SIZE_8BIT, &temp, 1, 2);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6818      	ldr	r0, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	79db      	ldrb	r3, [r3, #7]
 8001bc8:	b299      	uxth	r1, r3
 8001bca:	2302      	movs	r3, #2
 8001bcc:	9302      	str	r3, [sp, #8]
 8001bce:	2301      	movs	r3, #1
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	f107 030f 	add.w	r3, r7, #15
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	2301      	movs	r3, #1
 8001bda:	221b      	movs	r2, #27
 8001bdc:	f001 fbe4 	bl	80033a8 <HAL_I2C_Mem_Write>
 8001be0:	4603      	mov	r3, r0
 8001be2:	461a      	mov	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	711a      	strb	r2, [r3, #4]

	if(mpu->hal_state != HAL_OK)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	791b      	ldrb	r3, [r3, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d004      	beq.n	8001bfa <MPU_init_gyro+0xa2>
	{
		mpu->state = SENSOR_ERROR ;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2205      	movs	r2, #5
 8001bf4:	715a      	strb	r2, [r3, #5]
		return SENSOR_ERROR ;
 8001bf6:	2305      	movs	r3, #5
 8001bf8:	e020      	b.n	8001c3c <MPU_init_gyro+0xe4>
	}

	switch(gyro_range){
 8001bfa:	78fb      	ldrb	r3, [r7, #3]
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d81b      	bhi.n	8001c38 <MPU_init_gyro+0xe0>
 8001c00:	a201      	add	r2, pc, #4	; (adr r2, 8001c08 <MPU_init_gyro+0xb0>)
 8001c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c06:	bf00      	nop
 8001c08:	08001c19 	.word	0x08001c19
 8001c0c:	08001c21 	.word	0x08001c21
 8001c10:	08001c29 	.word	0x08001c29
 8001c14:	08001c31 	.word	0x08001c31
		case MPU_GYRO_250s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_250 ;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	; (8001c44 <MPU_init_gyro+0xec>)
 8001c1c:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8001c1e:	e00b      	b.n	8001c38 <MPU_init_gyro+0xe0>
		case MPU_GYRO_500s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_500 ;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4a09      	ldr	r2, [pc, #36]	; (8001c48 <MPU_init_gyro+0xf0>)
 8001c24:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8001c26:	e007      	b.n	8001c38 <MPU_init_gyro+0xe0>
		case MPU_GYRO_1000s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_1000 ;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4a08      	ldr	r2, [pc, #32]	; (8001c4c <MPU_init_gyro+0xf4>)
 8001c2c:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8001c2e:	e003      	b.n	8001c38 <MPU_init_gyro+0xe0>
		case MPU_GYRO_2000s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_2000 ;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a07      	ldr	r2, [pc, #28]	; (8001c50 <MPU_init_gyro+0xf8>)
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8001c36:	bf00      	nop
	}
	return mpu->state ;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	795b      	ldrb	r3, [r3, #5]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	3bfa232d 	.word	0x3bfa232d
 8001c48:	3c7a232d 	.word	0x3c7a232d
 8001c4c:	3cf9c190 	.word	0x3cf9c190
 8001c50:	3d79c190 	.word	0x3d79c190

08001c54 <MPU_update_gyro>:
}

/*
 *
 */
sensor_state_e MPU_update_gyro(mpu_t * mpu){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af04      	add	r7, sp, #16
 8001c5a:	6078      	str	r0, [r7, #4]

	if(mpu->state != SENSOR_IDDLE){
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	795b      	ldrb	r3, [r3, #5]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MPU_update_gyro+0x14>
		return SENSOR_ERROR ;
 8001c64:	2305      	movs	r3, #5
 8001c66:	e01d      	b.n	8001ca4 <MPU_update_gyro+0x50>
	}

	//Lit les nouvelles valeurs
	mpu->hal_state = HAL_I2C_Mem_Read(mpu->hi2c, mpu->adresse, MPU6050_GYRO_XOUT_H, I2C_MEMADD_SIZE_8BIT, mpu->gyro_data, 6, 5);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6818      	ldr	r0, [r3, #0]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	79db      	ldrb	r3, [r3, #7]
 8001c70:	b299      	uxth	r1, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3308      	adds	r3, #8
 8001c76:	2205      	movs	r2, #5
 8001c78:	9202      	str	r2, [sp, #8]
 8001c7a:	2206      	movs	r2, #6
 8001c7c:	9201      	str	r2, [sp, #4]
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	2301      	movs	r3, #1
 8001c82:	2243      	movs	r2, #67	; 0x43
 8001c84:	f001 fc8a 	bl	800359c <HAL_I2C_Mem_Read>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	711a      	strb	r2, [r3, #4]

	if(mpu->hal_state != HAL_OK){
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	791b      	ldrb	r3, [r3, #4]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MPU_update_gyro+0x48>
		return SENSOR_ERROR ;
 8001c98:	2305      	movs	r3, #5
 8001c9a:	e003      	b.n	8001ca4 <MPU_update_gyro+0x50>
	}

	convert_gyro(mpu);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f7ff fea5 	bl	80019ec <convert_gyro>
	return SENSOR_IDDLE ;
 8001ca2:	2300      	movs	r3, #0

}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <MPU_dma_transmit_done>:
		mpu->state = SENSOR_ERROR ;

	return mpu->state ;
}

void MPU_dma_transmit_done(mpu_t * mpu){
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
	if(!mpu->dma_state)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	799b      	ldrb	r3, [r3, #6]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d01f      	beq.n	8001cfc <MPU_dma_transmit_done+0x50>
		return ;	//Si pas de lecture dma en cour on ignore

	else if(mpu->dma_state == MPU_DMA_GYRO_IN_PROGRESS)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	799b      	ldrb	r3, [r3, #6]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d103      	bne.n	8001ccc <MPU_dma_transmit_done+0x20>
		convert_gyro(mpu);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff fe91 	bl	80019ec <convert_gyro>
 8001cca:	e006      	b.n	8001cda <MPU_dma_transmit_done+0x2e>
	else if(mpu->dma_state == MPU_DMA_ACC_IN_PROGREE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	799b      	ldrb	r3, [r3, #6]
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d102      	bne.n	8001cda <MPU_dma_transmit_done+0x2e>
		convert_acc(mpu);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff fee1 	bl	8001a9c <convert_acc>
	mpu->end_time_dma = TIME_us();
 8001cda:	f7ff fe1b 	bl	8001914 <TIME_us>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	64da      	str	r2, [r3, #76]	; 0x4c
	mpu->delta_time_dma = mpu->end_time_dma - mpu->start_time_dma ;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cee:	1ad2      	subs	r2, r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	651a      	str	r2, [r3, #80]	; 0x50
	mpu->dma_state = MPU_DMA_IDDLE ;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	719a      	strb	r2, [r3, #6]
 8001cfa:	e000      	b.n	8001cfe <MPU_dma_transmit_done+0x52>
		return ;	//Si pas de lecture dma en cour on ignore
 8001cfc:	bf00      	nop

}
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	607b      	str	r3, [r7, #4]
 8001d0e:	4b10      	ldr	r3, [pc, #64]	; (8001d50 <MX_DMA_Init+0x4c>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	4a0f      	ldr	r2, [pc, #60]	; (8001d50 <MX_DMA_Init+0x4c>)
 8001d14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d18:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1a:	4b0d      	ldr	r3, [pc, #52]	; (8001d50 <MX_DMA_Init+0x4c>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001d26:	2200      	movs	r2, #0
 8001d28:	2100      	movs	r1, #0
 8001d2a:	200b      	movs	r0, #11
 8001d2c:	f000 fd31 	bl	8002792 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001d30:	200b      	movs	r0, #11
 8001d32:	f000 fd4a 	bl	80027ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2100      	movs	r1, #0
 8001d3a:	2011      	movs	r0, #17
 8001d3c:	f000 fd29 	bl	8002792 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001d40:	2011      	movs	r0, #17
 8001d42:	f000 fd42 	bl	80027ca <HAL_NVIC_EnableIRQ>

}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40023800 	.word	0x40023800

08001d54 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5a:	f107 030c 	add.w	r3, r7, #12
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60bb      	str	r3, [r7, #8]
 8001d6e:	4b26      	ldr	r3, [pc, #152]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	4a25      	ldr	r2, [pc, #148]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7a:	4b23      	ldr	r3, [pc, #140]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	607b      	str	r3, [r7, #4]
 8001d8a:	4b1f      	ldr	r3, [pc, #124]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	4a1e      	ldr	r2, [pc, #120]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001d90:	f043 0308 	orr.w	r3, r3, #8
 8001d94:	6313      	str	r3, [r2, #48]	; 0x30
 8001d96:	4b1c      	ldr	r3, [pc, #112]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	f003 0308 	and.w	r3, r3, #8
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	603b      	str	r3, [r7, #0]
 8001da6:	4b18      	ldr	r3, [pc, #96]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a17      	ldr	r2, [pc, #92]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001dac:	f043 0302 	orr.w	r3, r3, #2
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <MX_GPIO_Init+0xb4>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	603b      	str	r3, [r7, #0]
 8001dbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_2_Pin|LED_1_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001dc4:	4811      	ldr	r0, [pc, #68]	; (8001e0c <MX_GPIO_Init+0xb8>)
 8001dc6:	f001 f99d 	bl	8003104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	4619      	mov	r1, r3
 8001ddc:	480c      	ldr	r0, [pc, #48]	; (8001e10 <MX_GPIO_Init+0xbc>)
 8001dde:	f000 fff7 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LED_2_Pin|LED_1_Pin|LED_3_Pin|LED_4_Pin;
 8001de2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001de6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de8:	2301      	movs	r3, #1
 8001dea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001df4:	f107 030c 	add.w	r3, r7, #12
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4804      	ldr	r0, [pc, #16]	; (8001e0c <MX_GPIO_Init+0xb8>)
 8001dfc:	f000 ffe8 	bl	8002dd0 <HAL_GPIO_Init>

}
 8001e00:	bf00      	nop
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40020c00 	.word	0x40020c00
 8001e10:	40020000 	.word	0x40020000

08001e14 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001e18:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e1a:	4a13      	ldr	r2, [pc, #76]	; (8001e68 <MX_I2C1_Init+0x54>)
 8001e1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001e1e:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e20:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <MX_I2C1_Init+0x58>)
 8001e22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e24:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e30:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e38:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e4a:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e50:	4804      	ldr	r0, [pc, #16]	; (8001e64 <MX_I2C1_Init+0x50>)
 8001e52:	f001 f971 	bl	8003138 <HAL_I2C_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e5c:	f000 f96a 	bl	8002134 <Error_Handler>
  }

}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	2000089c 	.word	0x2000089c
 8001e68:	40005400 	.word	0x40005400
 8001e6c:	00061a80 	.word	0x00061a80

08001e70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a48      	ldr	r2, [pc, #288]	; (8001fb0 <HAL_I2C_MspInit+0x140>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	f040 8089 	bne.w	8001fa6 <HAL_I2C_MspInit+0x136>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e94:	2300      	movs	r3, #0
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	4b46      	ldr	r3, [pc, #280]	; (8001fb4 <HAL_I2C_MspInit+0x144>)
 8001e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9c:	4a45      	ldr	r2, [pc, #276]	; (8001fb4 <HAL_I2C_MspInit+0x144>)
 8001e9e:	f043 0302 	orr.w	r3, r3, #2
 8001ea2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea4:	4b43      	ldr	r3, [pc, #268]	; (8001fb4 <HAL_I2C_MspInit+0x144>)
 8001ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	613b      	str	r3, [r7, #16]
 8001eae:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eb0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001eb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eb6:	2312      	movs	r3, #18
 8001eb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec6:	f107 0314 	add.w	r3, r7, #20
 8001eca:	4619      	mov	r1, r3
 8001ecc:	483a      	ldr	r0, [pc, #232]	; (8001fb8 <HAL_I2C_MspInit+0x148>)
 8001ece:	f000 ff7f 	bl	8002dd0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	4b37      	ldr	r3, [pc, #220]	; (8001fb4 <HAL_I2C_MspInit+0x144>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eda:	4a36      	ldr	r2, [pc, #216]	; (8001fb4 <HAL_I2C_MspInit+0x144>)
 8001edc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee2:	4b34      	ldr	r3, [pc, #208]	; (8001fb4 <HAL_I2C_MspInit+0x144>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001eee:	4b33      	ldr	r3, [pc, #204]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001ef0:	4a33      	ldr	r2, [pc, #204]	; (8001fc0 <HAL_I2C_MspInit+0x150>)
 8001ef2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001ef4:	4b31      	ldr	r3, [pc, #196]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001ef6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001efa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001efc:	4b2f      	ldr	r3, [pc, #188]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f02:	4b2e      	ldr	r3, [pc, #184]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f08:	4b2c      	ldr	r3, [pc, #176]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f0e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f10:	4b2a      	ldr	r3, [pc, #168]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f16:	4b29      	ldr	r3, [pc, #164]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001f1c:	4b27      	ldr	r3, [pc, #156]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f22:	4b26      	ldr	r3, [pc, #152]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f28:	4b24      	ldr	r3, [pc, #144]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001f2e:	4823      	ldr	r0, [pc, #140]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f30:	f000 fc66 	bl	8002800 <HAL_DMA_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8001f3a:	f000 f8fb 	bl	8002134 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a1e      	ldr	r2, [pc, #120]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f42:	639a      	str	r2, [r3, #56]	; 0x38
 8001f44:	4a1d      	ldr	r2, [pc, #116]	; (8001fbc <HAL_I2C_MspInit+0x14c>)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001f4a:	4b1e      	ldr	r3, [pc, #120]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f4c:	4a1e      	ldr	r2, [pc, #120]	; (8001fc8 <HAL_I2C_MspInit+0x158>)
 8001f4e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001f50:	4b1c      	ldr	r3, [pc, #112]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f52:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f56:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f5a:	2240      	movs	r2, #64	; 0x40
 8001f5c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f5e:	4b19      	ldr	r3, [pc, #100]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f64:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f6a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f6c:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f72:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001f78:	4b12      	ldr	r3, [pc, #72]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f7e:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f84:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001f8a:	480e      	ldr	r0, [pc, #56]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f8c:	f000 fc38 	bl	8002800 <HAL_DMA_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8001f96:	f000 f8cd 	bl	8002134 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a09      	ldr	r2, [pc, #36]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001f9e:	635a      	str	r2, [r3, #52]	; 0x34
 8001fa0:	4a08      	ldr	r2, [pc, #32]	; (8001fc4 <HAL_I2C_MspInit+0x154>)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001fa6:	bf00      	nop
 8001fa8:	3728      	adds	r7, #40	; 0x28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40005400 	.word	0x40005400
 8001fb4:	40023800 	.word	0x40023800
 8001fb8:	40020400 	.word	0x40020400
 8001fbc:	200008f0 	.word	0x200008f0
 8001fc0:	40026010 	.word	0x40026010
 8001fc4:	2000083c 	.word	0x2000083c
 8001fc8:	400260a0 	.word	0x400260a0

08001fcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b0a6      	sub	sp, #152	; 0x98
 8001fd0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fd2:	f000 fa91 	bl	80024f8 <HAL_Init>
  system_t sys ;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fd6:	f000 f843 	bl	8002060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fda:	f7ff febb 	bl	8001d54 <MX_GPIO_Init>
  MX_DMA_Init();
 8001fde:	f7ff fe91 	bl	8001d04 <MX_DMA_Init>
  MX_I2C1_Init();
 8001fe2:	f7ff ff17 	bl	8001e14 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001fe6:	f000 f9eb 	bl	80023c0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001fea:	f000 f977 	bl	80022dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */



  SCHEDULER_init(&sys);
 8001fee:	463b      	mov	r3, r7
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff f9e5 	bl	80013c0 <SCHEDULER_init>
  EVENT_init(&sys, &htim2);
 8001ff6:	463b      	mov	r3, r7
 8001ff8:	4916      	ldr	r1, [pc, #88]	; (8002054 <main+0x88>)
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff f8ec 	bl	80011d8 <EVENT_init>

  LED_SEQUENCE_init(&sys.led, LED_1_GPIO_Port, LED_1_Pin, SEQUENCE_LED_1, 200, 12, 1);
 8002000:	4638      	mov	r0, r7
 8002002:	2301      	movs	r3, #1
 8002004:	9302      	str	r3, [sp, #8]
 8002006:	230c      	movs	r3, #12
 8002008:	9301      	str	r3, [sp, #4]
 800200a:	23c8      	movs	r3, #200	; 0xc8
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	f640 2328 	movw	r3, #2600	; 0xa28
 8002012:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002016:	4910      	ldr	r1, [pc, #64]	; (8002058 <main+0x8c>)
 8002018:	f003 fefe 	bl	8005e18 <LED_SEQUENCE_init>

  MPU_init(&sys.sensors.mpu, &hi2c1);
 800201c:	463b      	mov	r3, r7
 800201e:	3334      	adds	r3, #52	; 0x34
 8002020:	490e      	ldr	r1, [pc, #56]	; (800205c <main+0x90>)
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fd44 	bl	8001ab0 <MPU_init>
  GYRO_init(&sys.sensors.gyro, &sys.sensors.mpu);
 8002028:	463b      	mov	r3, r7
 800202a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800202e:	463b      	mov	r3, r7
 8002030:	331c      	adds	r3, #28
 8002032:	4611      	mov	r1, r2
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff fc9b 	bl	8001970 <GYRO_init>
  if(sys.sensors.gyro.state != SENSOR_IDDLE)
 800203a:	7f7b      	ldrb	r3, [r7, #29]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <main+0x80>
	  LED_SEQUENCE_set_sequence(&sys.led, SEQUENCE_LED_2);
 8002040:	463b      	mov	r3, r7
 8002042:	f640 21bc 	movw	r1, #2748	; 0xabc
 8002046:	4618      	mov	r0, r3
 8002048:	f003 ff13 	bl	8005e72 <LED_SEQUENCE_set_sequence>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  SCHEDULER_run();
 800204c:	f7ff f9ca 	bl	80013e4 <SCHEDULER_run>
 8002050:	e7fc      	b.n	800204c <main+0x80>
 8002052:	bf00      	nop
 8002054:	20000950 	.word	0x20000950
 8002058:	40020c00 	.word	0x40020c00
 800205c:	2000089c 	.word	0x2000089c

08002060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b094      	sub	sp, #80	; 0x50
 8002064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002066:	f107 0320 	add.w	r3, r7, #32
 800206a:	2230      	movs	r2, #48	; 0x30
 800206c:	2100      	movs	r1, #0
 800206e:	4618      	mov	r0, r3
 8002070:	f003 ffaf 	bl	8005fd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002074:	f107 030c 	add.w	r3, r7, #12
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002084:	2300      	movs	r3, #0
 8002086:	60bb      	str	r3, [r7, #8]
 8002088:	4b28      	ldr	r3, [pc, #160]	; (800212c <SystemClock_Config+0xcc>)
 800208a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208c:	4a27      	ldr	r2, [pc, #156]	; (800212c <SystemClock_Config+0xcc>)
 800208e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002092:	6413      	str	r3, [r2, #64]	; 0x40
 8002094:	4b25      	ldr	r3, [pc, #148]	; (800212c <SystemClock_Config+0xcc>)
 8002096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020a0:	2300      	movs	r3, #0
 80020a2:	607b      	str	r3, [r7, #4]
 80020a4:	4b22      	ldr	r3, [pc, #136]	; (8002130 <SystemClock_Config+0xd0>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a21      	ldr	r2, [pc, #132]	; (8002130 <SystemClock_Config+0xd0>)
 80020aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020ae:	6013      	str	r3, [r2, #0]
 80020b0:	4b1f      	ldr	r3, [pc, #124]	; (8002130 <SystemClock_Config+0xd0>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020b8:	607b      	str	r3, [r7, #4]
 80020ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020bc:	2302      	movs	r3, #2
 80020be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020c0:	2301      	movs	r3, #1
 80020c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020c4:	2310      	movs	r3, #16
 80020c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020c8:	2302      	movs	r3, #2
 80020ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020cc:	2300      	movs	r3, #0
 80020ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020d0:	2308      	movs	r3, #8
 80020d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80020d4:	23a8      	movs	r3, #168	; 0xa8
 80020d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020d8:	2302      	movs	r3, #2
 80020da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80020dc:	2304      	movs	r3, #4
 80020de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020e0:	f107 0320 	add.w	r3, r7, #32
 80020e4:	4618      	mov	r0, r3
 80020e6:	f002 f909 	bl	80042fc <HAL_RCC_OscConfig>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80020f0:	f000 f820 	bl	8002134 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020f4:	230f      	movs	r3, #15
 80020f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020f8:	2302      	movs	r3, #2
 80020fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002100:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002104:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002106:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800210a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800210c:	f107 030c 	add.w	r3, r7, #12
 8002110:	2105      	movs	r1, #5
 8002112:	4618      	mov	r0, r3
 8002114:	f002 fb62 	bl	80047dc <HAL_RCC_ClockConfig>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800211e:	f000 f809 	bl	8002134 <Error_Handler>
  }
}
 8002122:	bf00      	nop
 8002124:	3750      	adds	r7, #80	; 0x50
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800
 8002130:	40007000 	.word	0x40007000

08002134 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
	...

08002144 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	4b10      	ldr	r3, [pc, #64]	; (8002190 <HAL_MspInit+0x4c>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	4a0f      	ldr	r2, [pc, #60]	; (8002190 <HAL_MspInit+0x4c>)
 8002154:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002158:	6453      	str	r3, [r2, #68]	; 0x44
 800215a:	4b0d      	ldr	r3, [pc, #52]	; (8002190 <HAL_MspInit+0x4c>)
 800215c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	603b      	str	r3, [r7, #0]
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <HAL_MspInit+0x4c>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	4a08      	ldr	r2, [pc, #32]	; (8002190 <HAL_MspInit+0x4c>)
 8002170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002174:	6413      	str	r3, [r2, #64]	; 0x40
 8002176:	4b06      	ldr	r3, [pc, #24]	; (8002190 <HAL_MspInit+0x4c>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800

08002194 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021a6:	e7fe      	b.n	80021a6 <HardFault_Handler+0x4>

080021a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021ac:	e7fe      	b.n	80021ac <MemManage_Handler+0x4>

080021ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021b2:	e7fe      	b.n	80021b2 <BusFault_Handler+0x4>

080021b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b8:	e7fe      	b.n	80021b8 <UsageFault_Handler+0x4>

080021ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021d6:	b480      	push	{r7}
 80021d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021e8:	f000 f9d8 	bl	800259c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021ec:	bf00      	nop
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80021f4:	4802      	ldr	r0, [pc, #8]	; (8002200 <DMA1_Stream0_IRQHandler+0x10>)
 80021f6:	f000 fbb1 	bl	800295c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200008f0 	.word	0x200008f0

08002204 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002208:	4802      	ldr	r0, [pc, #8]	; (8002214 <DMA1_Stream6_IRQHandler+0x10>)
 800220a:	f000 fba7 	bl	800295c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	2000083c 	.word	0x2000083c

08002218 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800221c:	4802      	ldr	r0, [pc, #8]	; (8002228 <TIM2_IRQHandler+0x10>)
 800221e:	f002 fcf8 	bl	8004c12 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000950 	.word	0x20000950

0800222c <HAL_TIM_PeriodElapsedCallback>:
		__enable_irq();
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	EVENT_timmer_callback(htim);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7fe ffb5 	bl	80011a4 <EVENT_timmer_callback>
}
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800224c:	4a14      	ldr	r2, [pc, #80]	; (80022a0 <_sbrk+0x5c>)
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <_sbrk+0x60>)
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <_sbrk+0x64>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d102      	bne.n	8002266 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002260:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <_sbrk+0x64>)
 8002262:	4a12      	ldr	r2, [pc, #72]	; (80022ac <_sbrk+0x68>)
 8002264:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002266:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	429a      	cmp	r2, r3
 8002272:	d207      	bcs.n	8002284 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002274:	f003 fe6a 	bl	8005f4c <__errno>
 8002278:	4602      	mov	r2, r0
 800227a:	230c      	movs	r3, #12
 800227c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
 8002282:	e009      	b.n	8002298 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002284:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <_sbrk+0x64>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <_sbrk+0x64>)
 8002294:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002296:	68fb      	ldr	r3, [r7, #12]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20020000 	.word	0x20020000
 80022a4:	00000400 	.word	0x00000400
 80022a8:	2000082c 	.word	0x2000082c
 80022ac:	200009d8 	.word	0x200009d8

080022b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022b4:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <SystemInit+0x28>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	4a07      	ldr	r2, [pc, #28]	; (80022d8 <SystemInit+0x28>)
 80022bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022c4:	4b04      	ldr	r3, [pc, #16]	; (80022d8 <SystemInit+0x28>)
 80022c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022ca:	609a      	str	r2, [r3, #8]
#endif
}
 80022cc:	bf00      	nop
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	e000ed00 	.word	0xe000ed00

080022dc <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022e2:	f107 0308 	add.w	r3, r7, #8
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	605a      	str	r2, [r3, #4]
 80022ec:	609a      	str	r2, [r3, #8]
 80022ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022f0:	463b      	mov	r3, r7
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80022f8:	4b1d      	ldr	r3, [pc, #116]	; (8002370 <MX_TIM2_Init+0x94>)
 80022fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8002300:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <MX_TIM2_Init+0x94>)
 8002302:	22a7      	movs	r2, #167	; 0xa7
 8002304:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002306:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <MX_TIM2_Init+0x94>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800230c:	4b18      	ldr	r3, [pc, #96]	; (8002370 <MX_TIM2_Init+0x94>)
 800230e:	2209      	movs	r2, #9
 8002310:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002312:	4b17      	ldr	r3, [pc, #92]	; (8002370 <MX_TIM2_Init+0x94>)
 8002314:	2200      	movs	r2, #0
 8002316:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002318:	4b15      	ldr	r3, [pc, #84]	; (8002370 <MX_TIM2_Init+0x94>)
 800231a:	2280      	movs	r2, #128	; 0x80
 800231c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800231e:	4814      	ldr	r0, [pc, #80]	; (8002370 <MX_TIM2_Init+0x94>)
 8002320:	f002 fc28 	bl	8004b74 <HAL_TIM_Base_Init>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800232a:	f7ff ff03 	bl	8002134 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800232e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002332:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002334:	f107 0308 	add.w	r3, r7, #8
 8002338:	4619      	mov	r1, r3
 800233a:	480d      	ldr	r0, [pc, #52]	; (8002370 <MX_TIM2_Init+0x94>)
 800233c:	f002 fd71 	bl	8004e22 <HAL_TIM_ConfigClockSource>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8002346:	f7ff fef5 	bl	8002134 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800234a:	2300      	movs	r3, #0
 800234c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800234e:	2300      	movs	r3, #0
 8002350:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002352:	463b      	mov	r3, r7
 8002354:	4619      	mov	r1, r3
 8002356:	4806      	ldr	r0, [pc, #24]	; (8002370 <MX_TIM2_Init+0x94>)
 8002358:	f002 ff7c 	bl	8005254 <HAL_TIMEx_MasterConfigSynchronization>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002362:	f7ff fee7 	bl	8002134 <Error_Handler>
  }

}
 8002366:	bf00      	nop
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000950 	.word	0x20000950

08002374 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002384:	d115      	bne.n	80023b2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	4b0c      	ldr	r3, [pc, #48]	; (80023bc <HAL_TIM_Base_MspInit+0x48>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	4a0b      	ldr	r2, [pc, #44]	; (80023bc <HAL_TIM_Base_MspInit+0x48>)
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	6413      	str	r3, [r2, #64]	; 0x40
 8002396:	4b09      	ldr	r3, [pc, #36]	; (80023bc <HAL_TIM_Base_MspInit+0x48>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023a2:	2200      	movs	r2, #0
 80023a4:	2100      	movs	r1, #0
 80023a6:	201c      	movs	r0, #28
 80023a8:	f000 f9f3 	bl	8002792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023ac:	201c      	movs	r0, #28
 80023ae:	f000 fa0c 	bl	80027ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80023b2:	bf00      	nop
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40023800 	.word	0x40023800

080023c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80023c4:	4b11      	ldr	r3, [pc, #68]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023c6:	4a12      	ldr	r2, [pc, #72]	; (8002410 <MX_USART1_UART_Init+0x50>)
 80023c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 80023ca:	4b10      	ldr	r3, [pc, #64]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023cc:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80023d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023d2:	4b0e      	ldr	r3, [pc, #56]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023d8:	4b0c      	ldr	r3, [pc, #48]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023de:	4b0b      	ldr	r3, [pc, #44]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023e4:	4b09      	ldr	r3, [pc, #36]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023e6:	220c      	movs	r2, #12
 80023e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ea:	4b08      	ldr	r3, [pc, #32]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023f6:	4805      	ldr	r0, [pc, #20]	; (800240c <MX_USART1_UART_Init+0x4c>)
 80023f8:	f002 ffbc 	bl	8005374 <HAL_UART_Init>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002402:	f7ff fe97 	bl	8002134 <Error_Handler>
  }

}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000990 	.word	0x20000990
 8002410:	40011000 	.word	0x40011000

08002414 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b08a      	sub	sp, #40	; 0x28
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800241c:	f107 0314 	add.w	r3, r7, #20
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
 800242a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a19      	ldr	r2, [pc, #100]	; (8002498 <HAL_UART_MspInit+0x84>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d12b      	bne.n	800248e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	613b      	str	r3, [r7, #16]
 800243a:	4b18      	ldr	r3, [pc, #96]	; (800249c <HAL_UART_MspInit+0x88>)
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	4a17      	ldr	r2, [pc, #92]	; (800249c <HAL_UART_MspInit+0x88>)
 8002440:	f043 0310 	orr.w	r3, r3, #16
 8002444:	6453      	str	r3, [r2, #68]	; 0x44
 8002446:	4b15      	ldr	r3, [pc, #84]	; (800249c <HAL_UART_MspInit+0x88>)
 8002448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244a:	f003 0310 	and.w	r3, r3, #16
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	4b11      	ldr	r3, [pc, #68]	; (800249c <HAL_UART_MspInit+0x88>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	4a10      	ldr	r2, [pc, #64]	; (800249c <HAL_UART_MspInit+0x88>)
 800245c:	f043 0302 	orr.w	r3, r3, #2
 8002460:	6313      	str	r3, [r2, #48]	; 0x30
 8002462:	4b0e      	ldr	r3, [pc, #56]	; (800249c <HAL_UART_MspInit+0x88>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800246e:	23c0      	movs	r3, #192	; 0xc0
 8002470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002472:	2302      	movs	r3, #2
 8002474:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800247a:	2303      	movs	r3, #3
 800247c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800247e:	2307      	movs	r3, #7
 8002480:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002482:	f107 0314 	add.w	r3, r7, #20
 8002486:	4619      	mov	r1, r3
 8002488:	4805      	ldr	r0, [pc, #20]	; (80024a0 <HAL_UART_MspInit+0x8c>)
 800248a:	f000 fca1 	bl	8002dd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800248e:	bf00      	nop
 8002490:	3728      	adds	r7, #40	; 0x28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40011000 	.word	0x40011000
 800249c:	40023800 	.word	0x40023800
 80024a0:	40020400 	.word	0x40020400

080024a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80024a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80024aa:	e003      	b.n	80024b4 <LoopCopyDataInit>

080024ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80024ac:	4b0c      	ldr	r3, [pc, #48]	; (80024e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80024ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80024b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80024b2:	3104      	adds	r1, #4

080024b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80024b4:	480b      	ldr	r0, [pc, #44]	; (80024e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80024b6:	4b0c      	ldr	r3, [pc, #48]	; (80024e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80024b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80024ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80024bc:	d3f6      	bcc.n	80024ac <CopyDataInit>
  ldr  r2, =_sbss
 80024be:	4a0b      	ldr	r2, [pc, #44]	; (80024ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80024c0:	e002      	b.n	80024c8 <LoopFillZerobss>

080024c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80024c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80024c4:	f842 3b04 	str.w	r3, [r2], #4

080024c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80024c8:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80024ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80024cc:	d3f9      	bcc.n	80024c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024ce:	f7ff feef 	bl	80022b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024d2:	f003 fd41 	bl	8005f58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024d6:	f7ff fd79 	bl	8001fcc <main>
  bx  lr    
 80024da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80024e0:	08008b80 	.word	0x08008b80
  ldr  r0, =_sdata
 80024e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024e8:	200007d4 	.word	0x200007d4
  ldr  r2, =_sbss
 80024ec:	200007d4 	.word	0x200007d4
  ldr  r3, = _ebss
 80024f0:	200009d8 	.word	0x200009d8

080024f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024f4:	e7fe      	b.n	80024f4 <ADC_IRQHandler>
	...

080024f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024fc:	4b0e      	ldr	r3, [pc, #56]	; (8002538 <HAL_Init+0x40>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a0d      	ldr	r2, [pc, #52]	; (8002538 <HAL_Init+0x40>)
 8002502:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002506:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002508:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <HAL_Init+0x40>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0a      	ldr	r2, [pc, #40]	; (8002538 <HAL_Init+0x40>)
 800250e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002512:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <HAL_Init+0x40>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a07      	ldr	r2, [pc, #28]	; (8002538 <HAL_Init+0x40>)
 800251a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800251e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002520:	2003      	movs	r0, #3
 8002522:	f000 f92b 	bl	800277c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002526:	2000      	movs	r0, #0
 8002528:	f000 f808 	bl	800253c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800252c:	f7ff fe0a 	bl	8002144 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40023c00 	.word	0x40023c00

0800253c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002544:	4b12      	ldr	r3, [pc, #72]	; (8002590 <HAL_InitTick+0x54>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4b12      	ldr	r3, [pc, #72]	; (8002594 <HAL_InitTick+0x58>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	4619      	mov	r1, r3
 800254e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002552:	fbb3 f3f1 	udiv	r3, r3, r1
 8002556:	fbb2 f3f3 	udiv	r3, r2, r3
 800255a:	4618      	mov	r0, r3
 800255c:	f000 f943 	bl	80027e6 <HAL_SYSTICK_Config>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e00e      	b.n	8002588 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b0f      	cmp	r3, #15
 800256e:	d80a      	bhi.n	8002586 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002570:	2200      	movs	r2, #0
 8002572:	6879      	ldr	r1, [r7, #4]
 8002574:	f04f 30ff 	mov.w	r0, #4294967295
 8002578:	f000 f90b 	bl	8002792 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800257c:	4a06      	ldr	r2, [pc, #24]	; (8002598 <HAL_InitTick+0x5c>)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	e000      	b.n	8002588 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
}
 8002588:	4618      	mov	r0, r3
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	200005f8 	.word	0x200005f8
 8002594:	20000600 	.word	0x20000600
 8002598:	200005fc 	.word	0x200005fc

0800259c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025a0:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_IncTick+0x20>)
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	461a      	mov	r2, r3
 80025a6:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <HAL_IncTick+0x24>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4413      	add	r3, r2
 80025ac:	4a04      	ldr	r2, [pc, #16]	; (80025c0 <HAL_IncTick+0x24>)
 80025ae:	6013      	str	r3, [r2, #0]
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	20000600 	.word	0x20000600
 80025c0:	200009d0 	.word	0x200009d0

080025c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  return uwTick;
 80025c8:	4b03      	ldr	r3, [pc, #12]	; (80025d8 <HAL_GetTick+0x14>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	200009d0 	.word	0x200009d0

080025dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <__NVIC_SetPriorityGrouping+0x44>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025f8:	4013      	ands	r3, r2
 80025fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002604:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002608:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800260c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800260e:	4a04      	ldr	r2, [pc, #16]	; (8002620 <__NVIC_SetPriorityGrouping+0x44>)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	60d3      	str	r3, [r2, #12]
}
 8002614:	bf00      	nop
 8002616:	3714      	adds	r7, #20
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002628:	4b04      	ldr	r3, [pc, #16]	; (800263c <__NVIC_GetPriorityGrouping+0x18>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	0a1b      	lsrs	r3, r3, #8
 800262e:	f003 0307 	and.w	r3, r3, #7
}
 8002632:	4618      	mov	r0, r3
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	2b00      	cmp	r3, #0
 8002650:	db0b      	blt.n	800266a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002652:	79fb      	ldrb	r3, [r7, #7]
 8002654:	f003 021f 	and.w	r2, r3, #31
 8002658:	4907      	ldr	r1, [pc, #28]	; (8002678 <__NVIC_EnableIRQ+0x38>)
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	095b      	lsrs	r3, r3, #5
 8002660:	2001      	movs	r0, #1
 8002662:	fa00 f202 	lsl.w	r2, r0, r2
 8002666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	e000e100 	.word	0xe000e100

0800267c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	6039      	str	r1, [r7, #0]
 8002686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268c:	2b00      	cmp	r3, #0
 800268e:	db0a      	blt.n	80026a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	b2da      	uxtb	r2, r3
 8002694:	490c      	ldr	r1, [pc, #48]	; (80026c8 <__NVIC_SetPriority+0x4c>)
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	0112      	lsls	r2, r2, #4
 800269c:	b2d2      	uxtb	r2, r2
 800269e:	440b      	add	r3, r1
 80026a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a4:	e00a      	b.n	80026bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	b2da      	uxtb	r2, r3
 80026aa:	4908      	ldr	r1, [pc, #32]	; (80026cc <__NVIC_SetPriority+0x50>)
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	f003 030f 	and.w	r3, r3, #15
 80026b2:	3b04      	subs	r3, #4
 80026b4:	0112      	lsls	r2, r2, #4
 80026b6:	b2d2      	uxtb	r2, r2
 80026b8:	440b      	add	r3, r1
 80026ba:	761a      	strb	r2, [r3, #24]
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	e000e100 	.word	0xe000e100
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b089      	sub	sp, #36	; 0x24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	f1c3 0307 	rsb	r3, r3, #7
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	bf28      	it	cs
 80026ee:	2304      	movcs	r3, #4
 80026f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	3304      	adds	r3, #4
 80026f6:	2b06      	cmp	r3, #6
 80026f8:	d902      	bls.n	8002700 <NVIC_EncodePriority+0x30>
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	3b03      	subs	r3, #3
 80026fe:	e000      	b.n	8002702 <NVIC_EncodePriority+0x32>
 8002700:	2300      	movs	r3, #0
 8002702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002704:	f04f 32ff 	mov.w	r2, #4294967295
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43da      	mvns	r2, r3
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	401a      	ands	r2, r3
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002718:	f04f 31ff 	mov.w	r1, #4294967295
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	fa01 f303 	lsl.w	r3, r1, r3
 8002722:	43d9      	mvns	r1, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002728:	4313      	orrs	r3, r2
         );
}
 800272a:	4618      	mov	r0, r3
 800272c:	3724      	adds	r7, #36	; 0x24
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
	...

08002738 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3b01      	subs	r3, #1
 8002744:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002748:	d301      	bcc.n	800274e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800274a:	2301      	movs	r3, #1
 800274c:	e00f      	b.n	800276e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800274e:	4a0a      	ldr	r2, [pc, #40]	; (8002778 <SysTick_Config+0x40>)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3b01      	subs	r3, #1
 8002754:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002756:	210f      	movs	r1, #15
 8002758:	f04f 30ff 	mov.w	r0, #4294967295
 800275c:	f7ff ff8e 	bl	800267c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002760:	4b05      	ldr	r3, [pc, #20]	; (8002778 <SysTick_Config+0x40>)
 8002762:	2200      	movs	r2, #0
 8002764:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002766:	4b04      	ldr	r3, [pc, #16]	; (8002778 <SysTick_Config+0x40>)
 8002768:	2207      	movs	r2, #7
 800276a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	e000e010 	.word	0xe000e010

0800277c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff ff29 	bl	80025dc <__NVIC_SetPriorityGrouping>
}
 800278a:	bf00      	nop
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002792:	b580      	push	{r7, lr}
 8002794:	b086      	sub	sp, #24
 8002796:	af00      	add	r7, sp, #0
 8002798:	4603      	mov	r3, r0
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	607a      	str	r2, [r7, #4]
 800279e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027a0:	2300      	movs	r3, #0
 80027a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027a4:	f7ff ff3e 	bl	8002624 <__NVIC_GetPriorityGrouping>
 80027a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	68b9      	ldr	r1, [r7, #8]
 80027ae:	6978      	ldr	r0, [r7, #20]
 80027b0:	f7ff ff8e 	bl	80026d0 <NVIC_EncodePriority>
 80027b4:	4602      	mov	r2, r0
 80027b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ba:	4611      	mov	r1, r2
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff ff5d 	bl	800267c <__NVIC_SetPriority>
}
 80027c2:	bf00      	nop
 80027c4:	3718      	adds	r7, #24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b082      	sub	sp, #8
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	4603      	mov	r3, r0
 80027d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff ff31 	bl	8002640 <__NVIC_EnableIRQ>
}
 80027de:	bf00      	nop
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b082      	sub	sp, #8
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff ffa2 	bl	8002738 <SysTick_Config>
 80027f4:	4603      	mov	r3, r0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
	...

08002800 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002808:	2300      	movs	r3, #0
 800280a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800280c:	f7ff feda 	bl	80025c4 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e099      	b.n	8002950 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0201 	bic.w	r2, r2, #1
 800283a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800283c:	e00f      	b.n	800285e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800283e:	f7ff fec1 	bl	80025c4 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b05      	cmp	r3, #5
 800284a:	d908      	bls.n	800285e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2220      	movs	r2, #32
 8002850:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2203      	movs	r2, #3
 8002856:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e078      	b.n	8002950 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1e8      	bne.n	800283e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002874:	697a      	ldr	r2, [r7, #20]
 8002876:	4b38      	ldr	r3, [pc, #224]	; (8002958 <HAL_DMA_Init+0x158>)
 8002878:	4013      	ands	r3, r2
 800287a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800288a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	691b      	ldr	r3, [r3, #16]
 8002890:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002896:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d107      	bne.n	80028c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c0:	4313      	orrs	r3, r2
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	f023 0307 	bic.w	r3, r3, #7
 80028de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e4:	697a      	ldr	r2, [r7, #20]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d117      	bne.n	8002922 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00e      	beq.n	8002922 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f9e9 	bl	8002cdc <DMA_CheckFifoParam>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d008      	beq.n	8002922 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2240      	movs	r2, #64	; 0x40
 8002914:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800291e:	2301      	movs	r3, #1
 8002920:	e016      	b.n	8002950 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	697a      	ldr	r2, [r7, #20]
 8002928:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f9a0 	bl	8002c70 <DMA_CalcBaseAndBitshift>
 8002930:	4603      	mov	r3, r0
 8002932:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002938:	223f      	movs	r2, #63	; 0x3f
 800293a:	409a      	lsls	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	f010803f 	.word	0xf010803f

0800295c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002964:	2300      	movs	r3, #0
 8002966:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002968:	4b92      	ldr	r3, [pc, #584]	; (8002bb4 <HAL_DMA_IRQHandler+0x258>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a92      	ldr	r2, [pc, #584]	; (8002bb8 <HAL_DMA_IRQHandler+0x25c>)
 800296e:	fba2 2303 	umull	r2, r3, r2, r3
 8002972:	0a9b      	lsrs	r3, r3, #10
 8002974:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002986:	2208      	movs	r2, #8
 8002988:	409a      	lsls	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	4013      	ands	r3, r2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d01a      	beq.n	80029c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	2b00      	cmp	r3, #0
 800299e:	d013      	beq.n	80029c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0204 	bic.w	r2, r2, #4
 80029ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b4:	2208      	movs	r2, #8
 80029b6:	409a      	lsls	r2, r3
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029c0:	f043 0201 	orr.w	r2, r3, #1
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029cc:	2201      	movs	r2, #1
 80029ce:	409a      	lsls	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d012      	beq.n	80029fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00b      	beq.n	80029fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ea:	2201      	movs	r2, #1
 80029ec:	409a      	lsls	r2, r3
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029f6:	f043 0202 	orr.w	r2, r3, #2
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a02:	2204      	movs	r2, #4
 8002a04:	409a      	lsls	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d012      	beq.n	8002a34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00b      	beq.n	8002a34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a20:	2204      	movs	r2, #4
 8002a22:	409a      	lsls	r2, r3
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a2c:	f043 0204 	orr.w	r2, r3, #4
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a38:	2210      	movs	r2, #16
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d043      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d03c      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	2210      	movs	r2, #16
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d018      	beq.n	8002a9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d108      	bne.n	8002a8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d024      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
 8002a8a:	e01f      	b.n	8002acc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01b      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	4798      	blx	r3
 8002a9c:	e016      	b.n	8002acc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d107      	bne.n	8002abc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 0208 	bic.w	r2, r2, #8
 8002aba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 808e 	beq.w	8002bfa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0310 	and.w	r3, r3, #16
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 8086 	beq.w	8002bfa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af2:	2220      	movs	r2, #32
 8002af4:	409a      	lsls	r2, r3
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b05      	cmp	r3, #5
 8002b04:	d136      	bne.n	8002b74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 0216 	bic.w	r2, r2, #22
 8002b14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695a      	ldr	r2, [r3, #20]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d103      	bne.n	8002b36 <HAL_DMA_IRQHandler+0x1da>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0208 	bic.w	r2, r2, #8
 8002b44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4a:	223f      	movs	r2, #63	; 0x3f
 8002b4c:	409a      	lsls	r2, r3
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d07d      	beq.n	8002c66 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	4798      	blx	r3
        }
        return;
 8002b72:	e078      	b.n	8002c66 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d01c      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d108      	bne.n	8002ba2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d030      	beq.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	4798      	blx	r3
 8002ba0:	e02b      	b.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d027      	beq.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	4798      	blx	r3
 8002bb2:	e022      	b.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
 8002bb4:	200005f8 	.word	0x200005f8
 8002bb8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10f      	bne.n	8002bea <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0210 	bic.w	r2, r2, #16
 8002bd8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2201      	movs	r2, #1
 8002be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d032      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d022      	beq.n	8002c54 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2205      	movs	r2, #5
 8002c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f022 0201 	bic.w	r2, r2, #1
 8002c24:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d307      	bcc.n	8002c42 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1f2      	bne.n	8002c26 <HAL_DMA_IRQHandler+0x2ca>
 8002c40:	e000      	b.n	8002c44 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002c42:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d005      	beq.n	8002c68 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
 8002c64:	e000      	b.n	8002c68 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002c66:	bf00      	nop
    }
  }
}
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop

08002c70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	3b10      	subs	r3, #16
 8002c80:	4a14      	ldr	r2, [pc, #80]	; (8002cd4 <DMA_CalcBaseAndBitshift+0x64>)
 8002c82:	fba2 2303 	umull	r2, r3, r2, r3
 8002c86:	091b      	lsrs	r3, r3, #4
 8002c88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c8a:	4a13      	ldr	r2, [pc, #76]	; (8002cd8 <DMA_CalcBaseAndBitshift+0x68>)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4413      	add	r3, r2
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	461a      	mov	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d909      	bls.n	8002cb2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ca6:	f023 0303 	bic.w	r3, r3, #3
 8002caa:	1d1a      	adds	r2, r3, #4
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	659a      	str	r2, [r3, #88]	; 0x58
 8002cb0:	e007      	b.n	8002cc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cba:	f023 0303 	bic.w	r3, r3, #3
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3714      	adds	r7, #20
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	aaaaaaab 	.word	0xaaaaaaab
 8002cd8:	080088a8 	.word	0x080088a8

08002cdc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d11f      	bne.n	8002d36 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	d855      	bhi.n	8002da8 <DMA_CheckFifoParam+0xcc>
 8002cfc:	a201      	add	r2, pc, #4	; (adr r2, 8002d04 <DMA_CheckFifoParam+0x28>)
 8002cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d02:	bf00      	nop
 8002d04:	08002d15 	.word	0x08002d15
 8002d08:	08002d27 	.word	0x08002d27
 8002d0c:	08002d15 	.word	0x08002d15
 8002d10:	08002da9 	.word	0x08002da9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d045      	beq.n	8002dac <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d24:	e042      	b.n	8002dac <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d2e:	d13f      	bne.n	8002db0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d34:	e03c      	b.n	8002db0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d3e:	d121      	bne.n	8002d84 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	2b03      	cmp	r3, #3
 8002d44:	d836      	bhi.n	8002db4 <DMA_CheckFifoParam+0xd8>
 8002d46:	a201      	add	r2, pc, #4	; (adr r2, 8002d4c <DMA_CheckFifoParam+0x70>)
 8002d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d4c:	08002d5d 	.word	0x08002d5d
 8002d50:	08002d63 	.word	0x08002d63
 8002d54:	08002d5d 	.word	0x08002d5d
 8002d58:	08002d75 	.word	0x08002d75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d60:	e02f      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d024      	beq.n	8002db8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d72:	e021      	b.n	8002db8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d78:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d7c:	d11e      	bne.n	8002dbc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d82:	e01b      	b.n	8002dbc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d902      	bls.n	8002d90 <DMA_CheckFifoParam+0xb4>
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	d003      	beq.n	8002d96 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d8e:	e018      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
      break;
 8002d94:	e015      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00e      	beq.n	8002dc0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	73fb      	strb	r3, [r7, #15]
      break;
 8002da6:	e00b      	b.n	8002dc0 <DMA_CheckFifoParam+0xe4>
      break;
 8002da8:	bf00      	nop
 8002daa:	e00a      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
      break;
 8002dac:	bf00      	nop
 8002dae:	e008      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
      break;
 8002db0:	bf00      	nop
 8002db2:	e006      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
      break;
 8002db4:	bf00      	nop
 8002db6:	e004      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
      break;
 8002db8:	bf00      	nop
 8002dba:	e002      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
      break;   
 8002dbc:	bf00      	nop
 8002dbe:	e000      	b.n	8002dc2 <DMA_CheckFifoParam+0xe6>
      break;
 8002dc0:	bf00      	nop
    }
  } 
  
  return status; 
 8002dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b089      	sub	sp, #36	; 0x24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de6:	2300      	movs	r3, #0
 8002de8:	61fb      	str	r3, [r7, #28]
 8002dea:	e16b      	b.n	80030c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dec:	2201      	movs	r2, #1
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	f040 815a 	bne.w	80030be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d00b      	beq.n	8002e2a <HAL_GPIO_Init+0x5a>
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d007      	beq.n	8002e2a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e1e:	2b11      	cmp	r3, #17
 8002e20:	d003      	beq.n	8002e2a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b12      	cmp	r3, #18
 8002e28:	d130      	bne.n	8002e8c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	2203      	movs	r2, #3
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	68da      	ldr	r2, [r3, #12]
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e60:	2201      	movs	r2, #1
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	091b      	lsrs	r3, r3, #4
 8002e76:	f003 0201 	and.w	r2, r3, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	2203      	movs	r2, #3
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d003      	beq.n	8002ecc <HAL_GPIO_Init+0xfc>
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b12      	cmp	r3, #18
 8002eca:	d123      	bne.n	8002f14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	08da      	lsrs	r2, r3, #3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3208      	adds	r2, #8
 8002ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	f003 0307 	and.w	r3, r3, #7
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	220f      	movs	r2, #15
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	691a      	ldr	r2, [r3, #16]
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	08da      	lsrs	r2, r3, #3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	3208      	adds	r2, #8
 8002f0e:	69b9      	ldr	r1, [r7, #24]
 8002f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	2203      	movs	r2, #3
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0203 	and.w	r2, r3, #3
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80b4 	beq.w	80030be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f56:	2300      	movs	r3, #0
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	4b5f      	ldr	r3, [pc, #380]	; (80030d8 <HAL_GPIO_Init+0x308>)
 8002f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5e:	4a5e      	ldr	r2, [pc, #376]	; (80030d8 <HAL_GPIO_Init+0x308>)
 8002f60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f64:	6453      	str	r3, [r2, #68]	; 0x44
 8002f66:	4b5c      	ldr	r3, [pc, #368]	; (80030d8 <HAL_GPIO_Init+0x308>)
 8002f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f72:	4a5a      	ldr	r2, [pc, #360]	; (80030dc <HAL_GPIO_Init+0x30c>)
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	089b      	lsrs	r3, r3, #2
 8002f78:	3302      	adds	r3, #2
 8002f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	220f      	movs	r2, #15
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a51      	ldr	r2, [pc, #324]	; (80030e0 <HAL_GPIO_Init+0x310>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d02b      	beq.n	8002ff6 <HAL_GPIO_Init+0x226>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a50      	ldr	r2, [pc, #320]	; (80030e4 <HAL_GPIO_Init+0x314>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d025      	beq.n	8002ff2 <HAL_GPIO_Init+0x222>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a4f      	ldr	r2, [pc, #316]	; (80030e8 <HAL_GPIO_Init+0x318>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d01f      	beq.n	8002fee <HAL_GPIO_Init+0x21e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a4e      	ldr	r2, [pc, #312]	; (80030ec <HAL_GPIO_Init+0x31c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d019      	beq.n	8002fea <HAL_GPIO_Init+0x21a>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a4d      	ldr	r2, [pc, #308]	; (80030f0 <HAL_GPIO_Init+0x320>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d013      	beq.n	8002fe6 <HAL_GPIO_Init+0x216>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a4c      	ldr	r2, [pc, #304]	; (80030f4 <HAL_GPIO_Init+0x324>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d00d      	beq.n	8002fe2 <HAL_GPIO_Init+0x212>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a4b      	ldr	r2, [pc, #300]	; (80030f8 <HAL_GPIO_Init+0x328>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d007      	beq.n	8002fde <HAL_GPIO_Init+0x20e>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a4a      	ldr	r2, [pc, #296]	; (80030fc <HAL_GPIO_Init+0x32c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d101      	bne.n	8002fda <HAL_GPIO_Init+0x20a>
 8002fd6:	2307      	movs	r3, #7
 8002fd8:	e00e      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fda:	2308      	movs	r3, #8
 8002fdc:	e00c      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fde:	2306      	movs	r3, #6
 8002fe0:	e00a      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fe2:	2305      	movs	r3, #5
 8002fe4:	e008      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fe6:	2304      	movs	r3, #4
 8002fe8:	e006      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fea:	2303      	movs	r3, #3
 8002fec:	e004      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e002      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <HAL_GPIO_Init+0x228>
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	69fa      	ldr	r2, [r7, #28]
 8002ffa:	f002 0203 	and.w	r2, r2, #3
 8002ffe:	0092      	lsls	r2, r2, #2
 8003000:	4093      	lsls	r3, r2
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4313      	orrs	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003008:	4934      	ldr	r1, [pc, #208]	; (80030dc <HAL_GPIO_Init+0x30c>)
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	089b      	lsrs	r3, r3, #2
 800300e:	3302      	adds	r3, #2
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003016:	4b3a      	ldr	r3, [pc, #232]	; (8003100 <HAL_GPIO_Init+0x330>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	43db      	mvns	r3, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4013      	ands	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	4313      	orrs	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800303a:	4a31      	ldr	r2, [pc, #196]	; (8003100 <HAL_GPIO_Init+0x330>)
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003040:	4b2f      	ldr	r3, [pc, #188]	; (8003100 <HAL_GPIO_Init+0x330>)
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	43db      	mvns	r3, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4013      	ands	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d003      	beq.n	8003064 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	4313      	orrs	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003064:	4a26      	ldr	r2, [pc, #152]	; (8003100 <HAL_GPIO_Init+0x330>)
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800306a:	4b25      	ldr	r3, [pc, #148]	; (8003100 <HAL_GPIO_Init+0x330>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	43db      	mvns	r3, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4013      	ands	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800308e:	4a1c      	ldr	r2, [pc, #112]	; (8003100 <HAL_GPIO_Init+0x330>)
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003094:	4b1a      	ldr	r3, [pc, #104]	; (8003100 <HAL_GPIO_Init+0x330>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	43db      	mvns	r3, r3
 800309e:	69ba      	ldr	r2, [r7, #24]
 80030a0:	4013      	ands	r3, r2
 80030a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d003      	beq.n	80030b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030b8:	4a11      	ldr	r2, [pc, #68]	; (8003100 <HAL_GPIO_Init+0x330>)
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	3301      	adds	r3, #1
 80030c2:	61fb      	str	r3, [r7, #28]
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	2b0f      	cmp	r3, #15
 80030c8:	f67f ae90 	bls.w	8002dec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030cc:	bf00      	nop
 80030ce:	3724      	adds	r7, #36	; 0x24
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	40023800 	.word	0x40023800
 80030dc:	40013800 	.word	0x40013800
 80030e0:	40020000 	.word	0x40020000
 80030e4:	40020400 	.word	0x40020400
 80030e8:	40020800 	.word	0x40020800
 80030ec:	40020c00 	.word	0x40020c00
 80030f0:	40021000 	.word	0x40021000
 80030f4:	40021400 	.word	0x40021400
 80030f8:	40021800 	.word	0x40021800
 80030fc:	40021c00 	.word	0x40021c00
 8003100:	40013c00 	.word	0x40013c00

08003104 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	807b      	strh	r3, [r7, #2]
 8003110:	4613      	mov	r3, r2
 8003112:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003114:	787b      	ldrb	r3, [r7, #1]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d003      	beq.n	8003122 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800311a:	887a      	ldrh	r2, [r7, #2]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003120:	e003      	b.n	800312a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003122:	887b      	ldrh	r3, [r7, #2]
 8003124:	041a      	lsls	r2, r3, #16
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	619a      	str	r2, [r3, #24]
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
	...

08003138 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e11f      	b.n	800338a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d106      	bne.n	8003164 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7fe fe86 	bl	8001e70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2224      	movs	r2, #36	; 0x24
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0201 	bic.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800318a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800319a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800319c:	f001 fcc2 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 80031a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	4a7b      	ldr	r2, [pc, #492]	; (8003394 <HAL_I2C_Init+0x25c>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d807      	bhi.n	80031bc <HAL_I2C_Init+0x84>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4a7a      	ldr	r2, [pc, #488]	; (8003398 <HAL_I2C_Init+0x260>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	bf94      	ite	ls
 80031b4:	2301      	movls	r3, #1
 80031b6:	2300      	movhi	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	e006      	b.n	80031ca <HAL_I2C_Init+0x92>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4a77      	ldr	r2, [pc, #476]	; (800339c <HAL_I2C_Init+0x264>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	bf94      	ite	ls
 80031c4:	2301      	movls	r3, #1
 80031c6:	2300      	movhi	r3, #0
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e0db      	b.n	800338a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	4a72      	ldr	r2, [pc, #456]	; (80033a0 <HAL_I2C_Init+0x268>)
 80031d6:	fba2 2303 	umull	r2, r3, r2, r3
 80031da:	0c9b      	lsrs	r3, r3, #18
 80031dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	4a64      	ldr	r2, [pc, #400]	; (8003394 <HAL_I2C_Init+0x25c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d802      	bhi.n	800320c <HAL_I2C_Init+0xd4>
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	3301      	adds	r3, #1
 800320a:	e009      	b.n	8003220 <HAL_I2C_Init+0xe8>
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003212:	fb02 f303 	mul.w	r3, r2, r3
 8003216:	4a63      	ldr	r2, [pc, #396]	; (80033a4 <HAL_I2C_Init+0x26c>)
 8003218:	fba2 2303 	umull	r2, r3, r2, r3
 800321c:	099b      	lsrs	r3, r3, #6
 800321e:	3301      	adds	r3, #1
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	6812      	ldr	r2, [r2, #0]
 8003224:	430b      	orrs	r3, r1
 8003226:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	69db      	ldr	r3, [r3, #28]
 800322e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003232:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	4956      	ldr	r1, [pc, #344]	; (8003394 <HAL_I2C_Init+0x25c>)
 800323c:	428b      	cmp	r3, r1
 800323e:	d80d      	bhi.n	800325c <HAL_I2C_Init+0x124>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	1e59      	subs	r1, r3, #1
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	fbb1 f3f3 	udiv	r3, r1, r3
 800324e:	3301      	adds	r3, #1
 8003250:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003254:	2b04      	cmp	r3, #4
 8003256:	bf38      	it	cc
 8003258:	2304      	movcc	r3, #4
 800325a:	e04f      	b.n	80032fc <HAL_I2C_Init+0x1c4>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d111      	bne.n	8003288 <HAL_I2C_Init+0x150>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	1e58      	subs	r0, r3, #1
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6859      	ldr	r1, [r3, #4]
 800326c:	460b      	mov	r3, r1
 800326e:	005b      	lsls	r3, r3, #1
 8003270:	440b      	add	r3, r1
 8003272:	fbb0 f3f3 	udiv	r3, r0, r3
 8003276:	3301      	adds	r3, #1
 8003278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800327c:	2b00      	cmp	r3, #0
 800327e:	bf0c      	ite	eq
 8003280:	2301      	moveq	r3, #1
 8003282:	2300      	movne	r3, #0
 8003284:	b2db      	uxtb	r3, r3
 8003286:	e012      	b.n	80032ae <HAL_I2C_Init+0x176>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	1e58      	subs	r0, r3, #1
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6859      	ldr	r1, [r3, #4]
 8003290:	460b      	mov	r3, r1
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	440b      	add	r3, r1
 8003296:	0099      	lsls	r1, r3, #2
 8003298:	440b      	add	r3, r1
 800329a:	fbb0 f3f3 	udiv	r3, r0, r3
 800329e:	3301      	adds	r3, #1
 80032a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	bf0c      	ite	eq
 80032a8:	2301      	moveq	r3, #1
 80032aa:	2300      	movne	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_I2C_Init+0x17e>
 80032b2:	2301      	movs	r3, #1
 80032b4:	e022      	b.n	80032fc <HAL_I2C_Init+0x1c4>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10e      	bne.n	80032dc <HAL_I2C_Init+0x1a4>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	1e58      	subs	r0, r3, #1
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6859      	ldr	r1, [r3, #4]
 80032c6:	460b      	mov	r3, r1
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	440b      	add	r3, r1
 80032cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80032d0:	3301      	adds	r3, #1
 80032d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032da:	e00f      	b.n	80032fc <HAL_I2C_Init+0x1c4>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	1e58      	subs	r0, r3, #1
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6859      	ldr	r1, [r3, #4]
 80032e4:	460b      	mov	r3, r1
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	0099      	lsls	r1, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f2:	3301      	adds	r3, #1
 80032f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80032fc:	6879      	ldr	r1, [r7, #4]
 80032fe:	6809      	ldr	r1, [r1, #0]
 8003300:	4313      	orrs	r3, r2
 8003302:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	69da      	ldr	r2, [r3, #28]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	431a      	orrs	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800332a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	6911      	ldr	r1, [r2, #16]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	68d2      	ldr	r2, [r2, #12]
 8003336:	4311      	orrs	r1, r2
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6812      	ldr	r2, [r2, #0]
 800333c:	430b      	orrs	r3, r1
 800333e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695a      	ldr	r2, [r3, #20]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	430a      	orrs	r2, r1
 800335a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0201 	orr.w	r2, r2, #1
 800336a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2220      	movs	r2, #32
 8003376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	000186a0 	.word	0x000186a0
 8003398:	001e847f 	.word	0x001e847f
 800339c:	003d08ff 	.word	0x003d08ff
 80033a0:	431bde83 	.word	0x431bde83
 80033a4:	10624dd3 	.word	0x10624dd3

080033a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b088      	sub	sp, #32
 80033ac:	af02      	add	r7, sp, #8
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	4608      	mov	r0, r1
 80033b2:	4611      	mov	r1, r2
 80033b4:	461a      	mov	r2, r3
 80033b6:	4603      	mov	r3, r0
 80033b8:	817b      	strh	r3, [r7, #10]
 80033ba:	460b      	mov	r3, r1
 80033bc:	813b      	strh	r3, [r7, #8]
 80033be:	4613      	mov	r3, r2
 80033c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033c2:	f7ff f8ff 	bl	80025c4 <HAL_GetTick>
 80033c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	2b20      	cmp	r3, #32
 80033d2:	f040 80d9 	bne.w	8003588 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	9300      	str	r3, [sp, #0]
 80033da:	2319      	movs	r3, #25
 80033dc:	2201      	movs	r2, #1
 80033de:	496d      	ldr	r1, [pc, #436]	; (8003594 <HAL_I2C_Mem_Write+0x1ec>)
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 fdad 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80033ec:	2302      	movs	r3, #2
 80033ee:	e0cc      	b.n	800358a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d101      	bne.n	80033fe <HAL_I2C_Mem_Write+0x56>
 80033fa:	2302      	movs	r3, #2
 80033fc:	e0c5      	b.n	800358a <HAL_I2C_Mem_Write+0x1e2>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2201      	movs	r2, #1
 8003402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b01      	cmp	r3, #1
 8003412:	d007      	beq.n	8003424 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f042 0201 	orr.w	r2, r2, #1
 8003422:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003432:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2221      	movs	r2, #33	; 0x21
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2240      	movs	r2, #64	; 0x40
 8003440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6a3a      	ldr	r2, [r7, #32]
 800344e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003454:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4a4d      	ldr	r2, [pc, #308]	; (8003598 <HAL_I2C_Mem_Write+0x1f0>)
 8003464:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003466:	88f8      	ldrh	r0, [r7, #6]
 8003468:	893a      	ldrh	r2, [r7, #8]
 800346a:	8979      	ldrh	r1, [r7, #10]
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	4603      	mov	r3, r0
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f000 fbe4 	bl	8003c44 <I2C_RequestMemoryWrite>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d052      	beq.n	8003528 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e081      	b.n	800358a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 fe2e 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00d      	beq.n	80034b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	2b04      	cmp	r3, #4
 800349c:	d107      	bne.n	80034ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e06b      	b.n	800358a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	781a      	ldrb	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c2:	1c5a      	adds	r2, r3, #1
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034cc:	3b01      	subs	r3, #1
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d8:	b29b      	uxth	r3, r3
 80034da:	3b01      	subs	r3, #1
 80034dc:	b29a      	uxth	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	f003 0304 	and.w	r3, r3, #4
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d11b      	bne.n	8003528 <HAL_I2C_Mem_Write+0x180>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d017      	beq.n	8003528 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fc:	781a      	ldrb	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003508:	1c5a      	adds	r2, r3, #1
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003512:	3b01      	subs	r3, #1
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800351e:	b29b      	uxth	r3, r3
 8003520:	3b01      	subs	r3, #1
 8003522:	b29a      	uxth	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1aa      	bne.n	8003486 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 fe1a 	bl	800416e <I2C_WaitOnBTFFlagUntilTimeout>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00d      	beq.n	800355c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003544:	2b04      	cmp	r3, #4
 8003546:	d107      	bne.n	8003558 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003556:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e016      	b.n	800358a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2220      	movs	r2, #32
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003584:	2300      	movs	r3, #0
 8003586:	e000      	b.n	800358a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003588:	2302      	movs	r3, #2
  }
}
 800358a:	4618      	mov	r0, r3
 800358c:	3718      	adds	r7, #24
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	00100002 	.word	0x00100002
 8003598:	ffff0000 	.word	0xffff0000

0800359c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b08c      	sub	sp, #48	; 0x30
 80035a0:	af02      	add	r7, sp, #8
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	4608      	mov	r0, r1
 80035a6:	4611      	mov	r1, r2
 80035a8:	461a      	mov	r2, r3
 80035aa:	4603      	mov	r3, r0
 80035ac:	817b      	strh	r3, [r7, #10]
 80035ae:	460b      	mov	r3, r1
 80035b0:	813b      	strh	r3, [r7, #8]
 80035b2:	4613      	mov	r3, r2
 80035b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035b6:	f7ff f805 	bl	80025c4 <HAL_GetTick>
 80035ba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	2b20      	cmp	r3, #32
 80035c6:	f040 8208 	bne.w	80039da <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	2319      	movs	r3, #25
 80035d0:	2201      	movs	r2, #1
 80035d2:	497b      	ldr	r1, [pc, #492]	; (80037c0 <HAL_I2C_Mem_Read+0x224>)
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 fcb3 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80035e0:	2302      	movs	r3, #2
 80035e2:	e1fb      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d101      	bne.n	80035f2 <HAL_I2C_Mem_Read+0x56>
 80035ee:	2302      	movs	r3, #2
 80035f0:	e1f4      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	2b01      	cmp	r3, #1
 8003606:	d007      	beq.n	8003618 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f042 0201 	orr.w	r2, r2, #1
 8003616:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003626:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2222      	movs	r2, #34	; 0x22
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2240      	movs	r2, #64	; 0x40
 8003634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003642:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003648:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800364e:	b29a      	uxth	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	4a5b      	ldr	r2, [pc, #364]	; (80037c4 <HAL_I2C_Mem_Read+0x228>)
 8003658:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800365a:	88f8      	ldrh	r0, [r7, #6]
 800365c:	893a      	ldrh	r2, [r7, #8]
 800365e:	8979      	ldrh	r1, [r7, #10]
 8003660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	4603      	mov	r3, r0
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 fb80 	bl	8003d70 <I2C_RequestMemoryRead>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e1b0      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367e:	2b00      	cmp	r3, #0
 8003680:	d113      	bne.n	80036aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003682:	2300      	movs	r3, #0
 8003684:	623b      	str	r3, [r7, #32]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	623b      	str	r3, [r7, #32]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	623b      	str	r3, [r7, #32]
 8003696:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	e184      	b.n	80039b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d11b      	bne.n	80036ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036c2:	2300      	movs	r3, #0
 80036c4:	61fb      	str	r3, [r7, #28]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	61fb      	str	r3, [r7, #28]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	61fb      	str	r3, [r7, #28]
 80036d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	e164      	b.n	80039b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d11b      	bne.n	800372a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003700:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003710:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003712:	2300      	movs	r3, #0
 8003714:	61bb      	str	r3, [r7, #24]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695b      	ldr	r3, [r3, #20]
 800371c:	61bb      	str	r3, [r7, #24]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	699b      	ldr	r3, [r3, #24]
 8003724:	61bb      	str	r3, [r7, #24]
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	e144      	b.n	80039b4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800372a:	2300      	movs	r3, #0
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	695b      	ldr	r3, [r3, #20]
 8003734:	617b      	str	r3, [r7, #20]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003740:	e138      	b.n	80039b4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003746:	2b03      	cmp	r3, #3
 8003748:	f200 80f1 	bhi.w	800392e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003750:	2b01      	cmp	r3, #1
 8003752:	d123      	bne.n	800379c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003756:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f000 fd49 	bl	80041f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e139      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	691a      	ldr	r2, [r3, #16]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	b2d2      	uxtb	r2, r2
 8003774:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377a:	1c5a      	adds	r2, r3, #1
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003790:	b29b      	uxth	r3, r3
 8003792:	3b01      	subs	r3, #1
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	855a      	strh	r2, [r3, #42]	; 0x2a
 800379a:	e10b      	b.n	80039b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d14e      	bne.n	8003842 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037aa:	2200      	movs	r2, #0
 80037ac:	4906      	ldr	r1, [pc, #24]	; (80037c8 <HAL_I2C_Mem_Read+0x22c>)
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 fbc6 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d008      	beq.n	80037cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e10e      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
 80037be:	bf00      	nop
 80037c0:	00100002 	.word	0x00100002
 80037c4:	ffff0000 	.word	0xffff0000
 80037c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	691a      	ldr	r2, [r3, #16]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e6:	b2d2      	uxtb	r2, r2
 80037e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	1c5a      	adds	r2, r3, #1
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f8:	3b01      	subs	r3, #1
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003804:	b29b      	uxth	r3, r3
 8003806:	3b01      	subs	r3, #1
 8003808:	b29a      	uxth	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	691a      	ldr	r2, [r3, #16]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	b2d2      	uxtb	r2, r2
 800381a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800382a:	3b01      	subs	r3, #1
 800382c:	b29a      	uxth	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003836:	b29b      	uxth	r3, r3
 8003838:	3b01      	subs	r3, #1
 800383a:	b29a      	uxth	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003840:	e0b8      	b.n	80039b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003848:	2200      	movs	r2, #0
 800384a:	4966      	ldr	r1, [pc, #408]	; (80039e4 <HAL_I2C_Mem_Read+0x448>)
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 fb77 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e0bf      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800386a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	691a      	ldr	r2, [r3, #16]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	b2d2      	uxtb	r2, r2
 8003878:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003888:	3b01      	subs	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003894:	b29b      	uxth	r3, r3
 8003896:	3b01      	subs	r3, #1
 8003898:	b29a      	uxth	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800389e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038a4:	2200      	movs	r2, #0
 80038a6:	494f      	ldr	r1, [pc, #316]	; (80039e4 <HAL_I2C_Mem_Read+0x448>)
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f000 fb49 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e091      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	691a      	ldr	r2, [r3, #16]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	b2d2      	uxtb	r2, r2
 80038d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038da:	1c5a      	adds	r2, r3, #1
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038e4:	3b01      	subs	r3, #1
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	3b01      	subs	r3, #1
 80038f4:	b29a      	uxth	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003904:	b2d2      	uxtb	r2, r2
 8003906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390c:	1c5a      	adds	r2, r3, #1
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003916:	3b01      	subs	r3, #1
 8003918:	b29a      	uxth	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003922:	b29b      	uxth	r3, r3
 8003924:	3b01      	subs	r3, #1
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800392c:	e042      	b.n	80039b4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800392e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003930:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 fc5c 	bl	80041f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e04c      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	691a      	ldr	r2, [r3, #16]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	b2d2      	uxtb	r2, r2
 800394e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396a:	b29b      	uxth	r3, r3
 800396c:	3b01      	subs	r3, #1
 800396e:	b29a      	uxth	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f003 0304 	and.w	r3, r3, #4
 800397e:	2b04      	cmp	r3, #4
 8003980:	d118      	bne.n	80039b4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	691a      	ldr	r2, [r3, #16]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	b2d2      	uxtb	r2, r2
 800398e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003994:	1c5a      	adds	r2, r3, #1
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800399e:	3b01      	subs	r3, #1
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	3b01      	subs	r3, #1
 80039ae:	b29a      	uxth	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f47f aec2 	bne.w	8003742 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2220      	movs	r2, #32
 80039c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039d6:	2300      	movs	r3, #0
 80039d8:	e000      	b.n	80039dc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80039da:	2302      	movs	r3, #2
  }
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3728      	adds	r7, #40	; 0x28
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	00010004 	.word	0x00010004

080039e8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b08a      	sub	sp, #40	; 0x28
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	607a      	str	r2, [r7, #4]
 80039f2:	603b      	str	r3, [r7, #0]
 80039f4:	460b      	mov	r3, r1
 80039f6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80039f8:	f7fe fde4 	bl	80025c4 <HAL_GetTick>
 80039fc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80039fe:	2301      	movs	r3, #1
 8003a00:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b20      	cmp	r3, #32
 8003a0c:	f040 8111 	bne.w	8003c32 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	2319      	movs	r3, #25
 8003a16:	2201      	movs	r2, #1
 8003a18:	4988      	ldr	r1, [pc, #544]	; (8003c3c <HAL_I2C_IsDeviceReady+0x254>)
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 fa90 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003a26:	2302      	movs	r3, #2
 8003a28:	e104      	b.n	8003c34 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d101      	bne.n	8003a38 <HAL_I2C_IsDeviceReady+0x50>
 8003a34:	2302      	movs	r3, #2
 8003a36:	e0fd      	b.n	8003c34 <HAL_I2C_IsDeviceReady+0x24c>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d007      	beq.n	8003a5e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f042 0201 	orr.w	r2, r2, #1
 8003a5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2224      	movs	r2, #36	; 0x24
 8003a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4a70      	ldr	r2, [pc, #448]	; (8003c40 <HAL_I2C_IsDeviceReady+0x258>)
 8003a80:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a90:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 fa4e 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00d      	beq.n	8003ac6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ab8:	d103      	bne.n	8003ac2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ac0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e0b6      	b.n	8003c34 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ac6:	897b      	ldrh	r3, [r7, #10]
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	461a      	mov	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003ad4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003ad6:	f7fe fd75 	bl	80025c4 <HAL_GetTick>
 8003ada:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	bf0c      	ite	eq
 8003aea:	2301      	moveq	r3, #1
 8003aec:	2300      	movne	r3, #0
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003afc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b00:	bf0c      	ite	eq
 8003b02:	2301      	moveq	r3, #1
 8003b04:	2300      	movne	r3, #0
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003b0a:	e025      	b.n	8003b58 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b0c:	f7fe fd5a 	bl	80025c4 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	683a      	ldr	r2, [r7, #0]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d302      	bcc.n	8003b22 <HAL_I2C_IsDeviceReady+0x13a>
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d103      	bne.n	8003b2a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	22a0      	movs	r2, #160	; 0xa0
 8003b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	f003 0302 	and.w	r3, r3, #2
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	bf0c      	ite	eq
 8003b38:	2301      	moveq	r3, #1
 8003b3a:	2300      	movne	r3, #0
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b4e:	bf0c      	ite	eq
 8003b50:	2301      	moveq	r3, #1
 8003b52:	2300      	movne	r3, #0
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2ba0      	cmp	r3, #160	; 0xa0
 8003b62:	d005      	beq.n	8003b70 <HAL_I2C_IsDeviceReady+0x188>
 8003b64:	7dfb      	ldrb	r3, [r7, #23]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d102      	bne.n	8003b70 <HAL_I2C_IsDeviceReady+0x188>
 8003b6a:	7dbb      	ldrb	r3, [r7, #22]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d0cd      	beq.n	8003b0c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2220      	movs	r2, #32
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d129      	bne.n	8003bda <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b94:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b96:	2300      	movs	r3, #0
 8003b98:	613b      	str	r3, [r7, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	613b      	str	r3, [r7, #16]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	613b      	str	r3, [r7, #16]
 8003baa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	2319      	movs	r3, #25
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	4921      	ldr	r1, [pc, #132]	; (8003c3c <HAL_I2C_IsDeviceReady+0x254>)
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 f9c2 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e036      	b.n	8003c34 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e02c      	b.n	8003c34 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bf2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	2319      	movs	r3, #25
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	490f      	ldr	r1, [pc, #60]	; (8003c3c <HAL_I2C_IsDeviceReady+0x254>)
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f99e 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e012      	b.n	8003c34 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	3301      	adds	r3, #1
 8003c12:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	f4ff af32 	bcc.w	8003a82 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2220      	movs	r2, #32
 8003c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e000      	b.n	8003c34 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003c32:	2302      	movs	r3, #2
  }
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3720      	adds	r7, #32
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	00100002 	.word	0x00100002
 8003c40:	ffff0000 	.word	0xffff0000

08003c44 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b088      	sub	sp, #32
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	4608      	mov	r0, r1
 8003c4e:	4611      	mov	r1, r2
 8003c50:	461a      	mov	r2, r3
 8003c52:	4603      	mov	r3, r0
 8003c54:	817b      	strh	r3, [r7, #10]
 8003c56:	460b      	mov	r3, r1
 8003c58:	813b      	strh	r3, [r7, #8]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	6a3b      	ldr	r3, [r7, #32]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f960 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00d      	beq.n	8003ca2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c94:	d103      	bne.n	8003c9e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c9c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e05f      	b.n	8003d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ca2:	897b      	ldrh	r3, [r7, #10]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cb0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	6a3a      	ldr	r2, [r7, #32]
 8003cb6:	492d      	ldr	r1, [pc, #180]	; (8003d6c <I2C_RequestMemoryWrite+0x128>)
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 f998 	bl	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e04c      	b.n	8003d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc8:	2300      	movs	r3, #0
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce0:	6a39      	ldr	r1, [r7, #32]
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 fa02 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00d      	beq.n	8003d0a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	2b04      	cmp	r3, #4
 8003cf4:	d107      	bne.n	8003d06 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e02b      	b.n	8003d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d0a:	88fb      	ldrh	r3, [r7, #6]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d105      	bne.n	8003d1c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d10:	893b      	ldrh	r3, [r7, #8]
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	611a      	str	r2, [r3, #16]
 8003d1a:	e021      	b.n	8003d60 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d1c:	893b      	ldrh	r3, [r7, #8]
 8003d1e:	0a1b      	lsrs	r3, r3, #8
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	b2da      	uxtb	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d2c:	6a39      	ldr	r1, [r7, #32]
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 f9dc 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00d      	beq.n	8003d56 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	2b04      	cmp	r3, #4
 8003d40:	d107      	bne.n	8003d52 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e005      	b.n	8003d62 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d56:	893b      	ldrh	r3, [r7, #8]
 8003d58:	b2da      	uxtb	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3718      	adds	r7, #24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	00010002 	.word	0x00010002

08003d70 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	4608      	mov	r0, r1
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	4603      	mov	r3, r0
 8003d80:	817b      	strh	r3, [r7, #10]
 8003d82:	460b      	mov	r3, r1
 8003d84:	813b      	strh	r3, [r7, #8]
 8003d86:	4613      	mov	r3, r2
 8003d88:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d98:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003da8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	6a3b      	ldr	r3, [r7, #32]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 f8c2 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00d      	beq.n	8003dde <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dd0:	d103      	bne.n	8003dda <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e0aa      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dde:	897b      	ldrh	r3, [r7, #10]
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	461a      	mov	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003dec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df0:	6a3a      	ldr	r2, [r7, #32]
 8003df2:	4952      	ldr	r1, [pc, #328]	; (8003f3c <I2C_RequestMemoryRead+0x1cc>)
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 f8fa 	bl	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d001      	beq.n	8003e04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e097      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e04:	2300      	movs	r3, #0
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	617b      	str	r3, [r7, #20]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e1c:	6a39      	ldr	r1, [r7, #32]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f964 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00d      	beq.n	8003e46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d107      	bne.n	8003e42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e076      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d105      	bne.n	8003e58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e4c:	893b      	ldrh	r3, [r7, #8]
 8003e4e:	b2da      	uxtb	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	611a      	str	r2, [r3, #16]
 8003e56:	e021      	b.n	8003e9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e58:	893b      	ldrh	r3, [r7, #8]
 8003e5a:	0a1b      	lsrs	r3, r3, #8
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e68:	6a39      	ldr	r1, [r7, #32]
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f000 f93e 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00d      	beq.n	8003e92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d107      	bne.n	8003e8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e050      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e92:	893b      	ldrh	r3, [r7, #8]
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e9e:	6a39      	ldr	r1, [r7, #32]
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f000 f923 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00d      	beq.n	8003ec8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d107      	bne.n	8003ec4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e035      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eda:	9300      	str	r3, [sp, #0]
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f000 f82b 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00d      	beq.n	8003f0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003efe:	d103      	bne.n	8003f08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e013      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f0c:	897b      	ldrh	r3, [r7, #10]
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	f043 0301 	orr.w	r3, r3, #1
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1e:	6a3a      	ldr	r2, [r7, #32]
 8003f20:	4906      	ldr	r1, [pc, #24]	; (8003f3c <I2C_RequestMemoryRead+0x1cc>)
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 f863 	bl	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e000      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3718      	adds	r7, #24
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	00010002 	.word	0x00010002

08003f40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f50:	e025      	b.n	8003f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f58:	d021      	beq.n	8003f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f5a:	f7fe fb33 	bl	80025c4 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	683a      	ldr	r2, [r7, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d302      	bcc.n	8003f70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d116      	bne.n	8003f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8a:	f043 0220 	orr.w	r2, r3, #32
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e023      	b.n	8003fe6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	0c1b      	lsrs	r3, r3, #16
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d10d      	bne.n	8003fc4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	43da      	mvns	r2, r3
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	bf0c      	ite	eq
 8003fba:	2301      	moveq	r3, #1
 8003fbc:	2300      	movne	r3, #0
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	e00c      	b.n	8003fde <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	43da      	mvns	r2, r3
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	bf0c      	ite	eq
 8003fd6:	2301      	moveq	r3, #1
 8003fd8:	2300      	movne	r3, #0
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	461a      	mov	r2, r3
 8003fde:	79fb      	ldrb	r3, [r7, #7]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d0b6      	beq.n	8003f52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b084      	sub	sp, #16
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	60f8      	str	r0, [r7, #12]
 8003ff6:	60b9      	str	r1, [r7, #8]
 8003ff8:	607a      	str	r2, [r7, #4]
 8003ffa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ffc:	e051      	b.n	80040a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004008:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400c:	d123      	bne.n	8004056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800401c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004026:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2220      	movs	r2, #32
 8004032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	f043 0204 	orr.w	r2, r3, #4
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e046      	b.n	80040e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405c:	d021      	beq.n	80040a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405e:	f7fe fab1 	bl	80025c4 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	429a      	cmp	r2, r3
 800406c:	d302      	bcc.n	8004074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d116      	bne.n	80040a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2220      	movs	r2, #32
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	f043 0220 	orr.w	r2, r3, #32
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e020      	b.n	80040e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	0c1b      	lsrs	r3, r3, #16
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d10c      	bne.n	80040c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	43da      	mvns	r2, r3
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	4013      	ands	r3, r2
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	bf14      	ite	ne
 80040be:	2301      	movne	r3, #1
 80040c0:	2300      	moveq	r3, #0
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	e00b      	b.n	80040de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	43da      	mvns	r2, r3
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	4013      	ands	r3, r2
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	bf14      	ite	ne
 80040d8:	2301      	movne	r3, #1
 80040da:	2300      	moveq	r3, #0
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d18d      	bne.n	8003ffe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040f8:	e02d      	b.n	8004156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f000 f8ce 	bl	800429c <I2C_IsAcknowledgeFailed>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e02d      	b.n	8004166 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004110:	d021      	beq.n	8004156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004112:	f7fe fa57 	bl	80025c4 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	68ba      	ldr	r2, [r7, #8]
 800411e:	429a      	cmp	r2, r3
 8004120:	d302      	bcc.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d116      	bne.n	8004156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2220      	movs	r2, #32
 8004132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	f043 0220 	orr.w	r2, r3, #32
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e007      	b.n	8004166 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004160:	2b80      	cmp	r3, #128	; 0x80
 8004162:	d1ca      	bne.n	80040fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b084      	sub	sp, #16
 8004172:	af00      	add	r7, sp, #0
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	60b9      	str	r1, [r7, #8]
 8004178:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800417a:	e02d      	b.n	80041d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 f88d 	bl	800429c <I2C_IsAcknowledgeFailed>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e02d      	b.n	80041e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004192:	d021      	beq.n	80041d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004194:	f7fe fa16 	bl	80025c4 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d302      	bcc.n	80041aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d116      	bne.n	80041d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c4:	f043 0220 	orr.w	r2, r3, #32
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e007      	b.n	80041e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	f003 0304 	and.w	r3, r3, #4
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d1ca      	bne.n	800417c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041fc:	e042      	b.n	8004284 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	f003 0310 	and.w	r3, r3, #16
 8004208:	2b10      	cmp	r3, #16
 800420a:	d119      	bne.n	8004240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0210 	mvn.w	r2, #16
 8004214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e029      	b.n	8004294 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004240:	f7fe f9c0 	bl	80025c4 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	429a      	cmp	r2, r3
 800424e:	d302      	bcc.n	8004256 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d116      	bne.n	8004284 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2220      	movs	r2, #32
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	f043 0220 	orr.w	r2, r3, #32
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e007      	b.n	8004294 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800428e:	2b40      	cmp	r3, #64	; 0x40
 8004290:	d1b5      	bne.n	80041fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3710      	adds	r7, #16
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042b2:	d11b      	bne.n	80042ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	f043 0204 	orr.w	r2, r3, #4
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e000      	b.n	80042ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
	...

080042fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e25b      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b00      	cmp	r3, #0
 8004318:	d075      	beq.n	8004406 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800431a:	4ba3      	ldr	r3, [pc, #652]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f003 030c 	and.w	r3, r3, #12
 8004322:	2b04      	cmp	r3, #4
 8004324:	d00c      	beq.n	8004340 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004326:	4ba0      	ldr	r3, [pc, #640]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800432e:	2b08      	cmp	r3, #8
 8004330:	d112      	bne.n	8004358 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004332:	4b9d      	ldr	r3, [pc, #628]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800433e:	d10b      	bne.n	8004358 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004340:	4b99      	ldr	r3, [pc, #612]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d05b      	beq.n	8004404 <HAL_RCC_OscConfig+0x108>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d157      	bne.n	8004404 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e236      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004360:	d106      	bne.n	8004370 <HAL_RCC_OscConfig+0x74>
 8004362:	4b91      	ldr	r3, [pc, #580]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a90      	ldr	r2, [pc, #576]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800436c:	6013      	str	r3, [r2, #0]
 800436e:	e01d      	b.n	80043ac <HAL_RCC_OscConfig+0xb0>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004378:	d10c      	bne.n	8004394 <HAL_RCC_OscConfig+0x98>
 800437a:	4b8b      	ldr	r3, [pc, #556]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a8a      	ldr	r2, [pc, #552]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004380:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004384:	6013      	str	r3, [r2, #0]
 8004386:	4b88      	ldr	r3, [pc, #544]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a87      	ldr	r2, [pc, #540]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800438c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	e00b      	b.n	80043ac <HAL_RCC_OscConfig+0xb0>
 8004394:	4b84      	ldr	r3, [pc, #528]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a83      	ldr	r2, [pc, #524]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800439a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	4b81      	ldr	r3, [pc, #516]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a80      	ldr	r2, [pc, #512]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d013      	beq.n	80043dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b4:	f7fe f906 	bl	80025c4 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043bc:	f7fe f902 	bl	80025c4 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b64      	cmp	r3, #100	; 0x64
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e1fb      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ce:	4b76      	ldr	r3, [pc, #472]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0f0      	beq.n	80043bc <HAL_RCC_OscConfig+0xc0>
 80043da:	e014      	b.n	8004406 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fe f8f2 	bl	80025c4 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043e4:	f7fe f8ee 	bl	80025c4 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b64      	cmp	r3, #100	; 0x64
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e1e7      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f6:	4b6c      	ldr	r3, [pc, #432]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1f0      	bne.n	80043e4 <HAL_RCC_OscConfig+0xe8>
 8004402:	e000      	b.n	8004406 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d063      	beq.n	80044da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004412:	4b65      	ldr	r3, [pc, #404]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 030c 	and.w	r3, r3, #12
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800441e:	4b62      	ldr	r3, [pc, #392]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004426:	2b08      	cmp	r3, #8
 8004428:	d11c      	bne.n	8004464 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442a:	4b5f      	ldr	r3, [pc, #380]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d116      	bne.n	8004464 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004436:	4b5c      	ldr	r3, [pc, #368]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d005      	beq.n	800444e <HAL_RCC_OscConfig+0x152>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d001      	beq.n	800444e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e1bb      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444e:	4b56      	ldr	r3, [pc, #344]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	4952      	ldr	r1, [pc, #328]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800445e:	4313      	orrs	r3, r2
 8004460:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004462:	e03a      	b.n	80044da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d020      	beq.n	80044ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800446c:	4b4f      	ldr	r3, [pc, #316]	; (80045ac <HAL_RCC_OscConfig+0x2b0>)
 800446e:	2201      	movs	r2, #1
 8004470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004472:	f7fe f8a7 	bl	80025c4 <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800447a:	f7fe f8a3 	bl	80025c4 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e19c      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800448c:	4b46      	ldr	r3, [pc, #280]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0f0      	beq.n	800447a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004498:	4b43      	ldr	r3, [pc, #268]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	00db      	lsls	r3, r3, #3
 80044a6:	4940      	ldr	r1, [pc, #256]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	600b      	str	r3, [r1, #0]
 80044ac:	e015      	b.n	80044da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ae:	4b3f      	ldr	r3, [pc, #252]	; (80045ac <HAL_RCC_OscConfig+0x2b0>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b4:	f7fe f886 	bl	80025c4 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044bc:	f7fe f882 	bl	80025c4 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e17b      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ce:	4b36      	ldr	r3, [pc, #216]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d030      	beq.n	8004548 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d016      	beq.n	800451c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ee:	4b30      	ldr	r3, [pc, #192]	; (80045b0 <HAL_RCC_OscConfig+0x2b4>)
 80044f0:	2201      	movs	r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f4:	f7fe f866 	bl	80025c4 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044fc:	f7fe f862 	bl	80025c4 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e15b      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450e:	4b26      	ldr	r3, [pc, #152]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d0f0      	beq.n	80044fc <HAL_RCC_OscConfig+0x200>
 800451a:	e015      	b.n	8004548 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800451c:	4b24      	ldr	r3, [pc, #144]	; (80045b0 <HAL_RCC_OscConfig+0x2b4>)
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004522:	f7fe f84f 	bl	80025c4 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800452a:	f7fe f84b 	bl	80025c4 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e144      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800453c:	4b1a      	ldr	r3, [pc, #104]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800453e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1f0      	bne.n	800452a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0304 	and.w	r3, r3, #4
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 80a0 	beq.w	8004696 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004556:	2300      	movs	r3, #0
 8004558:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800455a:	4b13      	ldr	r3, [pc, #76]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10f      	bne.n	8004586 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004566:	2300      	movs	r3, #0
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800456c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456e:	4a0e      	ldr	r2, [pc, #56]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004574:	6413      	str	r3, [r2, #64]	; 0x40
 8004576:	4b0c      	ldr	r3, [pc, #48]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800457e:	60bb      	str	r3, [r7, #8]
 8004580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004582:	2301      	movs	r3, #1
 8004584:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004586:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458e:	2b00      	cmp	r3, #0
 8004590:	d121      	bne.n	80045d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004592:	4b08      	ldr	r3, [pc, #32]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a07      	ldr	r2, [pc, #28]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800459c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800459e:	f7fe f811 	bl	80025c4 <HAL_GetTick>
 80045a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a4:	e011      	b.n	80045ca <HAL_RCC_OscConfig+0x2ce>
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800
 80045ac:	42470000 	.word	0x42470000
 80045b0:	42470e80 	.word	0x42470e80
 80045b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045b8:	f7fe f804 	bl	80025c4 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e0fd      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ca:	4b81      	ldr	r3, [pc, #516]	; (80047d0 <HAL_RCC_OscConfig+0x4d4>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0f0      	beq.n	80045b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d106      	bne.n	80045ec <HAL_RCC_OscConfig+0x2f0>
 80045de:	4b7d      	ldr	r3, [pc, #500]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80045e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e2:	4a7c      	ldr	r2, [pc, #496]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80045e4:	f043 0301 	orr.w	r3, r3, #1
 80045e8:	6713      	str	r3, [r2, #112]	; 0x70
 80045ea:	e01c      	b.n	8004626 <HAL_RCC_OscConfig+0x32a>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b05      	cmp	r3, #5
 80045f2:	d10c      	bne.n	800460e <HAL_RCC_OscConfig+0x312>
 80045f4:	4b77      	ldr	r3, [pc, #476]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80045f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f8:	4a76      	ldr	r2, [pc, #472]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80045fa:	f043 0304 	orr.w	r3, r3, #4
 80045fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004600:	4b74      	ldr	r3, [pc, #464]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004604:	4a73      	ldr	r2, [pc, #460]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004606:	f043 0301 	orr.w	r3, r3, #1
 800460a:	6713      	str	r3, [r2, #112]	; 0x70
 800460c:	e00b      	b.n	8004626 <HAL_RCC_OscConfig+0x32a>
 800460e:	4b71      	ldr	r3, [pc, #452]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004612:	4a70      	ldr	r2, [pc, #448]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004614:	f023 0301 	bic.w	r3, r3, #1
 8004618:	6713      	str	r3, [r2, #112]	; 0x70
 800461a:	4b6e      	ldr	r3, [pc, #440]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800461c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461e:	4a6d      	ldr	r2, [pc, #436]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004620:	f023 0304 	bic.w	r3, r3, #4
 8004624:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d015      	beq.n	800465a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462e:	f7fd ffc9 	bl	80025c4 <HAL_GetTick>
 8004632:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004634:	e00a      	b.n	800464c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004636:	f7fd ffc5 	bl	80025c4 <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	f241 3288 	movw	r2, #5000	; 0x1388
 8004644:	4293      	cmp	r3, r2
 8004646:	d901      	bls.n	800464c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e0bc      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800464c:	4b61      	ldr	r3, [pc, #388]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800464e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0ee      	beq.n	8004636 <HAL_RCC_OscConfig+0x33a>
 8004658:	e014      	b.n	8004684 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800465a:	f7fd ffb3 	bl	80025c4 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004660:	e00a      	b.n	8004678 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004662:	f7fd ffaf 	bl	80025c4 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004670:	4293      	cmp	r3, r2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e0a6      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004678:	4b56      	ldr	r3, [pc, #344]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800467a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1ee      	bne.n	8004662 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d105      	bne.n	8004696 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800468a:	4b52      	ldr	r3, [pc, #328]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	4a51      	ldr	r2, [pc, #324]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004690:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004694:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	2b00      	cmp	r3, #0
 800469c:	f000 8092 	beq.w	80047c4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046a0:	4b4c      	ldr	r3, [pc, #304]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 030c 	and.w	r3, r3, #12
 80046a8:	2b08      	cmp	r3, #8
 80046aa:	d05c      	beq.n	8004766 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d141      	bne.n	8004738 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b4:	4b48      	ldr	r3, [pc, #288]	; (80047d8 <HAL_RCC_OscConfig+0x4dc>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ba:	f7fd ff83 	bl	80025c4 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c0:	e008      	b.n	80046d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c2:	f7fd ff7f 	bl	80025c4 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e078      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d4:	4b3f      	ldr	r3, [pc, #252]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1f0      	bne.n	80046c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	431a      	orrs	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ee:	019b      	lsls	r3, r3, #6
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f6:	085b      	lsrs	r3, r3, #1
 80046f8:	3b01      	subs	r3, #1
 80046fa:	041b      	lsls	r3, r3, #16
 80046fc:	431a      	orrs	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004702:	061b      	lsls	r3, r3, #24
 8004704:	4933      	ldr	r1, [pc, #204]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004706:	4313      	orrs	r3, r2
 8004708:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800470a:	4b33      	ldr	r3, [pc, #204]	; (80047d8 <HAL_RCC_OscConfig+0x4dc>)
 800470c:	2201      	movs	r2, #1
 800470e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004710:	f7fd ff58 	bl	80025c4 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004718:	f7fd ff54 	bl	80025c4 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e04d      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472a:	4b2a      	ldr	r3, [pc, #168]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0f0      	beq.n	8004718 <HAL_RCC_OscConfig+0x41c>
 8004736:	e045      	b.n	80047c4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004738:	4b27      	ldr	r3, [pc, #156]	; (80047d8 <HAL_RCC_OscConfig+0x4dc>)
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473e:	f7fd ff41 	bl	80025c4 <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004746:	f7fd ff3d 	bl	80025c4 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e036      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004758:	4b1e      	ldr	r3, [pc, #120]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1f0      	bne.n	8004746 <HAL_RCC_OscConfig+0x44a>
 8004764:	e02e      	b.n	80047c4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e029      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004772:	4b18      	ldr	r3, [pc, #96]	; (80047d4 <HAL_RCC_OscConfig+0x4d8>)
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	429a      	cmp	r2, r3
 8004784:	d11c      	bne.n	80047c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004790:	429a      	cmp	r2, r3
 8004792:	d115      	bne.n	80047c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800479a:	4013      	ands	r3, r2
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d10d      	bne.n	80047c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d106      	bne.n	80047c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047bc:	429a      	cmp	r2, r3
 80047be:	d001      	beq.n	80047c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e000      	b.n	80047c6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3718      	adds	r7, #24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	40007000 	.word	0x40007000
 80047d4:	40023800 	.word	0x40023800
 80047d8:	42470060 	.word	0x42470060

080047dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d101      	bne.n	80047f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e0cc      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047f0:	4b68      	ldr	r3, [pc, #416]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 030f 	and.w	r3, r3, #15
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d90c      	bls.n	8004818 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047fe:	4b65      	ldr	r3, [pc, #404]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	b2d2      	uxtb	r2, r2
 8004804:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004806:	4b63      	ldr	r3, [pc, #396]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	429a      	cmp	r2, r3
 8004812:	d001      	beq.n	8004818 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e0b8      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d020      	beq.n	8004866 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0304 	and.w	r3, r3, #4
 800482c:	2b00      	cmp	r3, #0
 800482e:	d005      	beq.n	800483c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004830:	4b59      	ldr	r3, [pc, #356]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	4a58      	ldr	r2, [pc, #352]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004836:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800483a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d005      	beq.n	8004854 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004848:	4b53      	ldr	r3, [pc, #332]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	4a52      	ldr	r2, [pc, #328]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800484e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004852:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004854:	4b50      	ldr	r3, [pc, #320]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	494d      	ldr	r1, [pc, #308]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	4313      	orrs	r3, r2
 8004864:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d044      	beq.n	80048fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d107      	bne.n	800488a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487a:	4b47      	ldr	r3, [pc, #284]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d119      	bne.n	80048ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e07f      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b02      	cmp	r3, #2
 8004890:	d003      	beq.n	800489a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004896:	2b03      	cmp	r3, #3
 8004898:	d107      	bne.n	80048aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800489a:	4b3f      	ldr	r3, [pc, #252]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d109      	bne.n	80048ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e06f      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048aa:	4b3b      	ldr	r3, [pc, #236]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e067      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ba:	4b37      	ldr	r3, [pc, #220]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f023 0203 	bic.w	r2, r3, #3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	4934      	ldr	r1, [pc, #208]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048cc:	f7fd fe7a 	bl	80025c4 <HAL_GetTick>
 80048d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048d2:	e00a      	b.n	80048ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048d4:	f7fd fe76 	bl	80025c4 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e04f      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ea:	4b2b      	ldr	r3, [pc, #172]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f003 020c 	and.w	r2, r3, #12
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d1eb      	bne.n	80048d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048fc:	4b25      	ldr	r3, [pc, #148]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d20c      	bcs.n	8004924 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800490a:	4b22      	ldr	r3, [pc, #136]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 800490c:	683a      	ldr	r2, [r7, #0]
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004912:	4b20      	ldr	r3, [pc, #128]	; (8004994 <HAL_RCC_ClockConfig+0x1b8>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	429a      	cmp	r2, r3
 800491e:	d001      	beq.n	8004924 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e032      	b.n	800498a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d008      	beq.n	8004942 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004930:	4b19      	ldr	r3, [pc, #100]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	4916      	ldr	r1, [pc, #88]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	4313      	orrs	r3, r2
 8004940:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d009      	beq.n	8004962 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800494e:	4b12      	ldr	r3, [pc, #72]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	490e      	ldr	r1, [pc, #56]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800495e:	4313      	orrs	r3, r2
 8004960:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004962:	f000 f821 	bl	80049a8 <HAL_RCC_GetSysClockFreq>
 8004966:	4601      	mov	r1, r0
 8004968:	4b0b      	ldr	r3, [pc, #44]	; (8004998 <HAL_RCC_ClockConfig+0x1bc>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	091b      	lsrs	r3, r3, #4
 800496e:	f003 030f 	and.w	r3, r3, #15
 8004972:	4a0a      	ldr	r2, [pc, #40]	; (800499c <HAL_RCC_ClockConfig+0x1c0>)
 8004974:	5cd3      	ldrb	r3, [r2, r3]
 8004976:	fa21 f303 	lsr.w	r3, r1, r3
 800497a:	4a09      	ldr	r2, [pc, #36]	; (80049a0 <HAL_RCC_ClockConfig+0x1c4>)
 800497c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800497e:	4b09      	ldr	r3, [pc, #36]	; (80049a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4618      	mov	r0, r3
 8004984:	f7fd fdda 	bl	800253c <HAL_InitTick>

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	40023c00 	.word	0x40023c00
 8004998:	40023800 	.word	0x40023800
 800499c:	08008890 	.word	0x08008890
 80049a0:	200005f8 	.word	0x200005f8
 80049a4:	200005fc 	.word	0x200005fc

080049a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	607b      	str	r3, [r7, #4]
 80049b2:	2300      	movs	r3, #0
 80049b4:	60fb      	str	r3, [r7, #12]
 80049b6:	2300      	movs	r3, #0
 80049b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049be:	4b50      	ldr	r3, [pc, #320]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 030c 	and.w	r3, r3, #12
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d007      	beq.n	80049da <HAL_RCC_GetSysClockFreq+0x32>
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d008      	beq.n	80049e0 <HAL_RCC_GetSysClockFreq+0x38>
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f040 808d 	bne.w	8004aee <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049d4:	4b4b      	ldr	r3, [pc, #300]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x15c>)
 80049d6:	60bb      	str	r3, [r7, #8]
       break;
 80049d8:	e08c      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049da:	4b4b      	ldr	r3, [pc, #300]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x160>)
 80049dc:	60bb      	str	r3, [r7, #8]
      break;
 80049de:	e089      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049e0:	4b47      	ldr	r3, [pc, #284]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049ea:	4b45      	ldr	r3, [pc, #276]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d023      	beq.n	8004a3e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049f6:	4b42      	ldr	r3, [pc, #264]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	099b      	lsrs	r3, r3, #6
 80049fc:	f04f 0400 	mov.w	r4, #0
 8004a00:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	ea03 0501 	and.w	r5, r3, r1
 8004a0c:	ea04 0602 	and.w	r6, r4, r2
 8004a10:	4a3d      	ldr	r2, [pc, #244]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a12:	fb02 f106 	mul.w	r1, r2, r6
 8004a16:	2200      	movs	r2, #0
 8004a18:	fb02 f205 	mul.w	r2, r2, r5
 8004a1c:	440a      	add	r2, r1
 8004a1e:	493a      	ldr	r1, [pc, #232]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x160>)
 8004a20:	fba5 0101 	umull	r0, r1, r5, r1
 8004a24:	1853      	adds	r3, r2, r1
 8004a26:	4619      	mov	r1, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f04f 0400 	mov.w	r4, #0
 8004a2e:	461a      	mov	r2, r3
 8004a30:	4623      	mov	r3, r4
 8004a32:	f7fc f8b9 	bl	8000ba8 <__aeabi_uldivmod>
 8004a36:	4603      	mov	r3, r0
 8004a38:	460c      	mov	r4, r1
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	e049      	b.n	8004ad2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a3e:	4b30      	ldr	r3, [pc, #192]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	099b      	lsrs	r3, r3, #6
 8004a44:	f04f 0400 	mov.w	r4, #0
 8004a48:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	ea03 0501 	and.w	r5, r3, r1
 8004a54:	ea04 0602 	and.w	r6, r4, r2
 8004a58:	4629      	mov	r1, r5
 8004a5a:	4632      	mov	r2, r6
 8004a5c:	f04f 0300 	mov.w	r3, #0
 8004a60:	f04f 0400 	mov.w	r4, #0
 8004a64:	0154      	lsls	r4, r2, #5
 8004a66:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004a6a:	014b      	lsls	r3, r1, #5
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	4622      	mov	r2, r4
 8004a70:	1b49      	subs	r1, r1, r5
 8004a72:	eb62 0206 	sbc.w	r2, r2, r6
 8004a76:	f04f 0300 	mov.w	r3, #0
 8004a7a:	f04f 0400 	mov.w	r4, #0
 8004a7e:	0194      	lsls	r4, r2, #6
 8004a80:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004a84:	018b      	lsls	r3, r1, #6
 8004a86:	1a5b      	subs	r3, r3, r1
 8004a88:	eb64 0402 	sbc.w	r4, r4, r2
 8004a8c:	f04f 0100 	mov.w	r1, #0
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	00e2      	lsls	r2, r4, #3
 8004a96:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004a9a:	00d9      	lsls	r1, r3, #3
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	4614      	mov	r4, r2
 8004aa0:	195b      	adds	r3, r3, r5
 8004aa2:	eb44 0406 	adc.w	r4, r4, r6
 8004aa6:	f04f 0100 	mov.w	r1, #0
 8004aaa:	f04f 0200 	mov.w	r2, #0
 8004aae:	02a2      	lsls	r2, r4, #10
 8004ab0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004ab4:	0299      	lsls	r1, r3, #10
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	4614      	mov	r4, r2
 8004aba:	4618      	mov	r0, r3
 8004abc:	4621      	mov	r1, r4
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f04f 0400 	mov.w	r4, #0
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	4623      	mov	r3, r4
 8004ac8:	f7fc f86e 	bl	8000ba8 <__aeabi_uldivmod>
 8004acc:	4603      	mov	r3, r0
 8004ace:	460c      	mov	r4, r1
 8004ad0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ad2:	4b0b      	ldr	r3, [pc, #44]	; (8004b00 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	0c1b      	lsrs	r3, r3, #16
 8004ad8:	f003 0303 	and.w	r3, r3, #3
 8004adc:	3301      	adds	r3, #1
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aea:	60bb      	str	r3, [r7, #8]
      break;
 8004aec:	e002      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004aee:	4b05      	ldr	r3, [pc, #20]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004af0:	60bb      	str	r3, [r7, #8]
      break;
 8004af2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004af4:	68bb      	ldr	r3, [r7, #8]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004afe:	bf00      	nop
 8004b00:	40023800 	.word	0x40023800
 8004b04:	00f42400 	.word	0x00f42400
 8004b08:	017d7840 	.word	0x017d7840

08004b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b10:	4b03      	ldr	r3, [pc, #12]	; (8004b20 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b12:	681b      	ldr	r3, [r3, #0]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	200005f8 	.word	0x200005f8

08004b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b28:	f7ff fff0 	bl	8004b0c <HAL_RCC_GetHCLKFreq>
 8004b2c:	4601      	mov	r1, r0
 8004b2e:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	0a9b      	lsrs	r3, r3, #10
 8004b34:	f003 0307 	and.w	r3, r3, #7
 8004b38:	4a03      	ldr	r2, [pc, #12]	; (8004b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b3a:	5cd3      	ldrb	r3, [r2, r3]
 8004b3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	40023800 	.word	0x40023800
 8004b48:	080088a0 	.word	0x080088a0

08004b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b50:	f7ff ffdc 	bl	8004b0c <HAL_RCC_GetHCLKFreq>
 8004b54:	4601      	mov	r1, r0
 8004b56:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	0b5b      	lsrs	r3, r3, #13
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	4a03      	ldr	r2, [pc, #12]	; (8004b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b62:	5cd3      	ldrb	r3, [r2, r3]
 8004b64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	080088a0 	.word	0x080088a0

08004b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e01d      	b.n	8004bc2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d106      	bne.n	8004ba0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f7fd fbea 	bl	8002374 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	3304      	adds	r3, #4
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	4610      	mov	r0, r2
 8004bb4:	f000 fa14 	bl	8004fe0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b085      	sub	sp, #20
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68da      	ldr	r2, [r3, #12]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 0201 	orr.w	r2, r2, #1
 8004be0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f003 0307 	and.w	r3, r3, #7
 8004bec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2b06      	cmp	r3, #6
 8004bf2:	d007      	beq.n	8004c04 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f042 0201 	orr.w	r2, r2, #1
 8004c02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3714      	adds	r7, #20
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b082      	sub	sp, #8
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d122      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d11b      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f06f 0202 	mvn.w	r2, #2
 8004c3e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	f003 0303 	and.w	r3, r3, #3
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d003      	beq.n	8004c5c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 f9a5 	bl	8004fa4 <HAL_TIM_IC_CaptureCallback>
 8004c5a:	e005      	b.n	8004c68 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f997 	bl	8004f90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 f9a8 	bl	8004fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f003 0304 	and.w	r3, r3, #4
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d122      	bne.n	8004cc2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f003 0304 	and.w	r3, r3, #4
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	d11b      	bne.n	8004cc2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f06f 0204 	mvn.w	r2, #4
 8004c92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d003      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 f97b 	bl	8004fa4 <HAL_TIM_IC_CaptureCallback>
 8004cae:	e005      	b.n	8004cbc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f96d 	bl	8004f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f97e 	bl	8004fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	f003 0308 	and.w	r3, r3, #8
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d122      	bne.n	8004d16 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b08      	cmp	r3, #8
 8004cdc:	d11b      	bne.n	8004d16 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f06f 0208 	mvn.w	r2, #8
 8004ce6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2204      	movs	r2, #4
 8004cec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	69db      	ldr	r3, [r3, #28]
 8004cf4:	f003 0303 	and.w	r3, r3, #3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 f951 	bl	8004fa4 <HAL_TIM_IC_CaptureCallback>
 8004d02:	e005      	b.n	8004d10 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 f943 	bl	8004f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f954 	bl	8004fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	f003 0310 	and.w	r3, r3, #16
 8004d20:	2b10      	cmp	r3, #16
 8004d22:	d122      	bne.n	8004d6a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f003 0310 	and.w	r3, r3, #16
 8004d2e:	2b10      	cmp	r3, #16
 8004d30:	d11b      	bne.n	8004d6a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f06f 0210 	mvn.w	r2, #16
 8004d3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2208      	movs	r2, #8
 8004d40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	69db      	ldr	r3, [r3, #28]
 8004d48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d003      	beq.n	8004d58 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f927 	bl	8004fa4 <HAL_TIM_IC_CaptureCallback>
 8004d56:	e005      	b.n	8004d64 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f919 	bl	8004f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f92a 	bl	8004fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	f003 0301 	and.w	r3, r3, #1
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d10e      	bne.n	8004d96 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d107      	bne.n	8004d96 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f06f 0201 	mvn.w	r2, #1
 8004d8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f7fd fa4b 	bl	800222c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da0:	2b80      	cmp	r3, #128	; 0x80
 8004da2:	d10e      	bne.n	8004dc2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dae:	2b80      	cmp	r3, #128	; 0x80
 8004db0:	d107      	bne.n	8004dc2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004dba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 facf 	bl	8005360 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dcc:	2b40      	cmp	r3, #64	; 0x40
 8004dce:	d10e      	bne.n	8004dee <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dda:	2b40      	cmp	r3, #64	; 0x40
 8004ddc:	d107      	bne.n	8004dee <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004de6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 f8ef 	bl	8004fcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	f003 0320 	and.w	r3, r3, #32
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d10e      	bne.n	8004e1a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	f003 0320 	and.w	r3, r3, #32
 8004e06:	2b20      	cmp	r3, #32
 8004e08:	d107      	bne.n	8004e1a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f06f 0220 	mvn.w	r2, #32
 8004e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 fa99 	bl	800534c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e1a:	bf00      	nop
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b084      	sub	sp, #16
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
 8004e2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d101      	bne.n	8004e3a <HAL_TIM_ConfigClockSource+0x18>
 8004e36:	2302      	movs	r3, #2
 8004e38:	e0a6      	b.n	8004f88 <HAL_TIM_ConfigClockSource+0x166>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2202      	movs	r2, #2
 8004e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e58:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e60:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68fa      	ldr	r2, [r7, #12]
 8004e68:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2b40      	cmp	r3, #64	; 0x40
 8004e70:	d067      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x120>
 8004e72:	2b40      	cmp	r3, #64	; 0x40
 8004e74:	d80b      	bhi.n	8004e8e <HAL_TIM_ConfigClockSource+0x6c>
 8004e76:	2b10      	cmp	r3, #16
 8004e78:	d073      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x140>
 8004e7a:	2b10      	cmp	r3, #16
 8004e7c:	d802      	bhi.n	8004e84 <HAL_TIM_ConfigClockSource+0x62>
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d06f      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004e82:	e078      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e84:	2b20      	cmp	r3, #32
 8004e86:	d06c      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x140>
 8004e88:	2b30      	cmp	r3, #48	; 0x30
 8004e8a:	d06a      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004e8c:	e073      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e8e:	2b70      	cmp	r3, #112	; 0x70
 8004e90:	d00d      	beq.n	8004eae <HAL_TIM_ConfigClockSource+0x8c>
 8004e92:	2b70      	cmp	r3, #112	; 0x70
 8004e94:	d804      	bhi.n	8004ea0 <HAL_TIM_ConfigClockSource+0x7e>
 8004e96:	2b50      	cmp	r3, #80	; 0x50
 8004e98:	d033      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0xe0>
 8004e9a:	2b60      	cmp	r3, #96	; 0x60
 8004e9c:	d041      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004e9e:	e06a      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004ea0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ea4:	d066      	beq.n	8004f74 <HAL_TIM_ConfigClockSource+0x152>
 8004ea6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eaa:	d017      	beq.n	8004edc <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004eac:	e063      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6818      	ldr	r0, [r3, #0]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	6899      	ldr	r1, [r3, #8]
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685a      	ldr	r2, [r3, #4]
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	f000 f9a9 	bl	8005214 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ed0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	609a      	str	r2, [r3, #8]
      break;
 8004eda:	e04c      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	6899      	ldr	r1, [r3, #8]
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f000 f992 	bl	8005214 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689a      	ldr	r2, [r3, #8]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004efe:	609a      	str	r2, [r3, #8]
      break;
 8004f00:	e039      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f000 f906 	bl	8005120 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2150      	movs	r1, #80	; 0x50
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 f95f 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004f20:	e029      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6818      	ldr	r0, [r3, #0]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	6859      	ldr	r1, [r3, #4]
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	461a      	mov	r2, r3
 8004f30:	f000 f925 	bl	800517e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2160      	movs	r1, #96	; 0x60
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 f94f 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004f40:	e019      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6818      	ldr	r0, [r3, #0]
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	6859      	ldr	r1, [r3, #4]
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	f000 f8e6 	bl	8005120 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2140      	movs	r1, #64	; 0x40
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 f93f 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004f60:	e009      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	4610      	mov	r0, r2
 8004f6e:	f000 f936 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004f72:	e000      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004f74:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fc0:	bf00      	nop
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a40      	ldr	r2, [pc, #256]	; (80050f4 <TIM_Base_SetConfig+0x114>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d013      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffe:	d00f      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a3d      	ldr	r2, [pc, #244]	; (80050f8 <TIM_Base_SetConfig+0x118>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d00b      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a3c      	ldr	r2, [pc, #240]	; (80050fc <TIM_Base_SetConfig+0x11c>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d007      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a3b      	ldr	r2, [pc, #236]	; (8005100 <TIM_Base_SetConfig+0x120>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d003      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a3a      	ldr	r2, [pc, #232]	; (8005104 <TIM_Base_SetConfig+0x124>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d108      	bne.n	8005032 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	4313      	orrs	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a2f      	ldr	r2, [pc, #188]	; (80050f4 <TIM_Base_SetConfig+0x114>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d02b      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005040:	d027      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a2c      	ldr	r2, [pc, #176]	; (80050f8 <TIM_Base_SetConfig+0x118>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d023      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a2b      	ldr	r2, [pc, #172]	; (80050fc <TIM_Base_SetConfig+0x11c>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d01f      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a2a      	ldr	r2, [pc, #168]	; (8005100 <TIM_Base_SetConfig+0x120>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d01b      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a29      	ldr	r2, [pc, #164]	; (8005104 <TIM_Base_SetConfig+0x124>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d017      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a28      	ldr	r2, [pc, #160]	; (8005108 <TIM_Base_SetConfig+0x128>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d013      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a27      	ldr	r2, [pc, #156]	; (800510c <TIM_Base_SetConfig+0x12c>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d00f      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a26      	ldr	r2, [pc, #152]	; (8005110 <TIM_Base_SetConfig+0x130>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d00b      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a25      	ldr	r2, [pc, #148]	; (8005114 <TIM_Base_SetConfig+0x134>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d007      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a24      	ldr	r2, [pc, #144]	; (8005118 <TIM_Base_SetConfig+0x138>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d003      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a23      	ldr	r2, [pc, #140]	; (800511c <TIM_Base_SetConfig+0x13c>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d108      	bne.n	80050a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	695b      	ldr	r3, [r3, #20]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a0a      	ldr	r2, [pc, #40]	; (80050f4 <TIM_Base_SetConfig+0x114>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d003      	beq.n	80050d8 <TIM_Base_SetConfig+0xf8>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a0c      	ldr	r2, [pc, #48]	; (8005104 <TIM_Base_SetConfig+0x124>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d103      	bne.n	80050e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	691a      	ldr	r2, [r3, #16]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	615a      	str	r2, [r3, #20]
}
 80050e6:	bf00      	nop
 80050e8:	3714      	adds	r7, #20
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	40010000 	.word	0x40010000
 80050f8:	40000400 	.word	0x40000400
 80050fc:	40000800 	.word	0x40000800
 8005100:	40000c00 	.word	0x40000c00
 8005104:	40010400 	.word	0x40010400
 8005108:	40014000 	.word	0x40014000
 800510c:	40014400 	.word	0x40014400
 8005110:	40014800 	.word	0x40014800
 8005114:	40001800 	.word	0x40001800
 8005118:	40001c00 	.word	0x40001c00
 800511c:	40002000 	.word	0x40002000

08005120 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005120:	b480      	push	{r7}
 8005122:	b087      	sub	sp, #28
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	f023 0201 	bic.w	r2, r3, #1
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800514a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	011b      	lsls	r3, r3, #4
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	4313      	orrs	r3, r2
 8005154:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f023 030a 	bic.w	r3, r3, #10
 800515c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	4313      	orrs	r3, r2
 8005164:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	621a      	str	r2, [r3, #32]
}
 8005172:	bf00      	nop
 8005174:	371c      	adds	r7, #28
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr

0800517e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800517e:	b480      	push	{r7}
 8005180:	b087      	sub	sp, #28
 8005182:	af00      	add	r7, sp, #0
 8005184:	60f8      	str	r0, [r7, #12]
 8005186:	60b9      	str	r1, [r7, #8]
 8005188:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	f023 0210 	bic.w	r2, r3, #16
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6a1b      	ldr	r3, [r3, #32]
 80051a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	031b      	lsls	r3, r3, #12
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	011b      	lsls	r3, r3, #4
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	621a      	str	r2, [r3, #32]
}
 80051d2:	bf00      	nop
 80051d4:	371c      	adds	r7, #28
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051de:	b480      	push	{r7}
 80051e0:	b085      	sub	sp, #20
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	f043 0307 	orr.w	r3, r3, #7
 8005200:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	609a      	str	r2, [r3, #8]
}
 8005208:	bf00      	nop
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005214:	b480      	push	{r7}
 8005216:	b087      	sub	sp, #28
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	607a      	str	r2, [r7, #4]
 8005220:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800522e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	021a      	lsls	r2, r3, #8
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	431a      	orrs	r2, r3
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	4313      	orrs	r3, r2
 800523c:	697a      	ldr	r2, [r7, #20]
 800523e:	4313      	orrs	r3, r2
 8005240:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	609a      	str	r2, [r3, #8]
}
 8005248:	bf00      	nop
 800524a:	371c      	adds	r7, #28
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005264:	2b01      	cmp	r3, #1
 8005266:	d101      	bne.n	800526c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005268:	2302      	movs	r3, #2
 800526a:	e05a      	b.n	8005322 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005292:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	4313      	orrs	r3, r2
 800529c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a21      	ldr	r2, [pc, #132]	; (8005330 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d022      	beq.n	80052f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052b8:	d01d      	beq.n	80052f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a1d      	ldr	r2, [pc, #116]	; (8005334 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d018      	beq.n	80052f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a1b      	ldr	r2, [pc, #108]	; (8005338 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d013      	beq.n	80052f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a1a      	ldr	r2, [pc, #104]	; (800533c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d00e      	beq.n	80052f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a18      	ldr	r2, [pc, #96]	; (8005340 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d009      	beq.n	80052f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a17      	ldr	r2, [pc, #92]	; (8005344 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d004      	beq.n	80052f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a15      	ldr	r2, [pc, #84]	; (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d10c      	bne.n	8005310 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	68ba      	ldr	r2, [r7, #8]
 8005304:	4313      	orrs	r3, r2
 8005306:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	40010000 	.word	0x40010000
 8005334:	40000400 	.word	0x40000400
 8005338:	40000800 	.word	0x40000800
 800533c:	40000c00 	.word	0x40000c00
 8005340:	40010400 	.word	0x40010400
 8005344:	40014000 	.word	0x40014000
 8005348:	40001800 	.word	0x40001800

0800534c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e03f      	b.n	8005406 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d106      	bne.n	80053a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fd f83a 	bl	8002414 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2224      	movs	r2, #36	; 0x24
 80053a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68da      	ldr	r2, [r3, #12]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f9b1 	bl	8005720 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	691a      	ldr	r2, [r3, #16]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	695a      	ldr	r2, [r3, #20]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2220      	movs	r2, #32
 80053f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2220      	movs	r2, #32
 8005400:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b088      	sub	sp, #32
 8005412:	af02      	add	r7, sp, #8
 8005414:	60f8      	str	r0, [r7, #12]
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	603b      	str	r3, [r7, #0]
 800541a:	4613      	mov	r3, r2
 800541c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b20      	cmp	r3, #32
 800542c:	f040 8083 	bne.w	8005536 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d002      	beq.n	800543c <HAL_UART_Transmit+0x2e>
 8005436:	88fb      	ldrh	r3, [r7, #6]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d101      	bne.n	8005440 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e07b      	b.n	8005538 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005446:	2b01      	cmp	r3, #1
 8005448:	d101      	bne.n	800544e <HAL_UART_Transmit+0x40>
 800544a:	2302      	movs	r3, #2
 800544c:	e074      	b.n	8005538 <HAL_UART_Transmit+0x12a>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2221      	movs	r2, #33	; 0x21
 8005460:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005464:	f7fd f8ae 	bl	80025c4 <HAL_GetTick>
 8005468:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	88fa      	ldrh	r2, [r7, #6]
 800546e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	88fa      	ldrh	r2, [r7, #6]
 8005474:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800547e:	e042      	b.n	8005506 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005484:	b29b      	uxth	r3, r3
 8005486:	3b01      	subs	r3, #1
 8005488:	b29a      	uxth	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005496:	d122      	bne.n	80054de <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	9300      	str	r3, [sp, #0]
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2200      	movs	r2, #0
 80054a0:	2180      	movs	r1, #128	; 0x80
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f000 f8f2 	bl	800568c <UART_WaitOnFlagUntilTimeout>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e042      	b.n	8005538 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	881b      	ldrh	r3, [r3, #0]
 80054ba:	461a      	mov	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054c4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d103      	bne.n	80054d6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	3302      	adds	r3, #2
 80054d2:	60bb      	str	r3, [r7, #8]
 80054d4:	e017      	b.n	8005506 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	3301      	adds	r3, #1
 80054da:	60bb      	str	r3, [r7, #8]
 80054dc:	e013      	b.n	8005506 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	2200      	movs	r2, #0
 80054e6:	2180      	movs	r1, #128	; 0x80
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f000 f8cf 	bl	800568c <UART_WaitOnFlagUntilTimeout>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e01f      	b.n	8005538 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	60ba      	str	r2, [r7, #8]
 80054fe:	781a      	ldrb	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800550a:	b29b      	uxth	r3, r3
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1b7      	bne.n	8005480 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	2200      	movs	r2, #0
 8005518:	2140      	movs	r1, #64	; 0x40
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f000 f8b6 	bl	800568c <UART_WaitOnFlagUntilTimeout>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e006      	b.n	8005538 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2220      	movs	r2, #32
 800552e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005532:	2300      	movs	r3, #0
 8005534:	e000      	b.n	8005538 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005536:	2302      	movs	r3, #2
  }
}
 8005538:	4618      	mov	r0, r3
 800553a:	3718      	adds	r7, #24
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b088      	sub	sp, #32
 8005544:	af02      	add	r7, sp, #8
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	4613      	mov	r3, r2
 800554e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005550:	2300      	movs	r3, #0
 8005552:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b20      	cmp	r3, #32
 800555e:	f040 8090 	bne.w	8005682 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d002      	beq.n	800556e <HAL_UART_Receive+0x2e>
 8005568:	88fb      	ldrh	r3, [r7, #6]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d101      	bne.n	8005572 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e088      	b.n	8005684 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005578:	2b01      	cmp	r3, #1
 800557a:	d101      	bne.n	8005580 <HAL_UART_Receive+0x40>
 800557c:	2302      	movs	r3, #2
 800557e:	e081      	b.n	8005684 <HAL_UART_Receive+0x144>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2222      	movs	r2, #34	; 0x22
 8005592:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005596:	f7fd f815 	bl	80025c4 <HAL_GetTick>
 800559a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	88fa      	ldrh	r2, [r7, #6]
 80055a0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	88fa      	ldrh	r2, [r7, #6]
 80055a6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80055b0:	e05c      	b.n	800566c <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	3b01      	subs	r3, #1
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055c8:	d12b      	bne.n	8005622 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	9300      	str	r3, [sp, #0]
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	2200      	movs	r2, #0
 80055d2:	2120      	movs	r1, #32
 80055d4:	68f8      	ldr	r0, [r7, #12]
 80055d6:	f000 f859 	bl	800568c <UART_WaitOnFlagUntilTimeout>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d001      	beq.n	80055e4 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 80055e0:	2303      	movs	r3, #3
 80055e2:	e04f      	b.n	8005684 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10c      	bne.n	800560a <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	3302      	adds	r3, #2
 8005606:	60bb      	str	r3, [r7, #8]
 8005608:	e030      	b.n	800566c <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	b29b      	uxth	r3, r3
 8005612:	b2db      	uxtb	r3, r3
 8005614:	b29a      	uxth	r2, r3
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	3301      	adds	r3, #1
 800561e:	60bb      	str	r3, [r7, #8]
 8005620:	e024      	b.n	800566c <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	9300      	str	r3, [sp, #0]
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	2200      	movs	r2, #0
 800562a:	2120      	movs	r1, #32
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 f82d 	bl	800568c <UART_WaitOnFlagUntilTimeout>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d001      	beq.n	800563c <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e023      	b.n	8005684 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d108      	bne.n	8005656 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6859      	ldr	r1, [r3, #4]
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	1c5a      	adds	r2, r3, #1
 800564e:	60ba      	str	r2, [r7, #8]
 8005650:	b2ca      	uxtb	r2, r1
 8005652:	701a      	strb	r2, [r3, #0]
 8005654:	e00a      	b.n	800566c <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	b2da      	uxtb	r2, r3
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	1c59      	adds	r1, r3, #1
 8005662:	60b9      	str	r1, [r7, #8]
 8005664:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005668:	b2d2      	uxtb	r2, r2
 800566a:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005670:	b29b      	uxth	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d19d      	bne.n	80055b2 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2220      	movs	r2, #32
 800567a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	e000      	b.n	8005684 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8005682:	2302      	movs	r3, #2
  }
}
 8005684:	4618      	mov	r0, r3
 8005686:	3718      	adds	r7, #24
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	603b      	str	r3, [r7, #0]
 8005698:	4613      	mov	r3, r2
 800569a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800569c:	e02c      	b.n	80056f8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a4:	d028      	beq.n	80056f8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d007      	beq.n	80056bc <UART_WaitOnFlagUntilTimeout+0x30>
 80056ac:	f7fc ff8a 	bl	80025c4 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	69ba      	ldr	r2, [r7, #24]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d21d      	bcs.n	80056f8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80056ca:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	695a      	ldr	r2, [r3, #20]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f022 0201 	bic.w	r2, r2, #1
 80056da:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2220      	movs	r2, #32
 80056e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2220      	movs	r2, #32
 80056e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e00f      	b.n	8005718 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	4013      	ands	r3, r2
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	429a      	cmp	r2, r3
 8005706:	bf0c      	ite	eq
 8005708:	2301      	moveq	r3, #1
 800570a:	2300      	movne	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	461a      	mov	r2, r3
 8005710:	79fb      	ldrb	r3, [r7, #7]
 8005712:	429a      	cmp	r2, r3
 8005714:	d0c3      	beq.n	800569e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005724:	b085      	sub	sp, #20
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	68da      	ldr	r2, [r3, #12]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	431a      	orrs	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005762:	f023 030c 	bic.w	r3, r3, #12
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	6812      	ldr	r2, [r2, #0]
 800576a:	68f9      	ldr	r1, [r7, #12]
 800576c:	430b      	orrs	r3, r1
 800576e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	699a      	ldr	r2, [r3, #24]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	69db      	ldr	r3, [r3, #28]
 800578a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800578e:	f040 818b 	bne.w	8005aa8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4ac1      	ldr	r2, [pc, #772]	; (8005a9c <UART_SetConfig+0x37c>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d005      	beq.n	80057a8 <UART_SetConfig+0x88>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4abf      	ldr	r2, [pc, #764]	; (8005aa0 <UART_SetConfig+0x380>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	f040 80bd 	bne.w	8005922 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057a8:	f7ff f9d0 	bl	8004b4c <HAL_RCC_GetPCLK2Freq>
 80057ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	461d      	mov	r5, r3
 80057b2:	f04f 0600 	mov.w	r6, #0
 80057b6:	46a8      	mov	r8, r5
 80057b8:	46b1      	mov	r9, r6
 80057ba:	eb18 0308 	adds.w	r3, r8, r8
 80057be:	eb49 0409 	adc.w	r4, r9, r9
 80057c2:	4698      	mov	r8, r3
 80057c4:	46a1      	mov	r9, r4
 80057c6:	eb18 0805 	adds.w	r8, r8, r5
 80057ca:	eb49 0906 	adc.w	r9, r9, r6
 80057ce:	f04f 0100 	mov.w	r1, #0
 80057d2:	f04f 0200 	mov.w	r2, #0
 80057d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80057da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80057de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80057e2:	4688      	mov	r8, r1
 80057e4:	4691      	mov	r9, r2
 80057e6:	eb18 0005 	adds.w	r0, r8, r5
 80057ea:	eb49 0106 	adc.w	r1, r9, r6
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	461d      	mov	r5, r3
 80057f4:	f04f 0600 	mov.w	r6, #0
 80057f8:	196b      	adds	r3, r5, r5
 80057fa:	eb46 0406 	adc.w	r4, r6, r6
 80057fe:	461a      	mov	r2, r3
 8005800:	4623      	mov	r3, r4
 8005802:	f7fb f9d1 	bl	8000ba8 <__aeabi_uldivmod>
 8005806:	4603      	mov	r3, r0
 8005808:	460c      	mov	r4, r1
 800580a:	461a      	mov	r2, r3
 800580c:	4ba5      	ldr	r3, [pc, #660]	; (8005aa4 <UART_SetConfig+0x384>)
 800580e:	fba3 2302 	umull	r2, r3, r3, r2
 8005812:	095b      	lsrs	r3, r3, #5
 8005814:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	461d      	mov	r5, r3
 800581c:	f04f 0600 	mov.w	r6, #0
 8005820:	46a9      	mov	r9, r5
 8005822:	46b2      	mov	sl, r6
 8005824:	eb19 0309 	adds.w	r3, r9, r9
 8005828:	eb4a 040a 	adc.w	r4, sl, sl
 800582c:	4699      	mov	r9, r3
 800582e:	46a2      	mov	sl, r4
 8005830:	eb19 0905 	adds.w	r9, r9, r5
 8005834:	eb4a 0a06 	adc.w	sl, sl, r6
 8005838:	f04f 0100 	mov.w	r1, #0
 800583c:	f04f 0200 	mov.w	r2, #0
 8005840:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005844:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005848:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800584c:	4689      	mov	r9, r1
 800584e:	4692      	mov	sl, r2
 8005850:	eb19 0005 	adds.w	r0, r9, r5
 8005854:	eb4a 0106 	adc.w	r1, sl, r6
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	461d      	mov	r5, r3
 800585e:	f04f 0600 	mov.w	r6, #0
 8005862:	196b      	adds	r3, r5, r5
 8005864:	eb46 0406 	adc.w	r4, r6, r6
 8005868:	461a      	mov	r2, r3
 800586a:	4623      	mov	r3, r4
 800586c:	f7fb f99c 	bl	8000ba8 <__aeabi_uldivmod>
 8005870:	4603      	mov	r3, r0
 8005872:	460c      	mov	r4, r1
 8005874:	461a      	mov	r2, r3
 8005876:	4b8b      	ldr	r3, [pc, #556]	; (8005aa4 <UART_SetConfig+0x384>)
 8005878:	fba3 1302 	umull	r1, r3, r3, r2
 800587c:	095b      	lsrs	r3, r3, #5
 800587e:	2164      	movs	r1, #100	; 0x64
 8005880:	fb01 f303 	mul.w	r3, r1, r3
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	00db      	lsls	r3, r3, #3
 8005888:	3332      	adds	r3, #50	; 0x32
 800588a:	4a86      	ldr	r2, [pc, #536]	; (8005aa4 <UART_SetConfig+0x384>)
 800588c:	fba2 2303 	umull	r2, r3, r2, r3
 8005890:	095b      	lsrs	r3, r3, #5
 8005892:	005b      	lsls	r3, r3, #1
 8005894:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005898:	4498      	add	r8, r3
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	461d      	mov	r5, r3
 800589e:	f04f 0600 	mov.w	r6, #0
 80058a2:	46a9      	mov	r9, r5
 80058a4:	46b2      	mov	sl, r6
 80058a6:	eb19 0309 	adds.w	r3, r9, r9
 80058aa:	eb4a 040a 	adc.w	r4, sl, sl
 80058ae:	4699      	mov	r9, r3
 80058b0:	46a2      	mov	sl, r4
 80058b2:	eb19 0905 	adds.w	r9, r9, r5
 80058b6:	eb4a 0a06 	adc.w	sl, sl, r6
 80058ba:	f04f 0100 	mov.w	r1, #0
 80058be:	f04f 0200 	mov.w	r2, #0
 80058c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80058ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80058ce:	4689      	mov	r9, r1
 80058d0:	4692      	mov	sl, r2
 80058d2:	eb19 0005 	adds.w	r0, r9, r5
 80058d6:	eb4a 0106 	adc.w	r1, sl, r6
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	461d      	mov	r5, r3
 80058e0:	f04f 0600 	mov.w	r6, #0
 80058e4:	196b      	adds	r3, r5, r5
 80058e6:	eb46 0406 	adc.w	r4, r6, r6
 80058ea:	461a      	mov	r2, r3
 80058ec:	4623      	mov	r3, r4
 80058ee:	f7fb f95b 	bl	8000ba8 <__aeabi_uldivmod>
 80058f2:	4603      	mov	r3, r0
 80058f4:	460c      	mov	r4, r1
 80058f6:	461a      	mov	r2, r3
 80058f8:	4b6a      	ldr	r3, [pc, #424]	; (8005aa4 <UART_SetConfig+0x384>)
 80058fa:	fba3 1302 	umull	r1, r3, r3, r2
 80058fe:	095b      	lsrs	r3, r3, #5
 8005900:	2164      	movs	r1, #100	; 0x64
 8005902:	fb01 f303 	mul.w	r3, r1, r3
 8005906:	1ad3      	subs	r3, r2, r3
 8005908:	00db      	lsls	r3, r3, #3
 800590a:	3332      	adds	r3, #50	; 0x32
 800590c:	4a65      	ldr	r2, [pc, #404]	; (8005aa4 <UART_SetConfig+0x384>)
 800590e:	fba2 2303 	umull	r2, r3, r2, r3
 8005912:	095b      	lsrs	r3, r3, #5
 8005914:	f003 0207 	and.w	r2, r3, #7
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4442      	add	r2, r8
 800591e:	609a      	str	r2, [r3, #8]
 8005920:	e26f      	b.n	8005e02 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005922:	f7ff f8ff 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8005926:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	461d      	mov	r5, r3
 800592c:	f04f 0600 	mov.w	r6, #0
 8005930:	46a8      	mov	r8, r5
 8005932:	46b1      	mov	r9, r6
 8005934:	eb18 0308 	adds.w	r3, r8, r8
 8005938:	eb49 0409 	adc.w	r4, r9, r9
 800593c:	4698      	mov	r8, r3
 800593e:	46a1      	mov	r9, r4
 8005940:	eb18 0805 	adds.w	r8, r8, r5
 8005944:	eb49 0906 	adc.w	r9, r9, r6
 8005948:	f04f 0100 	mov.w	r1, #0
 800594c:	f04f 0200 	mov.w	r2, #0
 8005950:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005954:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005958:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800595c:	4688      	mov	r8, r1
 800595e:	4691      	mov	r9, r2
 8005960:	eb18 0005 	adds.w	r0, r8, r5
 8005964:	eb49 0106 	adc.w	r1, r9, r6
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	461d      	mov	r5, r3
 800596e:	f04f 0600 	mov.w	r6, #0
 8005972:	196b      	adds	r3, r5, r5
 8005974:	eb46 0406 	adc.w	r4, r6, r6
 8005978:	461a      	mov	r2, r3
 800597a:	4623      	mov	r3, r4
 800597c:	f7fb f914 	bl	8000ba8 <__aeabi_uldivmod>
 8005980:	4603      	mov	r3, r0
 8005982:	460c      	mov	r4, r1
 8005984:	461a      	mov	r2, r3
 8005986:	4b47      	ldr	r3, [pc, #284]	; (8005aa4 <UART_SetConfig+0x384>)
 8005988:	fba3 2302 	umull	r2, r3, r3, r2
 800598c:	095b      	lsrs	r3, r3, #5
 800598e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	461d      	mov	r5, r3
 8005996:	f04f 0600 	mov.w	r6, #0
 800599a:	46a9      	mov	r9, r5
 800599c:	46b2      	mov	sl, r6
 800599e:	eb19 0309 	adds.w	r3, r9, r9
 80059a2:	eb4a 040a 	adc.w	r4, sl, sl
 80059a6:	4699      	mov	r9, r3
 80059a8:	46a2      	mov	sl, r4
 80059aa:	eb19 0905 	adds.w	r9, r9, r5
 80059ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80059b2:	f04f 0100 	mov.w	r1, #0
 80059b6:	f04f 0200 	mov.w	r2, #0
 80059ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80059c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80059c6:	4689      	mov	r9, r1
 80059c8:	4692      	mov	sl, r2
 80059ca:	eb19 0005 	adds.w	r0, r9, r5
 80059ce:	eb4a 0106 	adc.w	r1, sl, r6
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	461d      	mov	r5, r3
 80059d8:	f04f 0600 	mov.w	r6, #0
 80059dc:	196b      	adds	r3, r5, r5
 80059de:	eb46 0406 	adc.w	r4, r6, r6
 80059e2:	461a      	mov	r2, r3
 80059e4:	4623      	mov	r3, r4
 80059e6:	f7fb f8df 	bl	8000ba8 <__aeabi_uldivmod>
 80059ea:	4603      	mov	r3, r0
 80059ec:	460c      	mov	r4, r1
 80059ee:	461a      	mov	r2, r3
 80059f0:	4b2c      	ldr	r3, [pc, #176]	; (8005aa4 <UART_SetConfig+0x384>)
 80059f2:	fba3 1302 	umull	r1, r3, r3, r2
 80059f6:	095b      	lsrs	r3, r3, #5
 80059f8:	2164      	movs	r1, #100	; 0x64
 80059fa:	fb01 f303 	mul.w	r3, r1, r3
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	00db      	lsls	r3, r3, #3
 8005a02:	3332      	adds	r3, #50	; 0x32
 8005a04:	4a27      	ldr	r2, [pc, #156]	; (8005aa4 <UART_SetConfig+0x384>)
 8005a06:	fba2 2303 	umull	r2, r3, r2, r3
 8005a0a:	095b      	lsrs	r3, r3, #5
 8005a0c:	005b      	lsls	r3, r3, #1
 8005a0e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a12:	4498      	add	r8, r3
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	461d      	mov	r5, r3
 8005a18:	f04f 0600 	mov.w	r6, #0
 8005a1c:	46a9      	mov	r9, r5
 8005a1e:	46b2      	mov	sl, r6
 8005a20:	eb19 0309 	adds.w	r3, r9, r9
 8005a24:	eb4a 040a 	adc.w	r4, sl, sl
 8005a28:	4699      	mov	r9, r3
 8005a2a:	46a2      	mov	sl, r4
 8005a2c:	eb19 0905 	adds.w	r9, r9, r5
 8005a30:	eb4a 0a06 	adc.w	sl, sl, r6
 8005a34:	f04f 0100 	mov.w	r1, #0
 8005a38:	f04f 0200 	mov.w	r2, #0
 8005a3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a40:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005a44:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a48:	4689      	mov	r9, r1
 8005a4a:	4692      	mov	sl, r2
 8005a4c:	eb19 0005 	adds.w	r0, r9, r5
 8005a50:	eb4a 0106 	adc.w	r1, sl, r6
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	461d      	mov	r5, r3
 8005a5a:	f04f 0600 	mov.w	r6, #0
 8005a5e:	196b      	adds	r3, r5, r5
 8005a60:	eb46 0406 	adc.w	r4, r6, r6
 8005a64:	461a      	mov	r2, r3
 8005a66:	4623      	mov	r3, r4
 8005a68:	f7fb f89e 	bl	8000ba8 <__aeabi_uldivmod>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	460c      	mov	r4, r1
 8005a70:	461a      	mov	r2, r3
 8005a72:	4b0c      	ldr	r3, [pc, #48]	; (8005aa4 <UART_SetConfig+0x384>)
 8005a74:	fba3 1302 	umull	r1, r3, r3, r2
 8005a78:	095b      	lsrs	r3, r3, #5
 8005a7a:	2164      	movs	r1, #100	; 0x64
 8005a7c:	fb01 f303 	mul.w	r3, r1, r3
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	00db      	lsls	r3, r3, #3
 8005a84:	3332      	adds	r3, #50	; 0x32
 8005a86:	4a07      	ldr	r2, [pc, #28]	; (8005aa4 <UART_SetConfig+0x384>)
 8005a88:	fba2 2303 	umull	r2, r3, r2, r3
 8005a8c:	095b      	lsrs	r3, r3, #5
 8005a8e:	f003 0207 	and.w	r2, r3, #7
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4442      	add	r2, r8
 8005a98:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005a9a:	e1b2      	b.n	8005e02 <UART_SetConfig+0x6e2>
 8005a9c:	40011000 	.word	0x40011000
 8005aa0:	40011400 	.word	0x40011400
 8005aa4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4ad7      	ldr	r2, [pc, #860]	; (8005e0c <UART_SetConfig+0x6ec>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d005      	beq.n	8005abe <UART_SetConfig+0x39e>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4ad6      	ldr	r2, [pc, #856]	; (8005e10 <UART_SetConfig+0x6f0>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	f040 80d1 	bne.w	8005c60 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005abe:	f7ff f845 	bl	8004b4c <HAL_RCC_GetPCLK2Freq>
 8005ac2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	469a      	mov	sl, r3
 8005ac8:	f04f 0b00 	mov.w	fp, #0
 8005acc:	46d0      	mov	r8, sl
 8005ace:	46d9      	mov	r9, fp
 8005ad0:	eb18 0308 	adds.w	r3, r8, r8
 8005ad4:	eb49 0409 	adc.w	r4, r9, r9
 8005ad8:	4698      	mov	r8, r3
 8005ada:	46a1      	mov	r9, r4
 8005adc:	eb18 080a 	adds.w	r8, r8, sl
 8005ae0:	eb49 090b 	adc.w	r9, r9, fp
 8005ae4:	f04f 0100 	mov.w	r1, #0
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005af0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005af4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005af8:	4688      	mov	r8, r1
 8005afa:	4691      	mov	r9, r2
 8005afc:	eb1a 0508 	adds.w	r5, sl, r8
 8005b00:	eb4b 0609 	adc.w	r6, fp, r9
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	4619      	mov	r1, r3
 8005b0a:	f04f 0200 	mov.w	r2, #0
 8005b0e:	f04f 0300 	mov.w	r3, #0
 8005b12:	f04f 0400 	mov.w	r4, #0
 8005b16:	0094      	lsls	r4, r2, #2
 8005b18:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b1c:	008b      	lsls	r3, r1, #2
 8005b1e:	461a      	mov	r2, r3
 8005b20:	4623      	mov	r3, r4
 8005b22:	4628      	mov	r0, r5
 8005b24:	4631      	mov	r1, r6
 8005b26:	f7fb f83f 	bl	8000ba8 <__aeabi_uldivmod>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	460c      	mov	r4, r1
 8005b2e:	461a      	mov	r2, r3
 8005b30:	4bb8      	ldr	r3, [pc, #736]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005b32:	fba3 2302 	umull	r2, r3, r3, r2
 8005b36:	095b      	lsrs	r3, r3, #5
 8005b38:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	469b      	mov	fp, r3
 8005b40:	f04f 0c00 	mov.w	ip, #0
 8005b44:	46d9      	mov	r9, fp
 8005b46:	46e2      	mov	sl, ip
 8005b48:	eb19 0309 	adds.w	r3, r9, r9
 8005b4c:	eb4a 040a 	adc.w	r4, sl, sl
 8005b50:	4699      	mov	r9, r3
 8005b52:	46a2      	mov	sl, r4
 8005b54:	eb19 090b 	adds.w	r9, r9, fp
 8005b58:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005b5c:	f04f 0100 	mov.w	r1, #0
 8005b60:	f04f 0200 	mov.w	r2, #0
 8005b64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b68:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b6c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b70:	4689      	mov	r9, r1
 8005b72:	4692      	mov	sl, r2
 8005b74:	eb1b 0509 	adds.w	r5, fp, r9
 8005b78:	eb4c 060a 	adc.w	r6, ip, sl
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	4619      	mov	r1, r3
 8005b82:	f04f 0200 	mov.w	r2, #0
 8005b86:	f04f 0300 	mov.w	r3, #0
 8005b8a:	f04f 0400 	mov.w	r4, #0
 8005b8e:	0094      	lsls	r4, r2, #2
 8005b90:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b94:	008b      	lsls	r3, r1, #2
 8005b96:	461a      	mov	r2, r3
 8005b98:	4623      	mov	r3, r4
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	4631      	mov	r1, r6
 8005b9e:	f7fb f803 	bl	8000ba8 <__aeabi_uldivmod>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	460c      	mov	r4, r1
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	4b9a      	ldr	r3, [pc, #616]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005baa:	fba3 1302 	umull	r1, r3, r3, r2
 8005bae:	095b      	lsrs	r3, r3, #5
 8005bb0:	2164      	movs	r1, #100	; 0x64
 8005bb2:	fb01 f303 	mul.w	r3, r1, r3
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	011b      	lsls	r3, r3, #4
 8005bba:	3332      	adds	r3, #50	; 0x32
 8005bbc:	4a95      	ldr	r2, [pc, #596]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc2:	095b      	lsrs	r3, r3, #5
 8005bc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bc8:	4498      	add	r8, r3
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	469b      	mov	fp, r3
 8005bce:	f04f 0c00 	mov.w	ip, #0
 8005bd2:	46d9      	mov	r9, fp
 8005bd4:	46e2      	mov	sl, ip
 8005bd6:	eb19 0309 	adds.w	r3, r9, r9
 8005bda:	eb4a 040a 	adc.w	r4, sl, sl
 8005bde:	4699      	mov	r9, r3
 8005be0:	46a2      	mov	sl, r4
 8005be2:	eb19 090b 	adds.w	r9, r9, fp
 8005be6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005bea:	f04f 0100 	mov.w	r1, #0
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bf6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005bfa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005bfe:	4689      	mov	r9, r1
 8005c00:	4692      	mov	sl, r2
 8005c02:	eb1b 0509 	adds.w	r5, fp, r9
 8005c06:	eb4c 060a 	adc.w	r6, ip, sl
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	4619      	mov	r1, r3
 8005c10:	f04f 0200 	mov.w	r2, #0
 8005c14:	f04f 0300 	mov.w	r3, #0
 8005c18:	f04f 0400 	mov.w	r4, #0
 8005c1c:	0094      	lsls	r4, r2, #2
 8005c1e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005c22:	008b      	lsls	r3, r1, #2
 8005c24:	461a      	mov	r2, r3
 8005c26:	4623      	mov	r3, r4
 8005c28:	4628      	mov	r0, r5
 8005c2a:	4631      	mov	r1, r6
 8005c2c:	f7fa ffbc 	bl	8000ba8 <__aeabi_uldivmod>
 8005c30:	4603      	mov	r3, r0
 8005c32:	460c      	mov	r4, r1
 8005c34:	461a      	mov	r2, r3
 8005c36:	4b77      	ldr	r3, [pc, #476]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005c38:	fba3 1302 	umull	r1, r3, r3, r2
 8005c3c:	095b      	lsrs	r3, r3, #5
 8005c3e:	2164      	movs	r1, #100	; 0x64
 8005c40:	fb01 f303 	mul.w	r3, r1, r3
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	3332      	adds	r3, #50	; 0x32
 8005c4a:	4a72      	ldr	r2, [pc, #456]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c50:	095b      	lsrs	r3, r3, #5
 8005c52:	f003 020f 	and.w	r2, r3, #15
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4442      	add	r2, r8
 8005c5c:	609a      	str	r2, [r3, #8]
 8005c5e:	e0d0      	b.n	8005e02 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c60:	f7fe ff60 	bl	8004b24 <HAL_RCC_GetPCLK1Freq>
 8005c64:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	469a      	mov	sl, r3
 8005c6a:	f04f 0b00 	mov.w	fp, #0
 8005c6e:	46d0      	mov	r8, sl
 8005c70:	46d9      	mov	r9, fp
 8005c72:	eb18 0308 	adds.w	r3, r8, r8
 8005c76:	eb49 0409 	adc.w	r4, r9, r9
 8005c7a:	4698      	mov	r8, r3
 8005c7c:	46a1      	mov	r9, r4
 8005c7e:	eb18 080a 	adds.w	r8, r8, sl
 8005c82:	eb49 090b 	adc.w	r9, r9, fp
 8005c86:	f04f 0100 	mov.w	r1, #0
 8005c8a:	f04f 0200 	mov.w	r2, #0
 8005c8e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005c92:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005c96:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005c9a:	4688      	mov	r8, r1
 8005c9c:	4691      	mov	r9, r2
 8005c9e:	eb1a 0508 	adds.w	r5, sl, r8
 8005ca2:	eb4b 0609 	adc.w	r6, fp, r9
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	4619      	mov	r1, r3
 8005cac:	f04f 0200 	mov.w	r2, #0
 8005cb0:	f04f 0300 	mov.w	r3, #0
 8005cb4:	f04f 0400 	mov.w	r4, #0
 8005cb8:	0094      	lsls	r4, r2, #2
 8005cba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005cbe:	008b      	lsls	r3, r1, #2
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	4623      	mov	r3, r4
 8005cc4:	4628      	mov	r0, r5
 8005cc6:	4631      	mov	r1, r6
 8005cc8:	f7fa ff6e 	bl	8000ba8 <__aeabi_uldivmod>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	460c      	mov	r4, r1
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	4b50      	ldr	r3, [pc, #320]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005cd4:	fba3 2302 	umull	r2, r3, r3, r2
 8005cd8:	095b      	lsrs	r3, r3, #5
 8005cda:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	469b      	mov	fp, r3
 8005ce2:	f04f 0c00 	mov.w	ip, #0
 8005ce6:	46d9      	mov	r9, fp
 8005ce8:	46e2      	mov	sl, ip
 8005cea:	eb19 0309 	adds.w	r3, r9, r9
 8005cee:	eb4a 040a 	adc.w	r4, sl, sl
 8005cf2:	4699      	mov	r9, r3
 8005cf4:	46a2      	mov	sl, r4
 8005cf6:	eb19 090b 	adds.w	r9, r9, fp
 8005cfa:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005cfe:	f04f 0100 	mov.w	r1, #0
 8005d02:	f04f 0200 	mov.w	r2, #0
 8005d06:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d0a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d0e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005d12:	4689      	mov	r9, r1
 8005d14:	4692      	mov	sl, r2
 8005d16:	eb1b 0509 	adds.w	r5, fp, r9
 8005d1a:	eb4c 060a 	adc.w	r6, ip, sl
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	4619      	mov	r1, r3
 8005d24:	f04f 0200 	mov.w	r2, #0
 8005d28:	f04f 0300 	mov.w	r3, #0
 8005d2c:	f04f 0400 	mov.w	r4, #0
 8005d30:	0094      	lsls	r4, r2, #2
 8005d32:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005d36:	008b      	lsls	r3, r1, #2
 8005d38:	461a      	mov	r2, r3
 8005d3a:	4623      	mov	r3, r4
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	4631      	mov	r1, r6
 8005d40:	f7fa ff32 	bl	8000ba8 <__aeabi_uldivmod>
 8005d44:	4603      	mov	r3, r0
 8005d46:	460c      	mov	r4, r1
 8005d48:	461a      	mov	r2, r3
 8005d4a:	4b32      	ldr	r3, [pc, #200]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005d4c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d50:	095b      	lsrs	r3, r3, #5
 8005d52:	2164      	movs	r1, #100	; 0x64
 8005d54:	fb01 f303 	mul.w	r3, r1, r3
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	011b      	lsls	r3, r3, #4
 8005d5c:	3332      	adds	r3, #50	; 0x32
 8005d5e:	4a2d      	ldr	r2, [pc, #180]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005d60:	fba2 2303 	umull	r2, r3, r2, r3
 8005d64:	095b      	lsrs	r3, r3, #5
 8005d66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d6a:	4498      	add	r8, r3
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	469b      	mov	fp, r3
 8005d70:	f04f 0c00 	mov.w	ip, #0
 8005d74:	46d9      	mov	r9, fp
 8005d76:	46e2      	mov	sl, ip
 8005d78:	eb19 0309 	adds.w	r3, r9, r9
 8005d7c:	eb4a 040a 	adc.w	r4, sl, sl
 8005d80:	4699      	mov	r9, r3
 8005d82:	46a2      	mov	sl, r4
 8005d84:	eb19 090b 	adds.w	r9, r9, fp
 8005d88:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005d8c:	f04f 0100 	mov.w	r1, #0
 8005d90:	f04f 0200 	mov.w	r2, #0
 8005d94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d98:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d9c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005da0:	4689      	mov	r9, r1
 8005da2:	4692      	mov	sl, r2
 8005da4:	eb1b 0509 	adds.w	r5, fp, r9
 8005da8:	eb4c 060a 	adc.w	r6, ip, sl
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	4619      	mov	r1, r3
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	f04f 0300 	mov.w	r3, #0
 8005dba:	f04f 0400 	mov.w	r4, #0
 8005dbe:	0094      	lsls	r4, r2, #2
 8005dc0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005dc4:	008b      	lsls	r3, r1, #2
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	4623      	mov	r3, r4
 8005dca:	4628      	mov	r0, r5
 8005dcc:	4631      	mov	r1, r6
 8005dce:	f7fa feeb 	bl	8000ba8 <__aeabi_uldivmod>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	460c      	mov	r4, r1
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	4b0e      	ldr	r3, [pc, #56]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005dda:	fba3 1302 	umull	r1, r3, r3, r2
 8005dde:	095b      	lsrs	r3, r3, #5
 8005de0:	2164      	movs	r1, #100	; 0x64
 8005de2:	fb01 f303 	mul.w	r3, r1, r3
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	011b      	lsls	r3, r3, #4
 8005dea:	3332      	adds	r3, #50	; 0x32
 8005dec:	4a09      	ldr	r2, [pc, #36]	; (8005e14 <UART_SetConfig+0x6f4>)
 8005dee:	fba2 2303 	umull	r2, r3, r2, r3
 8005df2:	095b      	lsrs	r3, r3, #5
 8005df4:	f003 020f 	and.w	r2, r3, #15
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4442      	add	r2, r8
 8005dfe:	609a      	str	r2, [r3, #8]
}
 8005e00:	e7ff      	b.n	8005e02 <UART_SetConfig+0x6e2>
 8005e02:	bf00      	nop
 8005e04:	3714      	adds	r7, #20
 8005e06:	46bd      	mov	sp, r7
 8005e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e0c:	40011000 	.word	0x40011000
 8005e10:	40011400 	.word	0x40011400
 8005e14:	51eb851f 	.word	0x51eb851f

08005e18 <LED_SEQUENCE_init>:

#include "../Inc/Sequence_led.h"


//On initialise les paramètres
void LED_SEQUENCE_init(sequence_led_t * seq_led, GPIO_TypeDef* gpio, uint16_t gpio_pin, int32_t init_seq, uint32_t periode, int8_t length_sequence, bool_e output_logic){
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	603b      	str	r3, [r7, #0]
 8005e24:	4613      	mov	r3, r2
 8005e26:	80fb      	strh	r3, [r7, #6]
	//Init des varaibles
	seq_led->compteur = 0;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	741a      	strb	r2, [r3, #16]
	seq_led->gpio = gpio ;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	601a      	str	r2, [r3, #0]
	seq_led->gpio_pin = gpio_pin ;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	88fa      	ldrh	r2, [r7, #6]
 8005e38:	809a      	strh	r2, [r3, #4]
	seq_led->length_sequence = length_sequence ;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	7f3a      	ldrb	r2, [r7, #28]
 8005e3e:	745a      	strb	r2, [r3, #17]
	seq_led->periode = periode ;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	69ba      	ldr	r2, [r7, #24]
 8005e44:	609a      	str	r2, [r3, #8]
	seq_led->output_logic = output_logic ;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6a3a      	ldr	r2, [r7, #32]
 8005e4a:	619a      	str	r2, [r3, #24]
	if(seq_led->output_logic == 1)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	699b      	ldr	r3, [r3, #24]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d102      	bne.n	8005e5a <LED_SEQUENCE_init+0x42>
		//Si logique négative on inverse la séquence
		init_seq = ~init_seq ;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	43db      	mvns	r3, r3
 8005e58:	603b      	str	r3, [r7, #0]
	seq_led->sequence = init_seq ;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	683a      	ldr	r2, [r7, #0]
 8005e5e:	60da      	str	r2, [r3, #12]
	seq_led->previous_time = 0 ;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	615a      	str	r2, [r3, #20]



}
 8005e66:	bf00      	nop
 8005e68:	3714      	adds	r7, #20
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <LED_SEQUENCE_set_sequence>:
//On change la séquence active
void LED_SEQUENCE_set_sequence(sequence_led_t * seq_led, int32_t seq){
 8005e72:	b480      	push	{r7}
 8005e74:	b083      	sub	sp, #12
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
 8005e7a:	6039      	str	r1, [r7, #0]
	if(seq_led->output_logic == 1)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	699b      	ldr	r3, [r3, #24]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d102      	bne.n	8005e8a <LED_SEQUENCE_set_sequence+0x18>
		//Si logique n�gative on inverse la s�quence
		seq = ~seq ;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	43db      	mvns	r3, r3
 8005e88:	603b      	str	r3, [r7, #0]
	seq_led->compteur = 0 ;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	741a      	strb	r2, [r3, #16]
	seq_led->sequence = seq ;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	683a      	ldr	r2, [r7, #0]
 8005e94:	60da      	str	r2, [r3, #12]
}
 8005e96:	bf00      	nop
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
	...

08005ea4 <LED_SEQUENCE_play>:

//On change la sortie de la led en fonction de la séquence active
void LED_SEQUENCE_play(sequence_led_t * seq_led, uint32_t current_time_us){
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
	if(current_time_us / 1000 > seq_led->previous_time + seq_led->periode){
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	4a25      	ldr	r2, [pc, #148]	; (8005f48 <LED_SEQUENCE_play+0xa4>)
 8005eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb6:	099a      	lsrs	r2, r3, #6
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6959      	ldr	r1, [r3, #20]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	440b      	add	r3, r1
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d93a      	bls.n	8005f3c <LED_SEQUENCE_play+0x98>
		seq_led->previous_time += seq_led->periode ;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	695a      	ldr	r2, [r3, #20]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	441a      	add	r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	615a      	str	r2, [r3, #20]
		//on récupère le niveau logique de la sortie
		bool_e output = ((seq_led->sequence) >> ((seq_led->length_sequence - seq_led->compteur) - 1)) & 1 ;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68da      	ldr	r2, [r3, #12]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8005ede:	4619      	mov	r1, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8005ee6:	1acb      	subs	r3, r1, r3
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	fa42 f303 	asr.w	r3, r2, r3
 8005eee:	f003 0301 	and.w	r3, r3, #1
 8005ef2:	60fb      	str	r3, [r7, #12]
		//On update la sortie
		if(output)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d005      	beq.n	8005f06 <LED_SEQUENCE_play+0x62>
			seq_led->gpio->BSRR = seq_led->gpio_pin ;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	889a      	ldrh	r2, [r3, #4]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	619a      	str	r2, [r3, #24]
 8005f04:	e006      	b.n	8005f14 <LED_SEQUENCE_play+0x70>
		else
			seq_led->gpio->BSRR = (uint32_t)(seq_led->gpio_pin) << 16U ;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	889b      	ldrh	r3, [r3, #4]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	0412      	lsls	r2, r2, #16
 8005f12:	619a      	str	r2, [r3, #24]
		//on update le compteur
		seq_led->compteur ++ ;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	b25a      	sxtb	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	741a      	strb	r2, [r3, #16]
		//TODO : verif l'init si length > 0
		if(seq_led->compteur == seq_led->length_sequence)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f993 2010 	ldrsb.w	r2, [r3, #16]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d102      	bne.n	8005f3c <LED_SEQUENCE_play+0x98>
			seq_led->compteur = 0 ;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	741a      	strb	r2, [r3, #16]
	}
}
 8005f3c:	bf00      	nop
 8005f3e:	3714      	adds	r7, #20
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr
 8005f48:	10624dd3 	.word	0x10624dd3

08005f4c <__errno>:
 8005f4c:	4b01      	ldr	r3, [pc, #4]	; (8005f54 <__errno+0x8>)
 8005f4e:	6818      	ldr	r0, [r3, #0]
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	20000604 	.word	0x20000604

08005f58 <__libc_init_array>:
 8005f58:	b570      	push	{r4, r5, r6, lr}
 8005f5a:	4e0d      	ldr	r6, [pc, #52]	; (8005f90 <__libc_init_array+0x38>)
 8005f5c:	4c0d      	ldr	r4, [pc, #52]	; (8005f94 <__libc_init_array+0x3c>)
 8005f5e:	1ba4      	subs	r4, r4, r6
 8005f60:	10a4      	asrs	r4, r4, #2
 8005f62:	2500      	movs	r5, #0
 8005f64:	42a5      	cmp	r5, r4
 8005f66:	d109      	bne.n	8005f7c <__libc_init_array+0x24>
 8005f68:	4e0b      	ldr	r6, [pc, #44]	; (8005f98 <__libc_init_array+0x40>)
 8005f6a:	4c0c      	ldr	r4, [pc, #48]	; (8005f9c <__libc_init_array+0x44>)
 8005f6c:	f002 fc72 	bl	8008854 <_init>
 8005f70:	1ba4      	subs	r4, r4, r6
 8005f72:	10a4      	asrs	r4, r4, #2
 8005f74:	2500      	movs	r5, #0
 8005f76:	42a5      	cmp	r5, r4
 8005f78:	d105      	bne.n	8005f86 <__libc_init_array+0x2e>
 8005f7a:	bd70      	pop	{r4, r5, r6, pc}
 8005f7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f80:	4798      	blx	r3
 8005f82:	3501      	adds	r5, #1
 8005f84:	e7ee      	b.n	8005f64 <__libc_init_array+0xc>
 8005f86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f8a:	4798      	blx	r3
 8005f8c:	3501      	adds	r5, #1
 8005f8e:	e7f2      	b.n	8005f76 <__libc_init_array+0x1e>
 8005f90:	08008b78 	.word	0x08008b78
 8005f94:	08008b78 	.word	0x08008b78
 8005f98:	08008b78 	.word	0x08008b78
 8005f9c:	08008b7c 	.word	0x08008b7c

08005fa0 <memmove>:
 8005fa0:	4288      	cmp	r0, r1
 8005fa2:	b510      	push	{r4, lr}
 8005fa4:	eb01 0302 	add.w	r3, r1, r2
 8005fa8:	d807      	bhi.n	8005fba <memmove+0x1a>
 8005faa:	1e42      	subs	r2, r0, #1
 8005fac:	4299      	cmp	r1, r3
 8005fae:	d00a      	beq.n	8005fc6 <memmove+0x26>
 8005fb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fb4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005fb8:	e7f8      	b.n	8005fac <memmove+0xc>
 8005fba:	4283      	cmp	r3, r0
 8005fbc:	d9f5      	bls.n	8005faa <memmove+0xa>
 8005fbe:	1881      	adds	r1, r0, r2
 8005fc0:	1ad2      	subs	r2, r2, r3
 8005fc2:	42d3      	cmn	r3, r2
 8005fc4:	d100      	bne.n	8005fc8 <memmove+0x28>
 8005fc6:	bd10      	pop	{r4, pc}
 8005fc8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fcc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005fd0:	e7f7      	b.n	8005fc2 <memmove+0x22>

08005fd2 <memset>:
 8005fd2:	4402      	add	r2, r0
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d100      	bne.n	8005fdc <memset+0xa>
 8005fda:	4770      	bx	lr
 8005fdc:	f803 1b01 	strb.w	r1, [r3], #1
 8005fe0:	e7f9      	b.n	8005fd6 <memset+0x4>

08005fe2 <__cvt>:
 8005fe2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe6:	ec55 4b10 	vmov	r4, r5, d0
 8005fea:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005fec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005ff0:	2d00      	cmp	r5, #0
 8005ff2:	460e      	mov	r6, r1
 8005ff4:	4691      	mov	r9, r2
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	bfb8      	it	lt
 8005ffa:	4622      	movlt	r2, r4
 8005ffc:	462b      	mov	r3, r5
 8005ffe:	f027 0720 	bic.w	r7, r7, #32
 8006002:	bfbb      	ittet	lt
 8006004:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006008:	461d      	movlt	r5, r3
 800600a:	2300      	movge	r3, #0
 800600c:	232d      	movlt	r3, #45	; 0x2d
 800600e:	bfb8      	it	lt
 8006010:	4614      	movlt	r4, r2
 8006012:	2f46      	cmp	r7, #70	; 0x46
 8006014:	700b      	strb	r3, [r1, #0]
 8006016:	d004      	beq.n	8006022 <__cvt+0x40>
 8006018:	2f45      	cmp	r7, #69	; 0x45
 800601a:	d100      	bne.n	800601e <__cvt+0x3c>
 800601c:	3601      	adds	r6, #1
 800601e:	2102      	movs	r1, #2
 8006020:	e000      	b.n	8006024 <__cvt+0x42>
 8006022:	2103      	movs	r1, #3
 8006024:	ab03      	add	r3, sp, #12
 8006026:	9301      	str	r3, [sp, #4]
 8006028:	ab02      	add	r3, sp, #8
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	4632      	mov	r2, r6
 800602e:	4653      	mov	r3, sl
 8006030:	ec45 4b10 	vmov	d0, r4, r5
 8006034:	f000 fea8 	bl	8006d88 <_dtoa_r>
 8006038:	2f47      	cmp	r7, #71	; 0x47
 800603a:	4680      	mov	r8, r0
 800603c:	d102      	bne.n	8006044 <__cvt+0x62>
 800603e:	f019 0f01 	tst.w	r9, #1
 8006042:	d026      	beq.n	8006092 <__cvt+0xb0>
 8006044:	2f46      	cmp	r7, #70	; 0x46
 8006046:	eb08 0906 	add.w	r9, r8, r6
 800604a:	d111      	bne.n	8006070 <__cvt+0x8e>
 800604c:	f898 3000 	ldrb.w	r3, [r8]
 8006050:	2b30      	cmp	r3, #48	; 0x30
 8006052:	d10a      	bne.n	800606a <__cvt+0x88>
 8006054:	2200      	movs	r2, #0
 8006056:	2300      	movs	r3, #0
 8006058:	4620      	mov	r0, r4
 800605a:	4629      	mov	r1, r5
 800605c:	f7fa fd34 	bl	8000ac8 <__aeabi_dcmpeq>
 8006060:	b918      	cbnz	r0, 800606a <__cvt+0x88>
 8006062:	f1c6 0601 	rsb	r6, r6, #1
 8006066:	f8ca 6000 	str.w	r6, [sl]
 800606a:	f8da 3000 	ldr.w	r3, [sl]
 800606e:	4499      	add	r9, r3
 8006070:	2200      	movs	r2, #0
 8006072:	2300      	movs	r3, #0
 8006074:	4620      	mov	r0, r4
 8006076:	4629      	mov	r1, r5
 8006078:	f7fa fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 800607c:	b938      	cbnz	r0, 800608e <__cvt+0xac>
 800607e:	2230      	movs	r2, #48	; 0x30
 8006080:	9b03      	ldr	r3, [sp, #12]
 8006082:	454b      	cmp	r3, r9
 8006084:	d205      	bcs.n	8006092 <__cvt+0xb0>
 8006086:	1c59      	adds	r1, r3, #1
 8006088:	9103      	str	r1, [sp, #12]
 800608a:	701a      	strb	r2, [r3, #0]
 800608c:	e7f8      	b.n	8006080 <__cvt+0x9e>
 800608e:	f8cd 900c 	str.w	r9, [sp, #12]
 8006092:	9b03      	ldr	r3, [sp, #12]
 8006094:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006096:	eba3 0308 	sub.w	r3, r3, r8
 800609a:	4640      	mov	r0, r8
 800609c:	6013      	str	r3, [r2, #0]
 800609e:	b004      	add	sp, #16
 80060a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080060a4 <__exponent>:
 80060a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060a6:	2900      	cmp	r1, #0
 80060a8:	4604      	mov	r4, r0
 80060aa:	bfba      	itte	lt
 80060ac:	4249      	neglt	r1, r1
 80060ae:	232d      	movlt	r3, #45	; 0x2d
 80060b0:	232b      	movge	r3, #43	; 0x2b
 80060b2:	2909      	cmp	r1, #9
 80060b4:	f804 2b02 	strb.w	r2, [r4], #2
 80060b8:	7043      	strb	r3, [r0, #1]
 80060ba:	dd20      	ble.n	80060fe <__exponent+0x5a>
 80060bc:	f10d 0307 	add.w	r3, sp, #7
 80060c0:	461f      	mov	r7, r3
 80060c2:	260a      	movs	r6, #10
 80060c4:	fb91 f5f6 	sdiv	r5, r1, r6
 80060c8:	fb06 1115 	mls	r1, r6, r5, r1
 80060cc:	3130      	adds	r1, #48	; 0x30
 80060ce:	2d09      	cmp	r5, #9
 80060d0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80060d4:	f103 32ff 	add.w	r2, r3, #4294967295
 80060d8:	4629      	mov	r1, r5
 80060da:	dc09      	bgt.n	80060f0 <__exponent+0x4c>
 80060dc:	3130      	adds	r1, #48	; 0x30
 80060de:	3b02      	subs	r3, #2
 80060e0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80060e4:	42bb      	cmp	r3, r7
 80060e6:	4622      	mov	r2, r4
 80060e8:	d304      	bcc.n	80060f4 <__exponent+0x50>
 80060ea:	1a10      	subs	r0, r2, r0
 80060ec:	b003      	add	sp, #12
 80060ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060f0:	4613      	mov	r3, r2
 80060f2:	e7e7      	b.n	80060c4 <__exponent+0x20>
 80060f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060f8:	f804 2b01 	strb.w	r2, [r4], #1
 80060fc:	e7f2      	b.n	80060e4 <__exponent+0x40>
 80060fe:	2330      	movs	r3, #48	; 0x30
 8006100:	4419      	add	r1, r3
 8006102:	7083      	strb	r3, [r0, #2]
 8006104:	1d02      	adds	r2, r0, #4
 8006106:	70c1      	strb	r1, [r0, #3]
 8006108:	e7ef      	b.n	80060ea <__exponent+0x46>
	...

0800610c <_printf_float>:
 800610c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006110:	b08d      	sub	sp, #52	; 0x34
 8006112:	460c      	mov	r4, r1
 8006114:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006118:	4616      	mov	r6, r2
 800611a:	461f      	mov	r7, r3
 800611c:	4605      	mov	r5, r0
 800611e:	f001 fd65 	bl	8007bec <_localeconv_r>
 8006122:	6803      	ldr	r3, [r0, #0]
 8006124:	9304      	str	r3, [sp, #16]
 8006126:	4618      	mov	r0, r3
 8006128:	f7fa f852 	bl	80001d0 <strlen>
 800612c:	2300      	movs	r3, #0
 800612e:	930a      	str	r3, [sp, #40]	; 0x28
 8006130:	f8d8 3000 	ldr.w	r3, [r8]
 8006134:	9005      	str	r0, [sp, #20]
 8006136:	3307      	adds	r3, #7
 8006138:	f023 0307 	bic.w	r3, r3, #7
 800613c:	f103 0208 	add.w	r2, r3, #8
 8006140:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006144:	f8d4 b000 	ldr.w	fp, [r4]
 8006148:	f8c8 2000 	str.w	r2, [r8]
 800614c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006150:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006154:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006158:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800615c:	9307      	str	r3, [sp, #28]
 800615e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006162:	f04f 32ff 	mov.w	r2, #4294967295
 8006166:	4ba7      	ldr	r3, [pc, #668]	; (8006404 <_printf_float+0x2f8>)
 8006168:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800616c:	f7fa fcde 	bl	8000b2c <__aeabi_dcmpun>
 8006170:	bb70      	cbnz	r0, 80061d0 <_printf_float+0xc4>
 8006172:	f04f 32ff 	mov.w	r2, #4294967295
 8006176:	4ba3      	ldr	r3, [pc, #652]	; (8006404 <_printf_float+0x2f8>)
 8006178:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800617c:	f7fa fcb8 	bl	8000af0 <__aeabi_dcmple>
 8006180:	bb30      	cbnz	r0, 80061d0 <_printf_float+0xc4>
 8006182:	2200      	movs	r2, #0
 8006184:	2300      	movs	r3, #0
 8006186:	4640      	mov	r0, r8
 8006188:	4649      	mov	r1, r9
 800618a:	f7fa fca7 	bl	8000adc <__aeabi_dcmplt>
 800618e:	b110      	cbz	r0, 8006196 <_printf_float+0x8a>
 8006190:	232d      	movs	r3, #45	; 0x2d
 8006192:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006196:	4a9c      	ldr	r2, [pc, #624]	; (8006408 <_printf_float+0x2fc>)
 8006198:	4b9c      	ldr	r3, [pc, #624]	; (800640c <_printf_float+0x300>)
 800619a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800619e:	bf8c      	ite	hi
 80061a0:	4690      	movhi	r8, r2
 80061a2:	4698      	movls	r8, r3
 80061a4:	2303      	movs	r3, #3
 80061a6:	f02b 0204 	bic.w	r2, fp, #4
 80061aa:	6123      	str	r3, [r4, #16]
 80061ac:	6022      	str	r2, [r4, #0]
 80061ae:	f04f 0900 	mov.w	r9, #0
 80061b2:	9700      	str	r7, [sp, #0]
 80061b4:	4633      	mov	r3, r6
 80061b6:	aa0b      	add	r2, sp, #44	; 0x2c
 80061b8:	4621      	mov	r1, r4
 80061ba:	4628      	mov	r0, r5
 80061bc:	f000 f9e6 	bl	800658c <_printf_common>
 80061c0:	3001      	adds	r0, #1
 80061c2:	f040 808d 	bne.w	80062e0 <_printf_float+0x1d4>
 80061c6:	f04f 30ff 	mov.w	r0, #4294967295
 80061ca:	b00d      	add	sp, #52	; 0x34
 80061cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d0:	4642      	mov	r2, r8
 80061d2:	464b      	mov	r3, r9
 80061d4:	4640      	mov	r0, r8
 80061d6:	4649      	mov	r1, r9
 80061d8:	f7fa fca8 	bl	8000b2c <__aeabi_dcmpun>
 80061dc:	b110      	cbz	r0, 80061e4 <_printf_float+0xd8>
 80061de:	4a8c      	ldr	r2, [pc, #560]	; (8006410 <_printf_float+0x304>)
 80061e0:	4b8c      	ldr	r3, [pc, #560]	; (8006414 <_printf_float+0x308>)
 80061e2:	e7da      	b.n	800619a <_printf_float+0x8e>
 80061e4:	6861      	ldr	r1, [r4, #4]
 80061e6:	1c4b      	adds	r3, r1, #1
 80061e8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80061ec:	a80a      	add	r0, sp, #40	; 0x28
 80061ee:	d13e      	bne.n	800626e <_printf_float+0x162>
 80061f0:	2306      	movs	r3, #6
 80061f2:	6063      	str	r3, [r4, #4]
 80061f4:	2300      	movs	r3, #0
 80061f6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80061fa:	ab09      	add	r3, sp, #36	; 0x24
 80061fc:	9300      	str	r3, [sp, #0]
 80061fe:	ec49 8b10 	vmov	d0, r8, r9
 8006202:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006206:	6022      	str	r2, [r4, #0]
 8006208:	f8cd a004 	str.w	sl, [sp, #4]
 800620c:	6861      	ldr	r1, [r4, #4]
 800620e:	4628      	mov	r0, r5
 8006210:	f7ff fee7 	bl	8005fe2 <__cvt>
 8006214:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006218:	2b47      	cmp	r3, #71	; 0x47
 800621a:	4680      	mov	r8, r0
 800621c:	d109      	bne.n	8006232 <_printf_float+0x126>
 800621e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006220:	1cd8      	adds	r0, r3, #3
 8006222:	db02      	blt.n	800622a <_printf_float+0x11e>
 8006224:	6862      	ldr	r2, [r4, #4]
 8006226:	4293      	cmp	r3, r2
 8006228:	dd47      	ble.n	80062ba <_printf_float+0x1ae>
 800622a:	f1aa 0a02 	sub.w	sl, sl, #2
 800622e:	fa5f fa8a 	uxtb.w	sl, sl
 8006232:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006236:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006238:	d824      	bhi.n	8006284 <_printf_float+0x178>
 800623a:	3901      	subs	r1, #1
 800623c:	4652      	mov	r2, sl
 800623e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006242:	9109      	str	r1, [sp, #36]	; 0x24
 8006244:	f7ff ff2e 	bl	80060a4 <__exponent>
 8006248:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800624a:	1813      	adds	r3, r2, r0
 800624c:	2a01      	cmp	r2, #1
 800624e:	4681      	mov	r9, r0
 8006250:	6123      	str	r3, [r4, #16]
 8006252:	dc02      	bgt.n	800625a <_printf_float+0x14e>
 8006254:	6822      	ldr	r2, [r4, #0]
 8006256:	07d1      	lsls	r1, r2, #31
 8006258:	d501      	bpl.n	800625e <_printf_float+0x152>
 800625a:	3301      	adds	r3, #1
 800625c:	6123      	str	r3, [r4, #16]
 800625e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006262:	2b00      	cmp	r3, #0
 8006264:	d0a5      	beq.n	80061b2 <_printf_float+0xa6>
 8006266:	232d      	movs	r3, #45	; 0x2d
 8006268:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800626c:	e7a1      	b.n	80061b2 <_printf_float+0xa6>
 800626e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006272:	f000 8177 	beq.w	8006564 <_printf_float+0x458>
 8006276:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800627a:	d1bb      	bne.n	80061f4 <_printf_float+0xe8>
 800627c:	2900      	cmp	r1, #0
 800627e:	d1b9      	bne.n	80061f4 <_printf_float+0xe8>
 8006280:	2301      	movs	r3, #1
 8006282:	e7b6      	b.n	80061f2 <_printf_float+0xe6>
 8006284:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006288:	d119      	bne.n	80062be <_printf_float+0x1b2>
 800628a:	2900      	cmp	r1, #0
 800628c:	6863      	ldr	r3, [r4, #4]
 800628e:	dd0c      	ble.n	80062aa <_printf_float+0x19e>
 8006290:	6121      	str	r1, [r4, #16]
 8006292:	b913      	cbnz	r3, 800629a <_printf_float+0x18e>
 8006294:	6822      	ldr	r2, [r4, #0]
 8006296:	07d2      	lsls	r2, r2, #31
 8006298:	d502      	bpl.n	80062a0 <_printf_float+0x194>
 800629a:	3301      	adds	r3, #1
 800629c:	440b      	add	r3, r1
 800629e:	6123      	str	r3, [r4, #16]
 80062a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062a2:	65a3      	str	r3, [r4, #88]	; 0x58
 80062a4:	f04f 0900 	mov.w	r9, #0
 80062a8:	e7d9      	b.n	800625e <_printf_float+0x152>
 80062aa:	b913      	cbnz	r3, 80062b2 <_printf_float+0x1a6>
 80062ac:	6822      	ldr	r2, [r4, #0]
 80062ae:	07d0      	lsls	r0, r2, #31
 80062b0:	d501      	bpl.n	80062b6 <_printf_float+0x1aa>
 80062b2:	3302      	adds	r3, #2
 80062b4:	e7f3      	b.n	800629e <_printf_float+0x192>
 80062b6:	2301      	movs	r3, #1
 80062b8:	e7f1      	b.n	800629e <_printf_float+0x192>
 80062ba:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80062be:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80062c2:	4293      	cmp	r3, r2
 80062c4:	db05      	blt.n	80062d2 <_printf_float+0x1c6>
 80062c6:	6822      	ldr	r2, [r4, #0]
 80062c8:	6123      	str	r3, [r4, #16]
 80062ca:	07d1      	lsls	r1, r2, #31
 80062cc:	d5e8      	bpl.n	80062a0 <_printf_float+0x194>
 80062ce:	3301      	adds	r3, #1
 80062d0:	e7e5      	b.n	800629e <_printf_float+0x192>
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	bfd4      	ite	le
 80062d6:	f1c3 0302 	rsble	r3, r3, #2
 80062da:	2301      	movgt	r3, #1
 80062dc:	4413      	add	r3, r2
 80062de:	e7de      	b.n	800629e <_printf_float+0x192>
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	055a      	lsls	r2, r3, #21
 80062e4:	d407      	bmi.n	80062f6 <_printf_float+0x1ea>
 80062e6:	6923      	ldr	r3, [r4, #16]
 80062e8:	4642      	mov	r2, r8
 80062ea:	4631      	mov	r1, r6
 80062ec:	4628      	mov	r0, r5
 80062ee:	47b8      	blx	r7
 80062f0:	3001      	adds	r0, #1
 80062f2:	d12b      	bne.n	800634c <_printf_float+0x240>
 80062f4:	e767      	b.n	80061c6 <_printf_float+0xba>
 80062f6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80062fa:	f240 80dc 	bls.w	80064b6 <_printf_float+0x3aa>
 80062fe:	2200      	movs	r2, #0
 8006300:	2300      	movs	r3, #0
 8006302:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006306:	f7fa fbdf 	bl	8000ac8 <__aeabi_dcmpeq>
 800630a:	2800      	cmp	r0, #0
 800630c:	d033      	beq.n	8006376 <_printf_float+0x26a>
 800630e:	2301      	movs	r3, #1
 8006310:	4a41      	ldr	r2, [pc, #260]	; (8006418 <_printf_float+0x30c>)
 8006312:	4631      	mov	r1, r6
 8006314:	4628      	mov	r0, r5
 8006316:	47b8      	blx	r7
 8006318:	3001      	adds	r0, #1
 800631a:	f43f af54 	beq.w	80061c6 <_printf_float+0xba>
 800631e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006322:	429a      	cmp	r2, r3
 8006324:	db02      	blt.n	800632c <_printf_float+0x220>
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	07d8      	lsls	r0, r3, #31
 800632a:	d50f      	bpl.n	800634c <_printf_float+0x240>
 800632c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006330:	4631      	mov	r1, r6
 8006332:	4628      	mov	r0, r5
 8006334:	47b8      	blx	r7
 8006336:	3001      	adds	r0, #1
 8006338:	f43f af45 	beq.w	80061c6 <_printf_float+0xba>
 800633c:	f04f 0800 	mov.w	r8, #0
 8006340:	f104 091a 	add.w	r9, r4, #26
 8006344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006346:	3b01      	subs	r3, #1
 8006348:	4543      	cmp	r3, r8
 800634a:	dc09      	bgt.n	8006360 <_printf_float+0x254>
 800634c:	6823      	ldr	r3, [r4, #0]
 800634e:	079b      	lsls	r3, r3, #30
 8006350:	f100 8103 	bmi.w	800655a <_printf_float+0x44e>
 8006354:	68e0      	ldr	r0, [r4, #12]
 8006356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006358:	4298      	cmp	r0, r3
 800635a:	bfb8      	it	lt
 800635c:	4618      	movlt	r0, r3
 800635e:	e734      	b.n	80061ca <_printf_float+0xbe>
 8006360:	2301      	movs	r3, #1
 8006362:	464a      	mov	r2, r9
 8006364:	4631      	mov	r1, r6
 8006366:	4628      	mov	r0, r5
 8006368:	47b8      	blx	r7
 800636a:	3001      	adds	r0, #1
 800636c:	f43f af2b 	beq.w	80061c6 <_printf_float+0xba>
 8006370:	f108 0801 	add.w	r8, r8, #1
 8006374:	e7e6      	b.n	8006344 <_printf_float+0x238>
 8006376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006378:	2b00      	cmp	r3, #0
 800637a:	dc2b      	bgt.n	80063d4 <_printf_float+0x2c8>
 800637c:	2301      	movs	r3, #1
 800637e:	4a26      	ldr	r2, [pc, #152]	; (8006418 <_printf_float+0x30c>)
 8006380:	4631      	mov	r1, r6
 8006382:	4628      	mov	r0, r5
 8006384:	47b8      	blx	r7
 8006386:	3001      	adds	r0, #1
 8006388:	f43f af1d 	beq.w	80061c6 <_printf_float+0xba>
 800638c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800638e:	b923      	cbnz	r3, 800639a <_printf_float+0x28e>
 8006390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006392:	b913      	cbnz	r3, 800639a <_printf_float+0x28e>
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	07d9      	lsls	r1, r3, #31
 8006398:	d5d8      	bpl.n	800634c <_printf_float+0x240>
 800639a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800639e:	4631      	mov	r1, r6
 80063a0:	4628      	mov	r0, r5
 80063a2:	47b8      	blx	r7
 80063a4:	3001      	adds	r0, #1
 80063a6:	f43f af0e 	beq.w	80061c6 <_printf_float+0xba>
 80063aa:	f04f 0900 	mov.w	r9, #0
 80063ae:	f104 0a1a 	add.w	sl, r4, #26
 80063b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b4:	425b      	negs	r3, r3
 80063b6:	454b      	cmp	r3, r9
 80063b8:	dc01      	bgt.n	80063be <_printf_float+0x2b2>
 80063ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063bc:	e794      	b.n	80062e8 <_printf_float+0x1dc>
 80063be:	2301      	movs	r3, #1
 80063c0:	4652      	mov	r2, sl
 80063c2:	4631      	mov	r1, r6
 80063c4:	4628      	mov	r0, r5
 80063c6:	47b8      	blx	r7
 80063c8:	3001      	adds	r0, #1
 80063ca:	f43f aefc 	beq.w	80061c6 <_printf_float+0xba>
 80063ce:	f109 0901 	add.w	r9, r9, #1
 80063d2:	e7ee      	b.n	80063b2 <_printf_float+0x2a6>
 80063d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063d8:	429a      	cmp	r2, r3
 80063da:	bfa8      	it	ge
 80063dc:	461a      	movge	r2, r3
 80063de:	2a00      	cmp	r2, #0
 80063e0:	4691      	mov	r9, r2
 80063e2:	dd07      	ble.n	80063f4 <_printf_float+0x2e8>
 80063e4:	4613      	mov	r3, r2
 80063e6:	4631      	mov	r1, r6
 80063e8:	4642      	mov	r2, r8
 80063ea:	4628      	mov	r0, r5
 80063ec:	47b8      	blx	r7
 80063ee:	3001      	adds	r0, #1
 80063f0:	f43f aee9 	beq.w	80061c6 <_printf_float+0xba>
 80063f4:	f104 031a 	add.w	r3, r4, #26
 80063f8:	f04f 0b00 	mov.w	fp, #0
 80063fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006400:	9306      	str	r3, [sp, #24]
 8006402:	e015      	b.n	8006430 <_printf_float+0x324>
 8006404:	7fefffff 	.word	0x7fefffff
 8006408:	080088b8 	.word	0x080088b8
 800640c:	080088b4 	.word	0x080088b4
 8006410:	080088c0 	.word	0x080088c0
 8006414:	080088bc 	.word	0x080088bc
 8006418:	080088c4 	.word	0x080088c4
 800641c:	2301      	movs	r3, #1
 800641e:	9a06      	ldr	r2, [sp, #24]
 8006420:	4631      	mov	r1, r6
 8006422:	4628      	mov	r0, r5
 8006424:	47b8      	blx	r7
 8006426:	3001      	adds	r0, #1
 8006428:	f43f aecd 	beq.w	80061c6 <_printf_float+0xba>
 800642c:	f10b 0b01 	add.w	fp, fp, #1
 8006430:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006434:	ebaa 0309 	sub.w	r3, sl, r9
 8006438:	455b      	cmp	r3, fp
 800643a:	dcef      	bgt.n	800641c <_printf_float+0x310>
 800643c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006440:	429a      	cmp	r2, r3
 8006442:	44d0      	add	r8, sl
 8006444:	db15      	blt.n	8006472 <_printf_float+0x366>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	07da      	lsls	r2, r3, #31
 800644a:	d412      	bmi.n	8006472 <_printf_float+0x366>
 800644c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800644e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006450:	eba3 020a 	sub.w	r2, r3, sl
 8006454:	eba3 0a01 	sub.w	sl, r3, r1
 8006458:	4592      	cmp	sl, r2
 800645a:	bfa8      	it	ge
 800645c:	4692      	movge	sl, r2
 800645e:	f1ba 0f00 	cmp.w	sl, #0
 8006462:	dc0e      	bgt.n	8006482 <_printf_float+0x376>
 8006464:	f04f 0800 	mov.w	r8, #0
 8006468:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800646c:	f104 091a 	add.w	r9, r4, #26
 8006470:	e019      	b.n	80064a6 <_printf_float+0x39a>
 8006472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006476:	4631      	mov	r1, r6
 8006478:	4628      	mov	r0, r5
 800647a:	47b8      	blx	r7
 800647c:	3001      	adds	r0, #1
 800647e:	d1e5      	bne.n	800644c <_printf_float+0x340>
 8006480:	e6a1      	b.n	80061c6 <_printf_float+0xba>
 8006482:	4653      	mov	r3, sl
 8006484:	4642      	mov	r2, r8
 8006486:	4631      	mov	r1, r6
 8006488:	4628      	mov	r0, r5
 800648a:	47b8      	blx	r7
 800648c:	3001      	adds	r0, #1
 800648e:	d1e9      	bne.n	8006464 <_printf_float+0x358>
 8006490:	e699      	b.n	80061c6 <_printf_float+0xba>
 8006492:	2301      	movs	r3, #1
 8006494:	464a      	mov	r2, r9
 8006496:	4631      	mov	r1, r6
 8006498:	4628      	mov	r0, r5
 800649a:	47b8      	blx	r7
 800649c:	3001      	adds	r0, #1
 800649e:	f43f ae92 	beq.w	80061c6 <_printf_float+0xba>
 80064a2:	f108 0801 	add.w	r8, r8, #1
 80064a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064aa:	1a9b      	subs	r3, r3, r2
 80064ac:	eba3 030a 	sub.w	r3, r3, sl
 80064b0:	4543      	cmp	r3, r8
 80064b2:	dcee      	bgt.n	8006492 <_printf_float+0x386>
 80064b4:	e74a      	b.n	800634c <_printf_float+0x240>
 80064b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064b8:	2a01      	cmp	r2, #1
 80064ba:	dc01      	bgt.n	80064c0 <_printf_float+0x3b4>
 80064bc:	07db      	lsls	r3, r3, #31
 80064be:	d53a      	bpl.n	8006536 <_printf_float+0x42a>
 80064c0:	2301      	movs	r3, #1
 80064c2:	4642      	mov	r2, r8
 80064c4:	4631      	mov	r1, r6
 80064c6:	4628      	mov	r0, r5
 80064c8:	47b8      	blx	r7
 80064ca:	3001      	adds	r0, #1
 80064cc:	f43f ae7b 	beq.w	80061c6 <_printf_float+0xba>
 80064d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064d4:	4631      	mov	r1, r6
 80064d6:	4628      	mov	r0, r5
 80064d8:	47b8      	blx	r7
 80064da:	3001      	adds	r0, #1
 80064dc:	f108 0801 	add.w	r8, r8, #1
 80064e0:	f43f ae71 	beq.w	80061c6 <_printf_float+0xba>
 80064e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064e6:	2200      	movs	r2, #0
 80064e8:	f103 3aff 	add.w	sl, r3, #4294967295
 80064ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80064f0:	2300      	movs	r3, #0
 80064f2:	f7fa fae9 	bl	8000ac8 <__aeabi_dcmpeq>
 80064f6:	b9c8      	cbnz	r0, 800652c <_printf_float+0x420>
 80064f8:	4653      	mov	r3, sl
 80064fa:	4642      	mov	r2, r8
 80064fc:	4631      	mov	r1, r6
 80064fe:	4628      	mov	r0, r5
 8006500:	47b8      	blx	r7
 8006502:	3001      	adds	r0, #1
 8006504:	d10e      	bne.n	8006524 <_printf_float+0x418>
 8006506:	e65e      	b.n	80061c6 <_printf_float+0xba>
 8006508:	2301      	movs	r3, #1
 800650a:	4652      	mov	r2, sl
 800650c:	4631      	mov	r1, r6
 800650e:	4628      	mov	r0, r5
 8006510:	47b8      	blx	r7
 8006512:	3001      	adds	r0, #1
 8006514:	f43f ae57 	beq.w	80061c6 <_printf_float+0xba>
 8006518:	f108 0801 	add.w	r8, r8, #1
 800651c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800651e:	3b01      	subs	r3, #1
 8006520:	4543      	cmp	r3, r8
 8006522:	dcf1      	bgt.n	8006508 <_printf_float+0x3fc>
 8006524:	464b      	mov	r3, r9
 8006526:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800652a:	e6de      	b.n	80062ea <_printf_float+0x1de>
 800652c:	f04f 0800 	mov.w	r8, #0
 8006530:	f104 0a1a 	add.w	sl, r4, #26
 8006534:	e7f2      	b.n	800651c <_printf_float+0x410>
 8006536:	2301      	movs	r3, #1
 8006538:	e7df      	b.n	80064fa <_printf_float+0x3ee>
 800653a:	2301      	movs	r3, #1
 800653c:	464a      	mov	r2, r9
 800653e:	4631      	mov	r1, r6
 8006540:	4628      	mov	r0, r5
 8006542:	47b8      	blx	r7
 8006544:	3001      	adds	r0, #1
 8006546:	f43f ae3e 	beq.w	80061c6 <_printf_float+0xba>
 800654a:	f108 0801 	add.w	r8, r8, #1
 800654e:	68e3      	ldr	r3, [r4, #12]
 8006550:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006552:	1a9b      	subs	r3, r3, r2
 8006554:	4543      	cmp	r3, r8
 8006556:	dcf0      	bgt.n	800653a <_printf_float+0x42e>
 8006558:	e6fc      	b.n	8006354 <_printf_float+0x248>
 800655a:	f04f 0800 	mov.w	r8, #0
 800655e:	f104 0919 	add.w	r9, r4, #25
 8006562:	e7f4      	b.n	800654e <_printf_float+0x442>
 8006564:	2900      	cmp	r1, #0
 8006566:	f43f ae8b 	beq.w	8006280 <_printf_float+0x174>
 800656a:	2300      	movs	r3, #0
 800656c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006570:	ab09      	add	r3, sp, #36	; 0x24
 8006572:	9300      	str	r3, [sp, #0]
 8006574:	ec49 8b10 	vmov	d0, r8, r9
 8006578:	6022      	str	r2, [r4, #0]
 800657a:	f8cd a004 	str.w	sl, [sp, #4]
 800657e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006582:	4628      	mov	r0, r5
 8006584:	f7ff fd2d 	bl	8005fe2 <__cvt>
 8006588:	4680      	mov	r8, r0
 800658a:	e648      	b.n	800621e <_printf_float+0x112>

0800658c <_printf_common>:
 800658c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006590:	4691      	mov	r9, r2
 8006592:	461f      	mov	r7, r3
 8006594:	688a      	ldr	r2, [r1, #8]
 8006596:	690b      	ldr	r3, [r1, #16]
 8006598:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800659c:	4293      	cmp	r3, r2
 800659e:	bfb8      	it	lt
 80065a0:	4613      	movlt	r3, r2
 80065a2:	f8c9 3000 	str.w	r3, [r9]
 80065a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80065aa:	4606      	mov	r6, r0
 80065ac:	460c      	mov	r4, r1
 80065ae:	b112      	cbz	r2, 80065b6 <_printf_common+0x2a>
 80065b0:	3301      	adds	r3, #1
 80065b2:	f8c9 3000 	str.w	r3, [r9]
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	0699      	lsls	r1, r3, #26
 80065ba:	bf42      	ittt	mi
 80065bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80065c0:	3302      	addmi	r3, #2
 80065c2:	f8c9 3000 	strmi.w	r3, [r9]
 80065c6:	6825      	ldr	r5, [r4, #0]
 80065c8:	f015 0506 	ands.w	r5, r5, #6
 80065cc:	d107      	bne.n	80065de <_printf_common+0x52>
 80065ce:	f104 0a19 	add.w	sl, r4, #25
 80065d2:	68e3      	ldr	r3, [r4, #12]
 80065d4:	f8d9 2000 	ldr.w	r2, [r9]
 80065d8:	1a9b      	subs	r3, r3, r2
 80065da:	42ab      	cmp	r3, r5
 80065dc:	dc28      	bgt.n	8006630 <_printf_common+0xa4>
 80065de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80065e2:	6822      	ldr	r2, [r4, #0]
 80065e4:	3300      	adds	r3, #0
 80065e6:	bf18      	it	ne
 80065e8:	2301      	movne	r3, #1
 80065ea:	0692      	lsls	r2, r2, #26
 80065ec:	d42d      	bmi.n	800664a <_printf_common+0xbe>
 80065ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065f2:	4639      	mov	r1, r7
 80065f4:	4630      	mov	r0, r6
 80065f6:	47c0      	blx	r8
 80065f8:	3001      	adds	r0, #1
 80065fa:	d020      	beq.n	800663e <_printf_common+0xb2>
 80065fc:	6823      	ldr	r3, [r4, #0]
 80065fe:	68e5      	ldr	r5, [r4, #12]
 8006600:	f8d9 2000 	ldr.w	r2, [r9]
 8006604:	f003 0306 	and.w	r3, r3, #6
 8006608:	2b04      	cmp	r3, #4
 800660a:	bf08      	it	eq
 800660c:	1aad      	subeq	r5, r5, r2
 800660e:	68a3      	ldr	r3, [r4, #8]
 8006610:	6922      	ldr	r2, [r4, #16]
 8006612:	bf0c      	ite	eq
 8006614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006618:	2500      	movne	r5, #0
 800661a:	4293      	cmp	r3, r2
 800661c:	bfc4      	itt	gt
 800661e:	1a9b      	subgt	r3, r3, r2
 8006620:	18ed      	addgt	r5, r5, r3
 8006622:	f04f 0900 	mov.w	r9, #0
 8006626:	341a      	adds	r4, #26
 8006628:	454d      	cmp	r5, r9
 800662a:	d11a      	bne.n	8006662 <_printf_common+0xd6>
 800662c:	2000      	movs	r0, #0
 800662e:	e008      	b.n	8006642 <_printf_common+0xb6>
 8006630:	2301      	movs	r3, #1
 8006632:	4652      	mov	r2, sl
 8006634:	4639      	mov	r1, r7
 8006636:	4630      	mov	r0, r6
 8006638:	47c0      	blx	r8
 800663a:	3001      	adds	r0, #1
 800663c:	d103      	bne.n	8006646 <_printf_common+0xba>
 800663e:	f04f 30ff 	mov.w	r0, #4294967295
 8006642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006646:	3501      	adds	r5, #1
 8006648:	e7c3      	b.n	80065d2 <_printf_common+0x46>
 800664a:	18e1      	adds	r1, r4, r3
 800664c:	1c5a      	adds	r2, r3, #1
 800664e:	2030      	movs	r0, #48	; 0x30
 8006650:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006654:	4422      	add	r2, r4
 8006656:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800665a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800665e:	3302      	adds	r3, #2
 8006660:	e7c5      	b.n	80065ee <_printf_common+0x62>
 8006662:	2301      	movs	r3, #1
 8006664:	4622      	mov	r2, r4
 8006666:	4639      	mov	r1, r7
 8006668:	4630      	mov	r0, r6
 800666a:	47c0      	blx	r8
 800666c:	3001      	adds	r0, #1
 800666e:	d0e6      	beq.n	800663e <_printf_common+0xb2>
 8006670:	f109 0901 	add.w	r9, r9, #1
 8006674:	e7d8      	b.n	8006628 <_printf_common+0x9c>
	...

08006678 <_printf_i>:
 8006678:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800667c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006680:	460c      	mov	r4, r1
 8006682:	7e09      	ldrb	r1, [r1, #24]
 8006684:	b085      	sub	sp, #20
 8006686:	296e      	cmp	r1, #110	; 0x6e
 8006688:	4617      	mov	r7, r2
 800668a:	4606      	mov	r6, r0
 800668c:	4698      	mov	r8, r3
 800668e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006690:	f000 80b3 	beq.w	80067fa <_printf_i+0x182>
 8006694:	d822      	bhi.n	80066dc <_printf_i+0x64>
 8006696:	2963      	cmp	r1, #99	; 0x63
 8006698:	d036      	beq.n	8006708 <_printf_i+0x90>
 800669a:	d80a      	bhi.n	80066b2 <_printf_i+0x3a>
 800669c:	2900      	cmp	r1, #0
 800669e:	f000 80b9 	beq.w	8006814 <_printf_i+0x19c>
 80066a2:	2958      	cmp	r1, #88	; 0x58
 80066a4:	f000 8083 	beq.w	80067ae <_printf_i+0x136>
 80066a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066ac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80066b0:	e032      	b.n	8006718 <_printf_i+0xa0>
 80066b2:	2964      	cmp	r1, #100	; 0x64
 80066b4:	d001      	beq.n	80066ba <_printf_i+0x42>
 80066b6:	2969      	cmp	r1, #105	; 0x69
 80066b8:	d1f6      	bne.n	80066a8 <_printf_i+0x30>
 80066ba:	6820      	ldr	r0, [r4, #0]
 80066bc:	6813      	ldr	r3, [r2, #0]
 80066be:	0605      	lsls	r5, r0, #24
 80066c0:	f103 0104 	add.w	r1, r3, #4
 80066c4:	d52a      	bpl.n	800671c <_printf_i+0xa4>
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	6011      	str	r1, [r2, #0]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	da03      	bge.n	80066d6 <_printf_i+0x5e>
 80066ce:	222d      	movs	r2, #45	; 0x2d
 80066d0:	425b      	negs	r3, r3
 80066d2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80066d6:	486f      	ldr	r0, [pc, #444]	; (8006894 <_printf_i+0x21c>)
 80066d8:	220a      	movs	r2, #10
 80066da:	e039      	b.n	8006750 <_printf_i+0xd8>
 80066dc:	2973      	cmp	r1, #115	; 0x73
 80066de:	f000 809d 	beq.w	800681c <_printf_i+0x1a4>
 80066e2:	d808      	bhi.n	80066f6 <_printf_i+0x7e>
 80066e4:	296f      	cmp	r1, #111	; 0x6f
 80066e6:	d020      	beq.n	800672a <_printf_i+0xb2>
 80066e8:	2970      	cmp	r1, #112	; 0x70
 80066ea:	d1dd      	bne.n	80066a8 <_printf_i+0x30>
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	f043 0320 	orr.w	r3, r3, #32
 80066f2:	6023      	str	r3, [r4, #0]
 80066f4:	e003      	b.n	80066fe <_printf_i+0x86>
 80066f6:	2975      	cmp	r1, #117	; 0x75
 80066f8:	d017      	beq.n	800672a <_printf_i+0xb2>
 80066fa:	2978      	cmp	r1, #120	; 0x78
 80066fc:	d1d4      	bne.n	80066a8 <_printf_i+0x30>
 80066fe:	2378      	movs	r3, #120	; 0x78
 8006700:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006704:	4864      	ldr	r0, [pc, #400]	; (8006898 <_printf_i+0x220>)
 8006706:	e055      	b.n	80067b4 <_printf_i+0x13c>
 8006708:	6813      	ldr	r3, [r2, #0]
 800670a:	1d19      	adds	r1, r3, #4
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6011      	str	r1, [r2, #0]
 8006710:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006714:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006718:	2301      	movs	r3, #1
 800671a:	e08c      	b.n	8006836 <_printf_i+0x1be>
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	6011      	str	r1, [r2, #0]
 8006720:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006724:	bf18      	it	ne
 8006726:	b21b      	sxthne	r3, r3
 8006728:	e7cf      	b.n	80066ca <_printf_i+0x52>
 800672a:	6813      	ldr	r3, [r2, #0]
 800672c:	6825      	ldr	r5, [r4, #0]
 800672e:	1d18      	adds	r0, r3, #4
 8006730:	6010      	str	r0, [r2, #0]
 8006732:	0628      	lsls	r0, r5, #24
 8006734:	d501      	bpl.n	800673a <_printf_i+0xc2>
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	e002      	b.n	8006740 <_printf_i+0xc8>
 800673a:	0668      	lsls	r0, r5, #25
 800673c:	d5fb      	bpl.n	8006736 <_printf_i+0xbe>
 800673e:	881b      	ldrh	r3, [r3, #0]
 8006740:	4854      	ldr	r0, [pc, #336]	; (8006894 <_printf_i+0x21c>)
 8006742:	296f      	cmp	r1, #111	; 0x6f
 8006744:	bf14      	ite	ne
 8006746:	220a      	movne	r2, #10
 8006748:	2208      	moveq	r2, #8
 800674a:	2100      	movs	r1, #0
 800674c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006750:	6865      	ldr	r5, [r4, #4]
 8006752:	60a5      	str	r5, [r4, #8]
 8006754:	2d00      	cmp	r5, #0
 8006756:	f2c0 8095 	blt.w	8006884 <_printf_i+0x20c>
 800675a:	6821      	ldr	r1, [r4, #0]
 800675c:	f021 0104 	bic.w	r1, r1, #4
 8006760:	6021      	str	r1, [r4, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d13d      	bne.n	80067e2 <_printf_i+0x16a>
 8006766:	2d00      	cmp	r5, #0
 8006768:	f040 808e 	bne.w	8006888 <_printf_i+0x210>
 800676c:	4665      	mov	r5, ip
 800676e:	2a08      	cmp	r2, #8
 8006770:	d10b      	bne.n	800678a <_printf_i+0x112>
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	07db      	lsls	r3, r3, #31
 8006776:	d508      	bpl.n	800678a <_printf_i+0x112>
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	6862      	ldr	r2, [r4, #4]
 800677c:	429a      	cmp	r2, r3
 800677e:	bfde      	ittt	le
 8006780:	2330      	movle	r3, #48	; 0x30
 8006782:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006786:	f105 35ff 	addle.w	r5, r5, #4294967295
 800678a:	ebac 0305 	sub.w	r3, ip, r5
 800678e:	6123      	str	r3, [r4, #16]
 8006790:	f8cd 8000 	str.w	r8, [sp]
 8006794:	463b      	mov	r3, r7
 8006796:	aa03      	add	r2, sp, #12
 8006798:	4621      	mov	r1, r4
 800679a:	4630      	mov	r0, r6
 800679c:	f7ff fef6 	bl	800658c <_printf_common>
 80067a0:	3001      	adds	r0, #1
 80067a2:	d14d      	bne.n	8006840 <_printf_i+0x1c8>
 80067a4:	f04f 30ff 	mov.w	r0, #4294967295
 80067a8:	b005      	add	sp, #20
 80067aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80067ae:	4839      	ldr	r0, [pc, #228]	; (8006894 <_printf_i+0x21c>)
 80067b0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80067b4:	6813      	ldr	r3, [r2, #0]
 80067b6:	6821      	ldr	r1, [r4, #0]
 80067b8:	1d1d      	adds	r5, r3, #4
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6015      	str	r5, [r2, #0]
 80067be:	060a      	lsls	r2, r1, #24
 80067c0:	d50b      	bpl.n	80067da <_printf_i+0x162>
 80067c2:	07ca      	lsls	r2, r1, #31
 80067c4:	bf44      	itt	mi
 80067c6:	f041 0120 	orrmi.w	r1, r1, #32
 80067ca:	6021      	strmi	r1, [r4, #0]
 80067cc:	b91b      	cbnz	r3, 80067d6 <_printf_i+0x15e>
 80067ce:	6822      	ldr	r2, [r4, #0]
 80067d0:	f022 0220 	bic.w	r2, r2, #32
 80067d4:	6022      	str	r2, [r4, #0]
 80067d6:	2210      	movs	r2, #16
 80067d8:	e7b7      	b.n	800674a <_printf_i+0xd2>
 80067da:	064d      	lsls	r5, r1, #25
 80067dc:	bf48      	it	mi
 80067de:	b29b      	uxthmi	r3, r3
 80067e0:	e7ef      	b.n	80067c2 <_printf_i+0x14a>
 80067e2:	4665      	mov	r5, ip
 80067e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80067e8:	fb02 3311 	mls	r3, r2, r1, r3
 80067ec:	5cc3      	ldrb	r3, [r0, r3]
 80067ee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80067f2:	460b      	mov	r3, r1
 80067f4:	2900      	cmp	r1, #0
 80067f6:	d1f5      	bne.n	80067e4 <_printf_i+0x16c>
 80067f8:	e7b9      	b.n	800676e <_printf_i+0xf6>
 80067fa:	6813      	ldr	r3, [r2, #0]
 80067fc:	6825      	ldr	r5, [r4, #0]
 80067fe:	6961      	ldr	r1, [r4, #20]
 8006800:	1d18      	adds	r0, r3, #4
 8006802:	6010      	str	r0, [r2, #0]
 8006804:	0628      	lsls	r0, r5, #24
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	d501      	bpl.n	800680e <_printf_i+0x196>
 800680a:	6019      	str	r1, [r3, #0]
 800680c:	e002      	b.n	8006814 <_printf_i+0x19c>
 800680e:	066a      	lsls	r2, r5, #25
 8006810:	d5fb      	bpl.n	800680a <_printf_i+0x192>
 8006812:	8019      	strh	r1, [r3, #0]
 8006814:	2300      	movs	r3, #0
 8006816:	6123      	str	r3, [r4, #16]
 8006818:	4665      	mov	r5, ip
 800681a:	e7b9      	b.n	8006790 <_printf_i+0x118>
 800681c:	6813      	ldr	r3, [r2, #0]
 800681e:	1d19      	adds	r1, r3, #4
 8006820:	6011      	str	r1, [r2, #0]
 8006822:	681d      	ldr	r5, [r3, #0]
 8006824:	6862      	ldr	r2, [r4, #4]
 8006826:	2100      	movs	r1, #0
 8006828:	4628      	mov	r0, r5
 800682a:	f7f9 fcd9 	bl	80001e0 <memchr>
 800682e:	b108      	cbz	r0, 8006834 <_printf_i+0x1bc>
 8006830:	1b40      	subs	r0, r0, r5
 8006832:	6060      	str	r0, [r4, #4]
 8006834:	6863      	ldr	r3, [r4, #4]
 8006836:	6123      	str	r3, [r4, #16]
 8006838:	2300      	movs	r3, #0
 800683a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800683e:	e7a7      	b.n	8006790 <_printf_i+0x118>
 8006840:	6923      	ldr	r3, [r4, #16]
 8006842:	462a      	mov	r2, r5
 8006844:	4639      	mov	r1, r7
 8006846:	4630      	mov	r0, r6
 8006848:	47c0      	blx	r8
 800684a:	3001      	adds	r0, #1
 800684c:	d0aa      	beq.n	80067a4 <_printf_i+0x12c>
 800684e:	6823      	ldr	r3, [r4, #0]
 8006850:	079b      	lsls	r3, r3, #30
 8006852:	d413      	bmi.n	800687c <_printf_i+0x204>
 8006854:	68e0      	ldr	r0, [r4, #12]
 8006856:	9b03      	ldr	r3, [sp, #12]
 8006858:	4298      	cmp	r0, r3
 800685a:	bfb8      	it	lt
 800685c:	4618      	movlt	r0, r3
 800685e:	e7a3      	b.n	80067a8 <_printf_i+0x130>
 8006860:	2301      	movs	r3, #1
 8006862:	464a      	mov	r2, r9
 8006864:	4639      	mov	r1, r7
 8006866:	4630      	mov	r0, r6
 8006868:	47c0      	blx	r8
 800686a:	3001      	adds	r0, #1
 800686c:	d09a      	beq.n	80067a4 <_printf_i+0x12c>
 800686e:	3501      	adds	r5, #1
 8006870:	68e3      	ldr	r3, [r4, #12]
 8006872:	9a03      	ldr	r2, [sp, #12]
 8006874:	1a9b      	subs	r3, r3, r2
 8006876:	42ab      	cmp	r3, r5
 8006878:	dcf2      	bgt.n	8006860 <_printf_i+0x1e8>
 800687a:	e7eb      	b.n	8006854 <_printf_i+0x1dc>
 800687c:	2500      	movs	r5, #0
 800687e:	f104 0919 	add.w	r9, r4, #25
 8006882:	e7f5      	b.n	8006870 <_printf_i+0x1f8>
 8006884:	2b00      	cmp	r3, #0
 8006886:	d1ac      	bne.n	80067e2 <_printf_i+0x16a>
 8006888:	7803      	ldrb	r3, [r0, #0]
 800688a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800688e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006892:	e76c      	b.n	800676e <_printf_i+0xf6>
 8006894:	080088c6 	.word	0x080088c6
 8006898:	080088d7 	.word	0x080088d7

0800689c <iprintf>:
 800689c:	b40f      	push	{r0, r1, r2, r3}
 800689e:	4b0a      	ldr	r3, [pc, #40]	; (80068c8 <iprintf+0x2c>)
 80068a0:	b513      	push	{r0, r1, r4, lr}
 80068a2:	681c      	ldr	r4, [r3, #0]
 80068a4:	b124      	cbz	r4, 80068b0 <iprintf+0x14>
 80068a6:	69a3      	ldr	r3, [r4, #24]
 80068a8:	b913      	cbnz	r3, 80068b0 <iprintf+0x14>
 80068aa:	4620      	mov	r0, r4
 80068ac:	f001 f914 	bl	8007ad8 <__sinit>
 80068b0:	ab05      	add	r3, sp, #20
 80068b2:	9a04      	ldr	r2, [sp, #16]
 80068b4:	68a1      	ldr	r1, [r4, #8]
 80068b6:	9301      	str	r3, [sp, #4]
 80068b8:	4620      	mov	r0, r4
 80068ba:	f001 fdd7 	bl	800846c <_vfiprintf_r>
 80068be:	b002      	add	sp, #8
 80068c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c4:	b004      	add	sp, #16
 80068c6:	4770      	bx	lr
 80068c8:	20000604 	.word	0x20000604

080068cc <_puts_r>:
 80068cc:	b570      	push	{r4, r5, r6, lr}
 80068ce:	460e      	mov	r6, r1
 80068d0:	4605      	mov	r5, r0
 80068d2:	b118      	cbz	r0, 80068dc <_puts_r+0x10>
 80068d4:	6983      	ldr	r3, [r0, #24]
 80068d6:	b90b      	cbnz	r3, 80068dc <_puts_r+0x10>
 80068d8:	f001 f8fe 	bl	8007ad8 <__sinit>
 80068dc:	69ab      	ldr	r3, [r5, #24]
 80068de:	68ac      	ldr	r4, [r5, #8]
 80068e0:	b913      	cbnz	r3, 80068e8 <_puts_r+0x1c>
 80068e2:	4628      	mov	r0, r5
 80068e4:	f001 f8f8 	bl	8007ad8 <__sinit>
 80068e8:	4b23      	ldr	r3, [pc, #140]	; (8006978 <_puts_r+0xac>)
 80068ea:	429c      	cmp	r4, r3
 80068ec:	d117      	bne.n	800691e <_puts_r+0x52>
 80068ee:	686c      	ldr	r4, [r5, #4]
 80068f0:	89a3      	ldrh	r3, [r4, #12]
 80068f2:	071b      	lsls	r3, r3, #28
 80068f4:	d51d      	bpl.n	8006932 <_puts_r+0x66>
 80068f6:	6923      	ldr	r3, [r4, #16]
 80068f8:	b1db      	cbz	r3, 8006932 <_puts_r+0x66>
 80068fa:	3e01      	subs	r6, #1
 80068fc:	68a3      	ldr	r3, [r4, #8]
 80068fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006902:	3b01      	subs	r3, #1
 8006904:	60a3      	str	r3, [r4, #8]
 8006906:	b9e9      	cbnz	r1, 8006944 <_puts_r+0x78>
 8006908:	2b00      	cmp	r3, #0
 800690a:	da2e      	bge.n	800696a <_puts_r+0x9e>
 800690c:	4622      	mov	r2, r4
 800690e:	210a      	movs	r1, #10
 8006910:	4628      	mov	r0, r5
 8006912:	f000 f8ed 	bl	8006af0 <__swbuf_r>
 8006916:	3001      	adds	r0, #1
 8006918:	d011      	beq.n	800693e <_puts_r+0x72>
 800691a:	200a      	movs	r0, #10
 800691c:	e011      	b.n	8006942 <_puts_r+0x76>
 800691e:	4b17      	ldr	r3, [pc, #92]	; (800697c <_puts_r+0xb0>)
 8006920:	429c      	cmp	r4, r3
 8006922:	d101      	bne.n	8006928 <_puts_r+0x5c>
 8006924:	68ac      	ldr	r4, [r5, #8]
 8006926:	e7e3      	b.n	80068f0 <_puts_r+0x24>
 8006928:	4b15      	ldr	r3, [pc, #84]	; (8006980 <_puts_r+0xb4>)
 800692a:	429c      	cmp	r4, r3
 800692c:	bf08      	it	eq
 800692e:	68ec      	ldreq	r4, [r5, #12]
 8006930:	e7de      	b.n	80068f0 <_puts_r+0x24>
 8006932:	4621      	mov	r1, r4
 8006934:	4628      	mov	r0, r5
 8006936:	f000 f92d 	bl	8006b94 <__swsetup_r>
 800693a:	2800      	cmp	r0, #0
 800693c:	d0dd      	beq.n	80068fa <_puts_r+0x2e>
 800693e:	f04f 30ff 	mov.w	r0, #4294967295
 8006942:	bd70      	pop	{r4, r5, r6, pc}
 8006944:	2b00      	cmp	r3, #0
 8006946:	da04      	bge.n	8006952 <_puts_r+0x86>
 8006948:	69a2      	ldr	r2, [r4, #24]
 800694a:	429a      	cmp	r2, r3
 800694c:	dc06      	bgt.n	800695c <_puts_r+0x90>
 800694e:	290a      	cmp	r1, #10
 8006950:	d004      	beq.n	800695c <_puts_r+0x90>
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	1c5a      	adds	r2, r3, #1
 8006956:	6022      	str	r2, [r4, #0]
 8006958:	7019      	strb	r1, [r3, #0]
 800695a:	e7cf      	b.n	80068fc <_puts_r+0x30>
 800695c:	4622      	mov	r2, r4
 800695e:	4628      	mov	r0, r5
 8006960:	f000 f8c6 	bl	8006af0 <__swbuf_r>
 8006964:	3001      	adds	r0, #1
 8006966:	d1c9      	bne.n	80068fc <_puts_r+0x30>
 8006968:	e7e9      	b.n	800693e <_puts_r+0x72>
 800696a:	6823      	ldr	r3, [r4, #0]
 800696c:	200a      	movs	r0, #10
 800696e:	1c5a      	adds	r2, r3, #1
 8006970:	6022      	str	r2, [r4, #0]
 8006972:	7018      	strb	r0, [r3, #0]
 8006974:	e7e5      	b.n	8006942 <_puts_r+0x76>
 8006976:	bf00      	nop
 8006978:	08008918 	.word	0x08008918
 800697c:	08008938 	.word	0x08008938
 8006980:	080088f8 	.word	0x080088f8

08006984 <puts>:
 8006984:	4b02      	ldr	r3, [pc, #8]	; (8006990 <puts+0xc>)
 8006986:	4601      	mov	r1, r0
 8006988:	6818      	ldr	r0, [r3, #0]
 800698a:	f7ff bf9f 	b.w	80068cc <_puts_r>
 800698e:	bf00      	nop
 8006990:	20000604 	.word	0x20000604

08006994 <setvbuf>:
 8006994:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006998:	461d      	mov	r5, r3
 800699a:	4b51      	ldr	r3, [pc, #324]	; (8006ae0 <setvbuf+0x14c>)
 800699c:	681e      	ldr	r6, [r3, #0]
 800699e:	4604      	mov	r4, r0
 80069a0:	460f      	mov	r7, r1
 80069a2:	4690      	mov	r8, r2
 80069a4:	b126      	cbz	r6, 80069b0 <setvbuf+0x1c>
 80069a6:	69b3      	ldr	r3, [r6, #24]
 80069a8:	b913      	cbnz	r3, 80069b0 <setvbuf+0x1c>
 80069aa:	4630      	mov	r0, r6
 80069ac:	f001 f894 	bl	8007ad8 <__sinit>
 80069b0:	4b4c      	ldr	r3, [pc, #304]	; (8006ae4 <setvbuf+0x150>)
 80069b2:	429c      	cmp	r4, r3
 80069b4:	d152      	bne.n	8006a5c <setvbuf+0xc8>
 80069b6:	6874      	ldr	r4, [r6, #4]
 80069b8:	f1b8 0f02 	cmp.w	r8, #2
 80069bc:	d006      	beq.n	80069cc <setvbuf+0x38>
 80069be:	f1b8 0f01 	cmp.w	r8, #1
 80069c2:	f200 8089 	bhi.w	8006ad8 <setvbuf+0x144>
 80069c6:	2d00      	cmp	r5, #0
 80069c8:	f2c0 8086 	blt.w	8006ad8 <setvbuf+0x144>
 80069cc:	4621      	mov	r1, r4
 80069ce:	4630      	mov	r0, r6
 80069d0:	f001 f818 	bl	8007a04 <_fflush_r>
 80069d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069d6:	b141      	cbz	r1, 80069ea <setvbuf+0x56>
 80069d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069dc:	4299      	cmp	r1, r3
 80069de:	d002      	beq.n	80069e6 <setvbuf+0x52>
 80069e0:	4630      	mov	r0, r6
 80069e2:	f001 fc71 	bl	80082c8 <_free_r>
 80069e6:	2300      	movs	r3, #0
 80069e8:	6363      	str	r3, [r4, #52]	; 0x34
 80069ea:	2300      	movs	r3, #0
 80069ec:	61a3      	str	r3, [r4, #24]
 80069ee:	6063      	str	r3, [r4, #4]
 80069f0:	89a3      	ldrh	r3, [r4, #12]
 80069f2:	061b      	lsls	r3, r3, #24
 80069f4:	d503      	bpl.n	80069fe <setvbuf+0x6a>
 80069f6:	6921      	ldr	r1, [r4, #16]
 80069f8:	4630      	mov	r0, r6
 80069fa:	f001 fc65 	bl	80082c8 <_free_r>
 80069fe:	89a3      	ldrh	r3, [r4, #12]
 8006a00:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006a04:	f023 0303 	bic.w	r3, r3, #3
 8006a08:	f1b8 0f02 	cmp.w	r8, #2
 8006a0c:	81a3      	strh	r3, [r4, #12]
 8006a0e:	d05d      	beq.n	8006acc <setvbuf+0x138>
 8006a10:	ab01      	add	r3, sp, #4
 8006a12:	466a      	mov	r2, sp
 8006a14:	4621      	mov	r1, r4
 8006a16:	4630      	mov	r0, r6
 8006a18:	f001 f8f6 	bl	8007c08 <__swhatbuf_r>
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	4318      	orrs	r0, r3
 8006a20:	81a0      	strh	r0, [r4, #12]
 8006a22:	bb2d      	cbnz	r5, 8006a70 <setvbuf+0xdc>
 8006a24:	9d00      	ldr	r5, [sp, #0]
 8006a26:	4628      	mov	r0, r5
 8006a28:	f001 f952 	bl	8007cd0 <malloc>
 8006a2c:	4607      	mov	r7, r0
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	d14e      	bne.n	8006ad0 <setvbuf+0x13c>
 8006a32:	f8dd 9000 	ldr.w	r9, [sp]
 8006a36:	45a9      	cmp	r9, r5
 8006a38:	d13c      	bne.n	8006ab4 <setvbuf+0x120>
 8006a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a3e:	89a3      	ldrh	r3, [r4, #12]
 8006a40:	f043 0302 	orr.w	r3, r3, #2
 8006a44:	81a3      	strh	r3, [r4, #12]
 8006a46:	2300      	movs	r3, #0
 8006a48:	60a3      	str	r3, [r4, #8]
 8006a4a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a4e:	6023      	str	r3, [r4, #0]
 8006a50:	6123      	str	r3, [r4, #16]
 8006a52:	2301      	movs	r3, #1
 8006a54:	6163      	str	r3, [r4, #20]
 8006a56:	b003      	add	sp, #12
 8006a58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a5c:	4b22      	ldr	r3, [pc, #136]	; (8006ae8 <setvbuf+0x154>)
 8006a5e:	429c      	cmp	r4, r3
 8006a60:	d101      	bne.n	8006a66 <setvbuf+0xd2>
 8006a62:	68b4      	ldr	r4, [r6, #8]
 8006a64:	e7a8      	b.n	80069b8 <setvbuf+0x24>
 8006a66:	4b21      	ldr	r3, [pc, #132]	; (8006aec <setvbuf+0x158>)
 8006a68:	429c      	cmp	r4, r3
 8006a6a:	bf08      	it	eq
 8006a6c:	68f4      	ldreq	r4, [r6, #12]
 8006a6e:	e7a3      	b.n	80069b8 <setvbuf+0x24>
 8006a70:	2f00      	cmp	r7, #0
 8006a72:	d0d8      	beq.n	8006a26 <setvbuf+0x92>
 8006a74:	69b3      	ldr	r3, [r6, #24]
 8006a76:	b913      	cbnz	r3, 8006a7e <setvbuf+0xea>
 8006a78:	4630      	mov	r0, r6
 8006a7a:	f001 f82d 	bl	8007ad8 <__sinit>
 8006a7e:	f1b8 0f01 	cmp.w	r8, #1
 8006a82:	bf08      	it	eq
 8006a84:	89a3      	ldrheq	r3, [r4, #12]
 8006a86:	6027      	str	r7, [r4, #0]
 8006a88:	bf04      	itt	eq
 8006a8a:	f043 0301 	orreq.w	r3, r3, #1
 8006a8e:	81a3      	strheq	r3, [r4, #12]
 8006a90:	89a3      	ldrh	r3, [r4, #12]
 8006a92:	f013 0008 	ands.w	r0, r3, #8
 8006a96:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8006a9a:	d01b      	beq.n	8006ad4 <setvbuf+0x140>
 8006a9c:	f013 0001 	ands.w	r0, r3, #1
 8006aa0:	bf18      	it	ne
 8006aa2:	426d      	negne	r5, r5
 8006aa4:	f04f 0300 	mov.w	r3, #0
 8006aa8:	bf1d      	ittte	ne
 8006aaa:	60a3      	strne	r3, [r4, #8]
 8006aac:	61a5      	strne	r5, [r4, #24]
 8006aae:	4618      	movne	r0, r3
 8006ab0:	60a5      	streq	r5, [r4, #8]
 8006ab2:	e7d0      	b.n	8006a56 <setvbuf+0xc2>
 8006ab4:	4648      	mov	r0, r9
 8006ab6:	f001 f90b 	bl	8007cd0 <malloc>
 8006aba:	4607      	mov	r7, r0
 8006abc:	2800      	cmp	r0, #0
 8006abe:	d0bc      	beq.n	8006a3a <setvbuf+0xa6>
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ac6:	81a3      	strh	r3, [r4, #12]
 8006ac8:	464d      	mov	r5, r9
 8006aca:	e7d3      	b.n	8006a74 <setvbuf+0xe0>
 8006acc:	2000      	movs	r0, #0
 8006ace:	e7b6      	b.n	8006a3e <setvbuf+0xaa>
 8006ad0:	46a9      	mov	r9, r5
 8006ad2:	e7f5      	b.n	8006ac0 <setvbuf+0x12c>
 8006ad4:	60a0      	str	r0, [r4, #8]
 8006ad6:	e7be      	b.n	8006a56 <setvbuf+0xc2>
 8006ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8006adc:	e7bb      	b.n	8006a56 <setvbuf+0xc2>
 8006ade:	bf00      	nop
 8006ae0:	20000604 	.word	0x20000604
 8006ae4:	08008918 	.word	0x08008918
 8006ae8:	08008938 	.word	0x08008938
 8006aec:	080088f8 	.word	0x080088f8

08006af0 <__swbuf_r>:
 8006af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006af2:	460e      	mov	r6, r1
 8006af4:	4614      	mov	r4, r2
 8006af6:	4605      	mov	r5, r0
 8006af8:	b118      	cbz	r0, 8006b02 <__swbuf_r+0x12>
 8006afa:	6983      	ldr	r3, [r0, #24]
 8006afc:	b90b      	cbnz	r3, 8006b02 <__swbuf_r+0x12>
 8006afe:	f000 ffeb 	bl	8007ad8 <__sinit>
 8006b02:	4b21      	ldr	r3, [pc, #132]	; (8006b88 <__swbuf_r+0x98>)
 8006b04:	429c      	cmp	r4, r3
 8006b06:	d12a      	bne.n	8006b5e <__swbuf_r+0x6e>
 8006b08:	686c      	ldr	r4, [r5, #4]
 8006b0a:	69a3      	ldr	r3, [r4, #24]
 8006b0c:	60a3      	str	r3, [r4, #8]
 8006b0e:	89a3      	ldrh	r3, [r4, #12]
 8006b10:	071a      	lsls	r2, r3, #28
 8006b12:	d52e      	bpl.n	8006b72 <__swbuf_r+0x82>
 8006b14:	6923      	ldr	r3, [r4, #16]
 8006b16:	b363      	cbz	r3, 8006b72 <__swbuf_r+0x82>
 8006b18:	6923      	ldr	r3, [r4, #16]
 8006b1a:	6820      	ldr	r0, [r4, #0]
 8006b1c:	1ac0      	subs	r0, r0, r3
 8006b1e:	6963      	ldr	r3, [r4, #20]
 8006b20:	b2f6      	uxtb	r6, r6
 8006b22:	4283      	cmp	r3, r0
 8006b24:	4637      	mov	r7, r6
 8006b26:	dc04      	bgt.n	8006b32 <__swbuf_r+0x42>
 8006b28:	4621      	mov	r1, r4
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	f000 ff6a 	bl	8007a04 <_fflush_r>
 8006b30:	bb28      	cbnz	r0, 8006b7e <__swbuf_r+0x8e>
 8006b32:	68a3      	ldr	r3, [r4, #8]
 8006b34:	3b01      	subs	r3, #1
 8006b36:	60a3      	str	r3, [r4, #8]
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	1c5a      	adds	r2, r3, #1
 8006b3c:	6022      	str	r2, [r4, #0]
 8006b3e:	701e      	strb	r6, [r3, #0]
 8006b40:	6963      	ldr	r3, [r4, #20]
 8006b42:	3001      	adds	r0, #1
 8006b44:	4283      	cmp	r3, r0
 8006b46:	d004      	beq.n	8006b52 <__swbuf_r+0x62>
 8006b48:	89a3      	ldrh	r3, [r4, #12]
 8006b4a:	07db      	lsls	r3, r3, #31
 8006b4c:	d519      	bpl.n	8006b82 <__swbuf_r+0x92>
 8006b4e:	2e0a      	cmp	r6, #10
 8006b50:	d117      	bne.n	8006b82 <__swbuf_r+0x92>
 8006b52:	4621      	mov	r1, r4
 8006b54:	4628      	mov	r0, r5
 8006b56:	f000 ff55 	bl	8007a04 <_fflush_r>
 8006b5a:	b190      	cbz	r0, 8006b82 <__swbuf_r+0x92>
 8006b5c:	e00f      	b.n	8006b7e <__swbuf_r+0x8e>
 8006b5e:	4b0b      	ldr	r3, [pc, #44]	; (8006b8c <__swbuf_r+0x9c>)
 8006b60:	429c      	cmp	r4, r3
 8006b62:	d101      	bne.n	8006b68 <__swbuf_r+0x78>
 8006b64:	68ac      	ldr	r4, [r5, #8]
 8006b66:	e7d0      	b.n	8006b0a <__swbuf_r+0x1a>
 8006b68:	4b09      	ldr	r3, [pc, #36]	; (8006b90 <__swbuf_r+0xa0>)
 8006b6a:	429c      	cmp	r4, r3
 8006b6c:	bf08      	it	eq
 8006b6e:	68ec      	ldreq	r4, [r5, #12]
 8006b70:	e7cb      	b.n	8006b0a <__swbuf_r+0x1a>
 8006b72:	4621      	mov	r1, r4
 8006b74:	4628      	mov	r0, r5
 8006b76:	f000 f80d 	bl	8006b94 <__swsetup_r>
 8006b7a:	2800      	cmp	r0, #0
 8006b7c:	d0cc      	beq.n	8006b18 <__swbuf_r+0x28>
 8006b7e:	f04f 37ff 	mov.w	r7, #4294967295
 8006b82:	4638      	mov	r0, r7
 8006b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b86:	bf00      	nop
 8006b88:	08008918 	.word	0x08008918
 8006b8c:	08008938 	.word	0x08008938
 8006b90:	080088f8 	.word	0x080088f8

08006b94 <__swsetup_r>:
 8006b94:	4b32      	ldr	r3, [pc, #200]	; (8006c60 <__swsetup_r+0xcc>)
 8006b96:	b570      	push	{r4, r5, r6, lr}
 8006b98:	681d      	ldr	r5, [r3, #0]
 8006b9a:	4606      	mov	r6, r0
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	b125      	cbz	r5, 8006baa <__swsetup_r+0x16>
 8006ba0:	69ab      	ldr	r3, [r5, #24]
 8006ba2:	b913      	cbnz	r3, 8006baa <__swsetup_r+0x16>
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	f000 ff97 	bl	8007ad8 <__sinit>
 8006baa:	4b2e      	ldr	r3, [pc, #184]	; (8006c64 <__swsetup_r+0xd0>)
 8006bac:	429c      	cmp	r4, r3
 8006bae:	d10f      	bne.n	8006bd0 <__swsetup_r+0x3c>
 8006bb0:	686c      	ldr	r4, [r5, #4]
 8006bb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bb6:	b29a      	uxth	r2, r3
 8006bb8:	0715      	lsls	r5, r2, #28
 8006bba:	d42c      	bmi.n	8006c16 <__swsetup_r+0x82>
 8006bbc:	06d0      	lsls	r0, r2, #27
 8006bbe:	d411      	bmi.n	8006be4 <__swsetup_r+0x50>
 8006bc0:	2209      	movs	r2, #9
 8006bc2:	6032      	str	r2, [r6, #0]
 8006bc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bc8:	81a3      	strh	r3, [r4, #12]
 8006bca:	f04f 30ff 	mov.w	r0, #4294967295
 8006bce:	e03e      	b.n	8006c4e <__swsetup_r+0xba>
 8006bd0:	4b25      	ldr	r3, [pc, #148]	; (8006c68 <__swsetup_r+0xd4>)
 8006bd2:	429c      	cmp	r4, r3
 8006bd4:	d101      	bne.n	8006bda <__swsetup_r+0x46>
 8006bd6:	68ac      	ldr	r4, [r5, #8]
 8006bd8:	e7eb      	b.n	8006bb2 <__swsetup_r+0x1e>
 8006bda:	4b24      	ldr	r3, [pc, #144]	; (8006c6c <__swsetup_r+0xd8>)
 8006bdc:	429c      	cmp	r4, r3
 8006bde:	bf08      	it	eq
 8006be0:	68ec      	ldreq	r4, [r5, #12]
 8006be2:	e7e6      	b.n	8006bb2 <__swsetup_r+0x1e>
 8006be4:	0751      	lsls	r1, r2, #29
 8006be6:	d512      	bpl.n	8006c0e <__swsetup_r+0x7a>
 8006be8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bea:	b141      	cbz	r1, 8006bfe <__swsetup_r+0x6a>
 8006bec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bf0:	4299      	cmp	r1, r3
 8006bf2:	d002      	beq.n	8006bfa <__swsetup_r+0x66>
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	f001 fb67 	bl	80082c8 <_free_r>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	6363      	str	r3, [r4, #52]	; 0x34
 8006bfe:	89a3      	ldrh	r3, [r4, #12]
 8006c00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c04:	81a3      	strh	r3, [r4, #12]
 8006c06:	2300      	movs	r3, #0
 8006c08:	6063      	str	r3, [r4, #4]
 8006c0a:	6923      	ldr	r3, [r4, #16]
 8006c0c:	6023      	str	r3, [r4, #0]
 8006c0e:	89a3      	ldrh	r3, [r4, #12]
 8006c10:	f043 0308 	orr.w	r3, r3, #8
 8006c14:	81a3      	strh	r3, [r4, #12]
 8006c16:	6923      	ldr	r3, [r4, #16]
 8006c18:	b94b      	cbnz	r3, 8006c2e <__swsetup_r+0x9a>
 8006c1a:	89a3      	ldrh	r3, [r4, #12]
 8006c1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c24:	d003      	beq.n	8006c2e <__swsetup_r+0x9a>
 8006c26:	4621      	mov	r1, r4
 8006c28:	4630      	mov	r0, r6
 8006c2a:	f001 f811 	bl	8007c50 <__smakebuf_r>
 8006c2e:	89a2      	ldrh	r2, [r4, #12]
 8006c30:	f012 0301 	ands.w	r3, r2, #1
 8006c34:	d00c      	beq.n	8006c50 <__swsetup_r+0xbc>
 8006c36:	2300      	movs	r3, #0
 8006c38:	60a3      	str	r3, [r4, #8]
 8006c3a:	6963      	ldr	r3, [r4, #20]
 8006c3c:	425b      	negs	r3, r3
 8006c3e:	61a3      	str	r3, [r4, #24]
 8006c40:	6923      	ldr	r3, [r4, #16]
 8006c42:	b953      	cbnz	r3, 8006c5a <__swsetup_r+0xc6>
 8006c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c48:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006c4c:	d1ba      	bne.n	8006bc4 <__swsetup_r+0x30>
 8006c4e:	bd70      	pop	{r4, r5, r6, pc}
 8006c50:	0792      	lsls	r2, r2, #30
 8006c52:	bf58      	it	pl
 8006c54:	6963      	ldrpl	r3, [r4, #20]
 8006c56:	60a3      	str	r3, [r4, #8]
 8006c58:	e7f2      	b.n	8006c40 <__swsetup_r+0xac>
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	e7f7      	b.n	8006c4e <__swsetup_r+0xba>
 8006c5e:	bf00      	nop
 8006c60:	20000604 	.word	0x20000604
 8006c64:	08008918 	.word	0x08008918
 8006c68:	08008938 	.word	0x08008938
 8006c6c:	080088f8 	.word	0x080088f8

08006c70 <quorem>:
 8006c70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c74:	6903      	ldr	r3, [r0, #16]
 8006c76:	690c      	ldr	r4, [r1, #16]
 8006c78:	42a3      	cmp	r3, r4
 8006c7a:	4680      	mov	r8, r0
 8006c7c:	f2c0 8082 	blt.w	8006d84 <quorem+0x114>
 8006c80:	3c01      	subs	r4, #1
 8006c82:	f101 0714 	add.w	r7, r1, #20
 8006c86:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006c8a:	f100 0614 	add.w	r6, r0, #20
 8006c8e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006c92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006c96:	eb06 030c 	add.w	r3, r6, ip
 8006c9a:	3501      	adds	r5, #1
 8006c9c:	eb07 090c 	add.w	r9, r7, ip
 8006ca0:	9301      	str	r3, [sp, #4]
 8006ca2:	fbb0 f5f5 	udiv	r5, r0, r5
 8006ca6:	b395      	cbz	r5, 8006d0e <quorem+0x9e>
 8006ca8:	f04f 0a00 	mov.w	sl, #0
 8006cac:	4638      	mov	r0, r7
 8006cae:	46b6      	mov	lr, r6
 8006cb0:	46d3      	mov	fp, sl
 8006cb2:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cb6:	b293      	uxth	r3, r2
 8006cb8:	fb05 a303 	mla	r3, r5, r3, sl
 8006cbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	ebab 0303 	sub.w	r3, fp, r3
 8006cc6:	0c12      	lsrs	r2, r2, #16
 8006cc8:	f8de b000 	ldr.w	fp, [lr]
 8006ccc:	fb05 a202 	mla	r2, r5, r2, sl
 8006cd0:	fa13 f38b 	uxtah	r3, r3, fp
 8006cd4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006cd8:	fa1f fb82 	uxth.w	fp, r2
 8006cdc:	f8de 2000 	ldr.w	r2, [lr]
 8006ce0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006ce4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cee:	4581      	cmp	r9, r0
 8006cf0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006cf4:	f84e 3b04 	str.w	r3, [lr], #4
 8006cf8:	d2db      	bcs.n	8006cb2 <quorem+0x42>
 8006cfa:	f856 300c 	ldr.w	r3, [r6, ip]
 8006cfe:	b933      	cbnz	r3, 8006d0e <quorem+0x9e>
 8006d00:	9b01      	ldr	r3, [sp, #4]
 8006d02:	3b04      	subs	r3, #4
 8006d04:	429e      	cmp	r6, r3
 8006d06:	461a      	mov	r2, r3
 8006d08:	d330      	bcc.n	8006d6c <quorem+0xfc>
 8006d0a:	f8c8 4010 	str.w	r4, [r8, #16]
 8006d0e:	4640      	mov	r0, r8
 8006d10:	f001 fa06 	bl	8008120 <__mcmp>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	db25      	blt.n	8006d64 <quorem+0xf4>
 8006d18:	3501      	adds	r5, #1
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	f04f 0c00 	mov.w	ip, #0
 8006d20:	f857 2b04 	ldr.w	r2, [r7], #4
 8006d24:	f8d0 e000 	ldr.w	lr, [r0]
 8006d28:	b293      	uxth	r3, r2
 8006d2a:	ebac 0303 	sub.w	r3, ip, r3
 8006d2e:	0c12      	lsrs	r2, r2, #16
 8006d30:	fa13 f38e 	uxtah	r3, r3, lr
 8006d34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006d38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d42:	45b9      	cmp	r9, r7
 8006d44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d48:	f840 3b04 	str.w	r3, [r0], #4
 8006d4c:	d2e8      	bcs.n	8006d20 <quorem+0xb0>
 8006d4e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006d52:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006d56:	b92a      	cbnz	r2, 8006d64 <quorem+0xf4>
 8006d58:	3b04      	subs	r3, #4
 8006d5a:	429e      	cmp	r6, r3
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	d30b      	bcc.n	8006d78 <quorem+0x108>
 8006d60:	f8c8 4010 	str.w	r4, [r8, #16]
 8006d64:	4628      	mov	r0, r5
 8006d66:	b003      	add	sp, #12
 8006d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6c:	6812      	ldr	r2, [r2, #0]
 8006d6e:	3b04      	subs	r3, #4
 8006d70:	2a00      	cmp	r2, #0
 8006d72:	d1ca      	bne.n	8006d0a <quorem+0x9a>
 8006d74:	3c01      	subs	r4, #1
 8006d76:	e7c5      	b.n	8006d04 <quorem+0x94>
 8006d78:	6812      	ldr	r2, [r2, #0]
 8006d7a:	3b04      	subs	r3, #4
 8006d7c:	2a00      	cmp	r2, #0
 8006d7e:	d1ef      	bne.n	8006d60 <quorem+0xf0>
 8006d80:	3c01      	subs	r4, #1
 8006d82:	e7ea      	b.n	8006d5a <quorem+0xea>
 8006d84:	2000      	movs	r0, #0
 8006d86:	e7ee      	b.n	8006d66 <quorem+0xf6>

08006d88 <_dtoa_r>:
 8006d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	ec57 6b10 	vmov	r6, r7, d0
 8006d90:	b097      	sub	sp, #92	; 0x5c
 8006d92:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006d94:	9106      	str	r1, [sp, #24]
 8006d96:	4604      	mov	r4, r0
 8006d98:	920b      	str	r2, [sp, #44]	; 0x2c
 8006d9a:	9312      	str	r3, [sp, #72]	; 0x48
 8006d9c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006da0:	e9cd 6700 	strd	r6, r7, [sp]
 8006da4:	b93d      	cbnz	r5, 8006db6 <_dtoa_r+0x2e>
 8006da6:	2010      	movs	r0, #16
 8006da8:	f000 ff92 	bl	8007cd0 <malloc>
 8006dac:	6260      	str	r0, [r4, #36]	; 0x24
 8006dae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006db2:	6005      	str	r5, [r0, #0]
 8006db4:	60c5      	str	r5, [r0, #12]
 8006db6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006db8:	6819      	ldr	r1, [r3, #0]
 8006dba:	b151      	cbz	r1, 8006dd2 <_dtoa_r+0x4a>
 8006dbc:	685a      	ldr	r2, [r3, #4]
 8006dbe:	604a      	str	r2, [r1, #4]
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	4093      	lsls	r3, r2
 8006dc4:	608b      	str	r3, [r1, #8]
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	f000 ffc9 	bl	8007d5e <_Bfree>
 8006dcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006dce:	2200      	movs	r2, #0
 8006dd0:	601a      	str	r2, [r3, #0]
 8006dd2:	1e3b      	subs	r3, r7, #0
 8006dd4:	bfbb      	ittet	lt
 8006dd6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006dda:	9301      	strlt	r3, [sp, #4]
 8006ddc:	2300      	movge	r3, #0
 8006dde:	2201      	movlt	r2, #1
 8006de0:	bfac      	ite	ge
 8006de2:	f8c8 3000 	strge.w	r3, [r8]
 8006de6:	f8c8 2000 	strlt.w	r2, [r8]
 8006dea:	4baf      	ldr	r3, [pc, #700]	; (80070a8 <_dtoa_r+0x320>)
 8006dec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006df0:	ea33 0308 	bics.w	r3, r3, r8
 8006df4:	d114      	bne.n	8006e20 <_dtoa_r+0x98>
 8006df6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006df8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006dfc:	6013      	str	r3, [r2, #0]
 8006dfe:	9b00      	ldr	r3, [sp, #0]
 8006e00:	b923      	cbnz	r3, 8006e0c <_dtoa_r+0x84>
 8006e02:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006e06:	2800      	cmp	r0, #0
 8006e08:	f000 8542 	beq.w	8007890 <_dtoa_r+0xb08>
 8006e0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e0e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80070bc <_dtoa_r+0x334>
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	f000 8544 	beq.w	80078a0 <_dtoa_r+0xb18>
 8006e18:	f10b 0303 	add.w	r3, fp, #3
 8006e1c:	f000 bd3e 	b.w	800789c <_dtoa_r+0xb14>
 8006e20:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006e24:	2200      	movs	r2, #0
 8006e26:	2300      	movs	r3, #0
 8006e28:	4630      	mov	r0, r6
 8006e2a:	4639      	mov	r1, r7
 8006e2c:	f7f9 fe4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e30:	4681      	mov	r9, r0
 8006e32:	b168      	cbz	r0, 8006e50 <_dtoa_r+0xc8>
 8006e34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e36:	2301      	movs	r3, #1
 8006e38:	6013      	str	r3, [r2, #0]
 8006e3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	f000 8524 	beq.w	800788a <_dtoa_r+0xb02>
 8006e42:	4b9a      	ldr	r3, [pc, #616]	; (80070ac <_dtoa_r+0x324>)
 8006e44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e46:	f103 3bff 	add.w	fp, r3, #4294967295
 8006e4a:	6013      	str	r3, [r2, #0]
 8006e4c:	f000 bd28 	b.w	80078a0 <_dtoa_r+0xb18>
 8006e50:	aa14      	add	r2, sp, #80	; 0x50
 8006e52:	a915      	add	r1, sp, #84	; 0x54
 8006e54:	ec47 6b10 	vmov	d0, r6, r7
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f001 f9d8 	bl	800820e <__d2b>
 8006e5e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006e62:	9004      	str	r0, [sp, #16]
 8006e64:	2d00      	cmp	r5, #0
 8006e66:	d07c      	beq.n	8006f62 <_dtoa_r+0x1da>
 8006e68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006e6c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006e70:	46b2      	mov	sl, r6
 8006e72:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006e76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006e7a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006e7e:	2200      	movs	r2, #0
 8006e80:	4b8b      	ldr	r3, [pc, #556]	; (80070b0 <_dtoa_r+0x328>)
 8006e82:	4650      	mov	r0, sl
 8006e84:	4659      	mov	r1, fp
 8006e86:	f7f9 f9ff 	bl	8000288 <__aeabi_dsub>
 8006e8a:	a381      	add	r3, pc, #516	; (adr r3, 8007090 <_dtoa_r+0x308>)
 8006e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e90:	f7f9 fbb2 	bl	80005f8 <__aeabi_dmul>
 8006e94:	a380      	add	r3, pc, #512	; (adr r3, 8007098 <_dtoa_r+0x310>)
 8006e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9a:	f7f9 f9f7 	bl	800028c <__adddf3>
 8006e9e:	4606      	mov	r6, r0
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	460f      	mov	r7, r1
 8006ea4:	f7f9 fb3e 	bl	8000524 <__aeabi_i2d>
 8006ea8:	a37d      	add	r3, pc, #500	; (adr r3, 80070a0 <_dtoa_r+0x318>)
 8006eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eae:	f7f9 fba3 	bl	80005f8 <__aeabi_dmul>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	4639      	mov	r1, r7
 8006eba:	f7f9 f9e7 	bl	800028c <__adddf3>
 8006ebe:	4606      	mov	r6, r0
 8006ec0:	460f      	mov	r7, r1
 8006ec2:	f7f9 fe49 	bl	8000b58 <__aeabi_d2iz>
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	4682      	mov	sl, r0
 8006eca:	2300      	movs	r3, #0
 8006ecc:	4630      	mov	r0, r6
 8006ece:	4639      	mov	r1, r7
 8006ed0:	f7f9 fe04 	bl	8000adc <__aeabi_dcmplt>
 8006ed4:	b148      	cbz	r0, 8006eea <_dtoa_r+0x162>
 8006ed6:	4650      	mov	r0, sl
 8006ed8:	f7f9 fb24 	bl	8000524 <__aeabi_i2d>
 8006edc:	4632      	mov	r2, r6
 8006ede:	463b      	mov	r3, r7
 8006ee0:	f7f9 fdf2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ee4:	b908      	cbnz	r0, 8006eea <_dtoa_r+0x162>
 8006ee6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006eea:	f1ba 0f16 	cmp.w	sl, #22
 8006eee:	d859      	bhi.n	8006fa4 <_dtoa_r+0x21c>
 8006ef0:	4970      	ldr	r1, [pc, #448]	; (80070b4 <_dtoa_r+0x32c>)
 8006ef2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006ef6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006efa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006efe:	f7f9 fe0b 	bl	8000b18 <__aeabi_dcmpgt>
 8006f02:	2800      	cmp	r0, #0
 8006f04:	d050      	beq.n	8006fa8 <_dtoa_r+0x220>
 8006f06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f10:	1b5d      	subs	r5, r3, r5
 8006f12:	f1b5 0801 	subs.w	r8, r5, #1
 8006f16:	bf49      	itett	mi
 8006f18:	f1c5 0301 	rsbmi	r3, r5, #1
 8006f1c:	2300      	movpl	r3, #0
 8006f1e:	9305      	strmi	r3, [sp, #20]
 8006f20:	f04f 0800 	movmi.w	r8, #0
 8006f24:	bf58      	it	pl
 8006f26:	9305      	strpl	r3, [sp, #20]
 8006f28:	f1ba 0f00 	cmp.w	sl, #0
 8006f2c:	db3e      	blt.n	8006fac <_dtoa_r+0x224>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	44d0      	add	r8, sl
 8006f32:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006f36:	9307      	str	r3, [sp, #28]
 8006f38:	9b06      	ldr	r3, [sp, #24]
 8006f3a:	2b09      	cmp	r3, #9
 8006f3c:	f200 8090 	bhi.w	8007060 <_dtoa_r+0x2d8>
 8006f40:	2b05      	cmp	r3, #5
 8006f42:	bfc4      	itt	gt
 8006f44:	3b04      	subgt	r3, #4
 8006f46:	9306      	strgt	r3, [sp, #24]
 8006f48:	9b06      	ldr	r3, [sp, #24]
 8006f4a:	f1a3 0302 	sub.w	r3, r3, #2
 8006f4e:	bfcc      	ite	gt
 8006f50:	2500      	movgt	r5, #0
 8006f52:	2501      	movle	r5, #1
 8006f54:	2b03      	cmp	r3, #3
 8006f56:	f200 808f 	bhi.w	8007078 <_dtoa_r+0x2f0>
 8006f5a:	e8df f003 	tbb	[pc, r3]
 8006f5e:	7f7d      	.short	0x7f7d
 8006f60:	7131      	.short	0x7131
 8006f62:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006f66:	441d      	add	r5, r3
 8006f68:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006f6c:	2820      	cmp	r0, #32
 8006f6e:	dd13      	ble.n	8006f98 <_dtoa_r+0x210>
 8006f70:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006f74:	9b00      	ldr	r3, [sp, #0]
 8006f76:	fa08 f800 	lsl.w	r8, r8, r0
 8006f7a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006f7e:	fa23 f000 	lsr.w	r0, r3, r0
 8006f82:	ea48 0000 	orr.w	r0, r8, r0
 8006f86:	f7f9 fabd 	bl	8000504 <__aeabi_ui2d>
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	4682      	mov	sl, r0
 8006f8e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006f92:	3d01      	subs	r5, #1
 8006f94:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f96:	e772      	b.n	8006e7e <_dtoa_r+0xf6>
 8006f98:	9b00      	ldr	r3, [sp, #0]
 8006f9a:	f1c0 0020 	rsb	r0, r0, #32
 8006f9e:	fa03 f000 	lsl.w	r0, r3, r0
 8006fa2:	e7f0      	b.n	8006f86 <_dtoa_r+0x1fe>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e7b1      	b.n	8006f0c <_dtoa_r+0x184>
 8006fa8:	900f      	str	r0, [sp, #60]	; 0x3c
 8006faa:	e7b0      	b.n	8006f0e <_dtoa_r+0x186>
 8006fac:	9b05      	ldr	r3, [sp, #20]
 8006fae:	eba3 030a 	sub.w	r3, r3, sl
 8006fb2:	9305      	str	r3, [sp, #20]
 8006fb4:	f1ca 0300 	rsb	r3, sl, #0
 8006fb8:	9307      	str	r3, [sp, #28]
 8006fba:	2300      	movs	r3, #0
 8006fbc:	930e      	str	r3, [sp, #56]	; 0x38
 8006fbe:	e7bb      	b.n	8006f38 <_dtoa_r+0x1b0>
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	930a      	str	r3, [sp, #40]	; 0x28
 8006fc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	dd59      	ble.n	800707e <_dtoa_r+0x2f6>
 8006fca:	9302      	str	r3, [sp, #8]
 8006fcc:	4699      	mov	r9, r3
 8006fce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	6072      	str	r2, [r6, #4]
 8006fd4:	2204      	movs	r2, #4
 8006fd6:	f102 0014 	add.w	r0, r2, #20
 8006fda:	4298      	cmp	r0, r3
 8006fdc:	6871      	ldr	r1, [r6, #4]
 8006fde:	d953      	bls.n	8007088 <_dtoa_r+0x300>
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f000 fe88 	bl	8007cf6 <_Balloc>
 8006fe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fe8:	6030      	str	r0, [r6, #0]
 8006fea:	f1b9 0f0e 	cmp.w	r9, #14
 8006fee:	f8d3 b000 	ldr.w	fp, [r3]
 8006ff2:	f200 80e6 	bhi.w	80071c2 <_dtoa_r+0x43a>
 8006ff6:	2d00      	cmp	r5, #0
 8006ff8:	f000 80e3 	beq.w	80071c2 <_dtoa_r+0x43a>
 8006ffc:	ed9d 7b00 	vldr	d7, [sp]
 8007000:	f1ba 0f00 	cmp.w	sl, #0
 8007004:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007008:	dd74      	ble.n	80070f4 <_dtoa_r+0x36c>
 800700a:	4a2a      	ldr	r2, [pc, #168]	; (80070b4 <_dtoa_r+0x32c>)
 800700c:	f00a 030f 	and.w	r3, sl, #15
 8007010:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007014:	ed93 7b00 	vldr	d7, [r3]
 8007018:	ea4f 162a 	mov.w	r6, sl, asr #4
 800701c:	06f0      	lsls	r0, r6, #27
 800701e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007022:	d565      	bpl.n	80070f0 <_dtoa_r+0x368>
 8007024:	4b24      	ldr	r3, [pc, #144]	; (80070b8 <_dtoa_r+0x330>)
 8007026:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800702a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800702e:	f7f9 fc0d 	bl	800084c <__aeabi_ddiv>
 8007032:	e9cd 0100 	strd	r0, r1, [sp]
 8007036:	f006 060f 	and.w	r6, r6, #15
 800703a:	2503      	movs	r5, #3
 800703c:	4f1e      	ldr	r7, [pc, #120]	; (80070b8 <_dtoa_r+0x330>)
 800703e:	e04c      	b.n	80070da <_dtoa_r+0x352>
 8007040:	2301      	movs	r3, #1
 8007042:	930a      	str	r3, [sp, #40]	; 0x28
 8007044:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007046:	4453      	add	r3, sl
 8007048:	f103 0901 	add.w	r9, r3, #1
 800704c:	9302      	str	r3, [sp, #8]
 800704e:	464b      	mov	r3, r9
 8007050:	2b01      	cmp	r3, #1
 8007052:	bfb8      	it	lt
 8007054:	2301      	movlt	r3, #1
 8007056:	e7ba      	b.n	8006fce <_dtoa_r+0x246>
 8007058:	2300      	movs	r3, #0
 800705a:	e7b2      	b.n	8006fc2 <_dtoa_r+0x23a>
 800705c:	2300      	movs	r3, #0
 800705e:	e7f0      	b.n	8007042 <_dtoa_r+0x2ba>
 8007060:	2501      	movs	r5, #1
 8007062:	2300      	movs	r3, #0
 8007064:	9306      	str	r3, [sp, #24]
 8007066:	950a      	str	r5, [sp, #40]	; 0x28
 8007068:	f04f 33ff 	mov.w	r3, #4294967295
 800706c:	9302      	str	r3, [sp, #8]
 800706e:	4699      	mov	r9, r3
 8007070:	2200      	movs	r2, #0
 8007072:	2312      	movs	r3, #18
 8007074:	920b      	str	r2, [sp, #44]	; 0x2c
 8007076:	e7aa      	b.n	8006fce <_dtoa_r+0x246>
 8007078:	2301      	movs	r3, #1
 800707a:	930a      	str	r3, [sp, #40]	; 0x28
 800707c:	e7f4      	b.n	8007068 <_dtoa_r+0x2e0>
 800707e:	2301      	movs	r3, #1
 8007080:	9302      	str	r3, [sp, #8]
 8007082:	4699      	mov	r9, r3
 8007084:	461a      	mov	r2, r3
 8007086:	e7f5      	b.n	8007074 <_dtoa_r+0x2ec>
 8007088:	3101      	adds	r1, #1
 800708a:	6071      	str	r1, [r6, #4]
 800708c:	0052      	lsls	r2, r2, #1
 800708e:	e7a2      	b.n	8006fd6 <_dtoa_r+0x24e>
 8007090:	636f4361 	.word	0x636f4361
 8007094:	3fd287a7 	.word	0x3fd287a7
 8007098:	8b60c8b3 	.word	0x8b60c8b3
 800709c:	3fc68a28 	.word	0x3fc68a28
 80070a0:	509f79fb 	.word	0x509f79fb
 80070a4:	3fd34413 	.word	0x3fd34413
 80070a8:	7ff00000 	.word	0x7ff00000
 80070ac:	080088c5 	.word	0x080088c5
 80070b0:	3ff80000 	.word	0x3ff80000
 80070b4:	08008980 	.word	0x08008980
 80070b8:	08008958 	.word	0x08008958
 80070bc:	080088f1 	.word	0x080088f1
 80070c0:	07f1      	lsls	r1, r6, #31
 80070c2:	d508      	bpl.n	80070d6 <_dtoa_r+0x34e>
 80070c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80070c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070cc:	f7f9 fa94 	bl	80005f8 <__aeabi_dmul>
 80070d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80070d4:	3501      	adds	r5, #1
 80070d6:	1076      	asrs	r6, r6, #1
 80070d8:	3708      	adds	r7, #8
 80070da:	2e00      	cmp	r6, #0
 80070dc:	d1f0      	bne.n	80070c0 <_dtoa_r+0x338>
 80070de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80070e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070e6:	f7f9 fbb1 	bl	800084c <__aeabi_ddiv>
 80070ea:	e9cd 0100 	strd	r0, r1, [sp]
 80070ee:	e01a      	b.n	8007126 <_dtoa_r+0x39e>
 80070f0:	2502      	movs	r5, #2
 80070f2:	e7a3      	b.n	800703c <_dtoa_r+0x2b4>
 80070f4:	f000 80a0 	beq.w	8007238 <_dtoa_r+0x4b0>
 80070f8:	f1ca 0600 	rsb	r6, sl, #0
 80070fc:	4b9f      	ldr	r3, [pc, #636]	; (800737c <_dtoa_r+0x5f4>)
 80070fe:	4fa0      	ldr	r7, [pc, #640]	; (8007380 <_dtoa_r+0x5f8>)
 8007100:	f006 020f 	and.w	r2, r6, #15
 8007104:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007110:	f7f9 fa72 	bl	80005f8 <__aeabi_dmul>
 8007114:	e9cd 0100 	strd	r0, r1, [sp]
 8007118:	1136      	asrs	r6, r6, #4
 800711a:	2300      	movs	r3, #0
 800711c:	2502      	movs	r5, #2
 800711e:	2e00      	cmp	r6, #0
 8007120:	d17f      	bne.n	8007222 <_dtoa_r+0x49a>
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1e1      	bne.n	80070ea <_dtoa_r+0x362>
 8007126:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007128:	2b00      	cmp	r3, #0
 800712a:	f000 8087 	beq.w	800723c <_dtoa_r+0x4b4>
 800712e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007132:	2200      	movs	r2, #0
 8007134:	4b93      	ldr	r3, [pc, #588]	; (8007384 <_dtoa_r+0x5fc>)
 8007136:	4630      	mov	r0, r6
 8007138:	4639      	mov	r1, r7
 800713a:	f7f9 fccf 	bl	8000adc <__aeabi_dcmplt>
 800713e:	2800      	cmp	r0, #0
 8007140:	d07c      	beq.n	800723c <_dtoa_r+0x4b4>
 8007142:	f1b9 0f00 	cmp.w	r9, #0
 8007146:	d079      	beq.n	800723c <_dtoa_r+0x4b4>
 8007148:	9b02      	ldr	r3, [sp, #8]
 800714a:	2b00      	cmp	r3, #0
 800714c:	dd35      	ble.n	80071ba <_dtoa_r+0x432>
 800714e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007152:	9308      	str	r3, [sp, #32]
 8007154:	4639      	mov	r1, r7
 8007156:	2200      	movs	r2, #0
 8007158:	4b8b      	ldr	r3, [pc, #556]	; (8007388 <_dtoa_r+0x600>)
 800715a:	4630      	mov	r0, r6
 800715c:	f7f9 fa4c 	bl	80005f8 <__aeabi_dmul>
 8007160:	e9cd 0100 	strd	r0, r1, [sp]
 8007164:	9f02      	ldr	r7, [sp, #8]
 8007166:	3501      	adds	r5, #1
 8007168:	4628      	mov	r0, r5
 800716a:	f7f9 f9db 	bl	8000524 <__aeabi_i2d>
 800716e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007172:	f7f9 fa41 	bl	80005f8 <__aeabi_dmul>
 8007176:	2200      	movs	r2, #0
 8007178:	4b84      	ldr	r3, [pc, #528]	; (800738c <_dtoa_r+0x604>)
 800717a:	f7f9 f887 	bl	800028c <__adddf3>
 800717e:	4605      	mov	r5, r0
 8007180:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007184:	2f00      	cmp	r7, #0
 8007186:	d15d      	bne.n	8007244 <_dtoa_r+0x4bc>
 8007188:	2200      	movs	r2, #0
 800718a:	4b81      	ldr	r3, [pc, #516]	; (8007390 <_dtoa_r+0x608>)
 800718c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007190:	f7f9 f87a 	bl	8000288 <__aeabi_dsub>
 8007194:	462a      	mov	r2, r5
 8007196:	4633      	mov	r3, r6
 8007198:	e9cd 0100 	strd	r0, r1, [sp]
 800719c:	f7f9 fcbc 	bl	8000b18 <__aeabi_dcmpgt>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	f040 8288 	bne.w	80076b6 <_dtoa_r+0x92e>
 80071a6:	462a      	mov	r2, r5
 80071a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80071ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071b0:	f7f9 fc94 	bl	8000adc <__aeabi_dcmplt>
 80071b4:	2800      	cmp	r0, #0
 80071b6:	f040 827c 	bne.w	80076b2 <_dtoa_r+0x92a>
 80071ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071be:	e9cd 2300 	strd	r2, r3, [sp]
 80071c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	f2c0 8150 	blt.w	800746a <_dtoa_r+0x6e2>
 80071ca:	f1ba 0f0e 	cmp.w	sl, #14
 80071ce:	f300 814c 	bgt.w	800746a <_dtoa_r+0x6e2>
 80071d2:	4b6a      	ldr	r3, [pc, #424]	; (800737c <_dtoa_r+0x5f4>)
 80071d4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80071d8:	ed93 7b00 	vldr	d7, [r3]
 80071dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071de:	2b00      	cmp	r3, #0
 80071e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80071e4:	f280 80d8 	bge.w	8007398 <_dtoa_r+0x610>
 80071e8:	f1b9 0f00 	cmp.w	r9, #0
 80071ec:	f300 80d4 	bgt.w	8007398 <_dtoa_r+0x610>
 80071f0:	f040 825e 	bne.w	80076b0 <_dtoa_r+0x928>
 80071f4:	2200      	movs	r2, #0
 80071f6:	4b66      	ldr	r3, [pc, #408]	; (8007390 <_dtoa_r+0x608>)
 80071f8:	ec51 0b17 	vmov	r0, r1, d7
 80071fc:	f7f9 f9fc 	bl	80005f8 <__aeabi_dmul>
 8007200:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007204:	f7f9 fc7e 	bl	8000b04 <__aeabi_dcmpge>
 8007208:	464f      	mov	r7, r9
 800720a:	464e      	mov	r6, r9
 800720c:	2800      	cmp	r0, #0
 800720e:	f040 8234 	bne.w	800767a <_dtoa_r+0x8f2>
 8007212:	2331      	movs	r3, #49	; 0x31
 8007214:	f10b 0501 	add.w	r5, fp, #1
 8007218:	f88b 3000 	strb.w	r3, [fp]
 800721c:	f10a 0a01 	add.w	sl, sl, #1
 8007220:	e22f      	b.n	8007682 <_dtoa_r+0x8fa>
 8007222:	07f2      	lsls	r2, r6, #31
 8007224:	d505      	bpl.n	8007232 <_dtoa_r+0x4aa>
 8007226:	e9d7 2300 	ldrd	r2, r3, [r7]
 800722a:	f7f9 f9e5 	bl	80005f8 <__aeabi_dmul>
 800722e:	3501      	adds	r5, #1
 8007230:	2301      	movs	r3, #1
 8007232:	1076      	asrs	r6, r6, #1
 8007234:	3708      	adds	r7, #8
 8007236:	e772      	b.n	800711e <_dtoa_r+0x396>
 8007238:	2502      	movs	r5, #2
 800723a:	e774      	b.n	8007126 <_dtoa_r+0x39e>
 800723c:	f8cd a020 	str.w	sl, [sp, #32]
 8007240:	464f      	mov	r7, r9
 8007242:	e791      	b.n	8007168 <_dtoa_r+0x3e0>
 8007244:	4b4d      	ldr	r3, [pc, #308]	; (800737c <_dtoa_r+0x5f4>)
 8007246:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800724a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800724e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007250:	2b00      	cmp	r3, #0
 8007252:	d047      	beq.n	80072e4 <_dtoa_r+0x55c>
 8007254:	4602      	mov	r2, r0
 8007256:	460b      	mov	r3, r1
 8007258:	2000      	movs	r0, #0
 800725a:	494e      	ldr	r1, [pc, #312]	; (8007394 <_dtoa_r+0x60c>)
 800725c:	f7f9 faf6 	bl	800084c <__aeabi_ddiv>
 8007260:	462a      	mov	r2, r5
 8007262:	4633      	mov	r3, r6
 8007264:	f7f9 f810 	bl	8000288 <__aeabi_dsub>
 8007268:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800726c:	465d      	mov	r5, fp
 800726e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007272:	f7f9 fc71 	bl	8000b58 <__aeabi_d2iz>
 8007276:	4606      	mov	r6, r0
 8007278:	f7f9 f954 	bl	8000524 <__aeabi_i2d>
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007284:	f7f9 f800 	bl	8000288 <__aeabi_dsub>
 8007288:	3630      	adds	r6, #48	; 0x30
 800728a:	f805 6b01 	strb.w	r6, [r5], #1
 800728e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007292:	e9cd 0100 	strd	r0, r1, [sp]
 8007296:	f7f9 fc21 	bl	8000adc <__aeabi_dcmplt>
 800729a:	2800      	cmp	r0, #0
 800729c:	d163      	bne.n	8007366 <_dtoa_r+0x5de>
 800729e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072a2:	2000      	movs	r0, #0
 80072a4:	4937      	ldr	r1, [pc, #220]	; (8007384 <_dtoa_r+0x5fc>)
 80072a6:	f7f8 ffef 	bl	8000288 <__aeabi_dsub>
 80072aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80072ae:	f7f9 fc15 	bl	8000adc <__aeabi_dcmplt>
 80072b2:	2800      	cmp	r0, #0
 80072b4:	f040 80b7 	bne.w	8007426 <_dtoa_r+0x69e>
 80072b8:	eba5 030b 	sub.w	r3, r5, fp
 80072bc:	429f      	cmp	r7, r3
 80072be:	f77f af7c 	ble.w	80071ba <_dtoa_r+0x432>
 80072c2:	2200      	movs	r2, #0
 80072c4:	4b30      	ldr	r3, [pc, #192]	; (8007388 <_dtoa_r+0x600>)
 80072c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80072ca:	f7f9 f995 	bl	80005f8 <__aeabi_dmul>
 80072ce:	2200      	movs	r2, #0
 80072d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80072d4:	4b2c      	ldr	r3, [pc, #176]	; (8007388 <_dtoa_r+0x600>)
 80072d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072da:	f7f9 f98d 	bl	80005f8 <__aeabi_dmul>
 80072de:	e9cd 0100 	strd	r0, r1, [sp]
 80072e2:	e7c4      	b.n	800726e <_dtoa_r+0x4e6>
 80072e4:	462a      	mov	r2, r5
 80072e6:	4633      	mov	r3, r6
 80072e8:	f7f9 f986 	bl	80005f8 <__aeabi_dmul>
 80072ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80072f0:	eb0b 0507 	add.w	r5, fp, r7
 80072f4:	465e      	mov	r6, fp
 80072f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072fa:	f7f9 fc2d 	bl	8000b58 <__aeabi_d2iz>
 80072fe:	4607      	mov	r7, r0
 8007300:	f7f9 f910 	bl	8000524 <__aeabi_i2d>
 8007304:	3730      	adds	r7, #48	; 0x30
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800730e:	f7f8 ffbb 	bl	8000288 <__aeabi_dsub>
 8007312:	f806 7b01 	strb.w	r7, [r6], #1
 8007316:	42ae      	cmp	r6, r5
 8007318:	e9cd 0100 	strd	r0, r1, [sp]
 800731c:	f04f 0200 	mov.w	r2, #0
 8007320:	d126      	bne.n	8007370 <_dtoa_r+0x5e8>
 8007322:	4b1c      	ldr	r3, [pc, #112]	; (8007394 <_dtoa_r+0x60c>)
 8007324:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007328:	f7f8 ffb0 	bl	800028c <__adddf3>
 800732c:	4602      	mov	r2, r0
 800732e:	460b      	mov	r3, r1
 8007330:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007334:	f7f9 fbf0 	bl	8000b18 <__aeabi_dcmpgt>
 8007338:	2800      	cmp	r0, #0
 800733a:	d174      	bne.n	8007426 <_dtoa_r+0x69e>
 800733c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007340:	2000      	movs	r0, #0
 8007342:	4914      	ldr	r1, [pc, #80]	; (8007394 <_dtoa_r+0x60c>)
 8007344:	f7f8 ffa0 	bl	8000288 <__aeabi_dsub>
 8007348:	4602      	mov	r2, r0
 800734a:	460b      	mov	r3, r1
 800734c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007350:	f7f9 fbc4 	bl	8000adc <__aeabi_dcmplt>
 8007354:	2800      	cmp	r0, #0
 8007356:	f43f af30 	beq.w	80071ba <_dtoa_r+0x432>
 800735a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800735e:	2b30      	cmp	r3, #48	; 0x30
 8007360:	f105 32ff 	add.w	r2, r5, #4294967295
 8007364:	d002      	beq.n	800736c <_dtoa_r+0x5e4>
 8007366:	f8dd a020 	ldr.w	sl, [sp, #32]
 800736a:	e04a      	b.n	8007402 <_dtoa_r+0x67a>
 800736c:	4615      	mov	r5, r2
 800736e:	e7f4      	b.n	800735a <_dtoa_r+0x5d2>
 8007370:	4b05      	ldr	r3, [pc, #20]	; (8007388 <_dtoa_r+0x600>)
 8007372:	f7f9 f941 	bl	80005f8 <__aeabi_dmul>
 8007376:	e9cd 0100 	strd	r0, r1, [sp]
 800737a:	e7bc      	b.n	80072f6 <_dtoa_r+0x56e>
 800737c:	08008980 	.word	0x08008980
 8007380:	08008958 	.word	0x08008958
 8007384:	3ff00000 	.word	0x3ff00000
 8007388:	40240000 	.word	0x40240000
 800738c:	401c0000 	.word	0x401c0000
 8007390:	40140000 	.word	0x40140000
 8007394:	3fe00000 	.word	0x3fe00000
 8007398:	e9dd 6700 	ldrd	r6, r7, [sp]
 800739c:	465d      	mov	r5, fp
 800739e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073a2:	4630      	mov	r0, r6
 80073a4:	4639      	mov	r1, r7
 80073a6:	f7f9 fa51 	bl	800084c <__aeabi_ddiv>
 80073aa:	f7f9 fbd5 	bl	8000b58 <__aeabi_d2iz>
 80073ae:	4680      	mov	r8, r0
 80073b0:	f7f9 f8b8 	bl	8000524 <__aeabi_i2d>
 80073b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073b8:	f7f9 f91e 	bl	80005f8 <__aeabi_dmul>
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	4630      	mov	r0, r6
 80073c2:	4639      	mov	r1, r7
 80073c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80073c8:	f7f8 ff5e 	bl	8000288 <__aeabi_dsub>
 80073cc:	f805 6b01 	strb.w	r6, [r5], #1
 80073d0:	eba5 060b 	sub.w	r6, r5, fp
 80073d4:	45b1      	cmp	r9, r6
 80073d6:	4602      	mov	r2, r0
 80073d8:	460b      	mov	r3, r1
 80073da:	d139      	bne.n	8007450 <_dtoa_r+0x6c8>
 80073dc:	f7f8 ff56 	bl	800028c <__adddf3>
 80073e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073e4:	4606      	mov	r6, r0
 80073e6:	460f      	mov	r7, r1
 80073e8:	f7f9 fb96 	bl	8000b18 <__aeabi_dcmpgt>
 80073ec:	b9c8      	cbnz	r0, 8007422 <_dtoa_r+0x69a>
 80073ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073f2:	4630      	mov	r0, r6
 80073f4:	4639      	mov	r1, r7
 80073f6:	f7f9 fb67 	bl	8000ac8 <__aeabi_dcmpeq>
 80073fa:	b110      	cbz	r0, 8007402 <_dtoa_r+0x67a>
 80073fc:	f018 0f01 	tst.w	r8, #1
 8007400:	d10f      	bne.n	8007422 <_dtoa_r+0x69a>
 8007402:	9904      	ldr	r1, [sp, #16]
 8007404:	4620      	mov	r0, r4
 8007406:	f000 fcaa 	bl	8007d5e <_Bfree>
 800740a:	2300      	movs	r3, #0
 800740c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800740e:	702b      	strb	r3, [r5, #0]
 8007410:	f10a 0301 	add.w	r3, sl, #1
 8007414:	6013      	str	r3, [r2, #0]
 8007416:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 8241 	beq.w	80078a0 <_dtoa_r+0xb18>
 800741e:	601d      	str	r5, [r3, #0]
 8007420:	e23e      	b.n	80078a0 <_dtoa_r+0xb18>
 8007422:	f8cd a020 	str.w	sl, [sp, #32]
 8007426:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800742a:	2a39      	cmp	r2, #57	; 0x39
 800742c:	f105 33ff 	add.w	r3, r5, #4294967295
 8007430:	d108      	bne.n	8007444 <_dtoa_r+0x6bc>
 8007432:	459b      	cmp	fp, r3
 8007434:	d10a      	bne.n	800744c <_dtoa_r+0x6c4>
 8007436:	9b08      	ldr	r3, [sp, #32]
 8007438:	3301      	adds	r3, #1
 800743a:	9308      	str	r3, [sp, #32]
 800743c:	2330      	movs	r3, #48	; 0x30
 800743e:	f88b 3000 	strb.w	r3, [fp]
 8007442:	465b      	mov	r3, fp
 8007444:	781a      	ldrb	r2, [r3, #0]
 8007446:	3201      	adds	r2, #1
 8007448:	701a      	strb	r2, [r3, #0]
 800744a:	e78c      	b.n	8007366 <_dtoa_r+0x5de>
 800744c:	461d      	mov	r5, r3
 800744e:	e7ea      	b.n	8007426 <_dtoa_r+0x69e>
 8007450:	2200      	movs	r2, #0
 8007452:	4b9b      	ldr	r3, [pc, #620]	; (80076c0 <_dtoa_r+0x938>)
 8007454:	f7f9 f8d0 	bl	80005f8 <__aeabi_dmul>
 8007458:	2200      	movs	r2, #0
 800745a:	2300      	movs	r3, #0
 800745c:	4606      	mov	r6, r0
 800745e:	460f      	mov	r7, r1
 8007460:	f7f9 fb32 	bl	8000ac8 <__aeabi_dcmpeq>
 8007464:	2800      	cmp	r0, #0
 8007466:	d09a      	beq.n	800739e <_dtoa_r+0x616>
 8007468:	e7cb      	b.n	8007402 <_dtoa_r+0x67a>
 800746a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800746c:	2a00      	cmp	r2, #0
 800746e:	f000 808b 	beq.w	8007588 <_dtoa_r+0x800>
 8007472:	9a06      	ldr	r2, [sp, #24]
 8007474:	2a01      	cmp	r2, #1
 8007476:	dc6e      	bgt.n	8007556 <_dtoa_r+0x7ce>
 8007478:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800747a:	2a00      	cmp	r2, #0
 800747c:	d067      	beq.n	800754e <_dtoa_r+0x7c6>
 800747e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007482:	9f07      	ldr	r7, [sp, #28]
 8007484:	9d05      	ldr	r5, [sp, #20]
 8007486:	9a05      	ldr	r2, [sp, #20]
 8007488:	2101      	movs	r1, #1
 800748a:	441a      	add	r2, r3
 800748c:	4620      	mov	r0, r4
 800748e:	9205      	str	r2, [sp, #20]
 8007490:	4498      	add	r8, r3
 8007492:	f000 fd04 	bl	8007e9e <__i2b>
 8007496:	4606      	mov	r6, r0
 8007498:	2d00      	cmp	r5, #0
 800749a:	dd0c      	ble.n	80074b6 <_dtoa_r+0x72e>
 800749c:	f1b8 0f00 	cmp.w	r8, #0
 80074a0:	dd09      	ble.n	80074b6 <_dtoa_r+0x72e>
 80074a2:	4545      	cmp	r5, r8
 80074a4:	9a05      	ldr	r2, [sp, #20]
 80074a6:	462b      	mov	r3, r5
 80074a8:	bfa8      	it	ge
 80074aa:	4643      	movge	r3, r8
 80074ac:	1ad2      	subs	r2, r2, r3
 80074ae:	9205      	str	r2, [sp, #20]
 80074b0:	1aed      	subs	r5, r5, r3
 80074b2:	eba8 0803 	sub.w	r8, r8, r3
 80074b6:	9b07      	ldr	r3, [sp, #28]
 80074b8:	b1eb      	cbz	r3, 80074f6 <_dtoa_r+0x76e>
 80074ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d067      	beq.n	8007590 <_dtoa_r+0x808>
 80074c0:	b18f      	cbz	r7, 80074e6 <_dtoa_r+0x75e>
 80074c2:	4631      	mov	r1, r6
 80074c4:	463a      	mov	r2, r7
 80074c6:	4620      	mov	r0, r4
 80074c8:	f000 fd88 	bl	8007fdc <__pow5mult>
 80074cc:	9a04      	ldr	r2, [sp, #16]
 80074ce:	4601      	mov	r1, r0
 80074d0:	4606      	mov	r6, r0
 80074d2:	4620      	mov	r0, r4
 80074d4:	f000 fcec 	bl	8007eb0 <__multiply>
 80074d8:	9904      	ldr	r1, [sp, #16]
 80074da:	9008      	str	r0, [sp, #32]
 80074dc:	4620      	mov	r0, r4
 80074de:	f000 fc3e 	bl	8007d5e <_Bfree>
 80074e2:	9b08      	ldr	r3, [sp, #32]
 80074e4:	9304      	str	r3, [sp, #16]
 80074e6:	9b07      	ldr	r3, [sp, #28]
 80074e8:	1bda      	subs	r2, r3, r7
 80074ea:	d004      	beq.n	80074f6 <_dtoa_r+0x76e>
 80074ec:	9904      	ldr	r1, [sp, #16]
 80074ee:	4620      	mov	r0, r4
 80074f0:	f000 fd74 	bl	8007fdc <__pow5mult>
 80074f4:	9004      	str	r0, [sp, #16]
 80074f6:	2101      	movs	r1, #1
 80074f8:	4620      	mov	r0, r4
 80074fa:	f000 fcd0 	bl	8007e9e <__i2b>
 80074fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007500:	4607      	mov	r7, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	f000 81d0 	beq.w	80078a8 <_dtoa_r+0xb20>
 8007508:	461a      	mov	r2, r3
 800750a:	4601      	mov	r1, r0
 800750c:	4620      	mov	r0, r4
 800750e:	f000 fd65 	bl	8007fdc <__pow5mult>
 8007512:	9b06      	ldr	r3, [sp, #24]
 8007514:	2b01      	cmp	r3, #1
 8007516:	4607      	mov	r7, r0
 8007518:	dc40      	bgt.n	800759c <_dtoa_r+0x814>
 800751a:	9b00      	ldr	r3, [sp, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d139      	bne.n	8007594 <_dtoa_r+0x80c>
 8007520:	9b01      	ldr	r3, [sp, #4]
 8007522:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007526:	2b00      	cmp	r3, #0
 8007528:	d136      	bne.n	8007598 <_dtoa_r+0x810>
 800752a:	9b01      	ldr	r3, [sp, #4]
 800752c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007530:	0d1b      	lsrs	r3, r3, #20
 8007532:	051b      	lsls	r3, r3, #20
 8007534:	b12b      	cbz	r3, 8007542 <_dtoa_r+0x7ba>
 8007536:	9b05      	ldr	r3, [sp, #20]
 8007538:	3301      	adds	r3, #1
 800753a:	9305      	str	r3, [sp, #20]
 800753c:	f108 0801 	add.w	r8, r8, #1
 8007540:	2301      	movs	r3, #1
 8007542:	9307      	str	r3, [sp, #28]
 8007544:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007546:	2b00      	cmp	r3, #0
 8007548:	d12a      	bne.n	80075a0 <_dtoa_r+0x818>
 800754a:	2001      	movs	r0, #1
 800754c:	e030      	b.n	80075b0 <_dtoa_r+0x828>
 800754e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007550:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007554:	e795      	b.n	8007482 <_dtoa_r+0x6fa>
 8007556:	9b07      	ldr	r3, [sp, #28]
 8007558:	f109 37ff 	add.w	r7, r9, #4294967295
 800755c:	42bb      	cmp	r3, r7
 800755e:	bfbf      	itttt	lt
 8007560:	9b07      	ldrlt	r3, [sp, #28]
 8007562:	9707      	strlt	r7, [sp, #28]
 8007564:	1afa      	sublt	r2, r7, r3
 8007566:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007568:	bfbb      	ittet	lt
 800756a:	189b      	addlt	r3, r3, r2
 800756c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800756e:	1bdf      	subge	r7, r3, r7
 8007570:	2700      	movlt	r7, #0
 8007572:	f1b9 0f00 	cmp.w	r9, #0
 8007576:	bfb5      	itete	lt
 8007578:	9b05      	ldrlt	r3, [sp, #20]
 800757a:	9d05      	ldrge	r5, [sp, #20]
 800757c:	eba3 0509 	sublt.w	r5, r3, r9
 8007580:	464b      	movge	r3, r9
 8007582:	bfb8      	it	lt
 8007584:	2300      	movlt	r3, #0
 8007586:	e77e      	b.n	8007486 <_dtoa_r+0x6fe>
 8007588:	9f07      	ldr	r7, [sp, #28]
 800758a:	9d05      	ldr	r5, [sp, #20]
 800758c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800758e:	e783      	b.n	8007498 <_dtoa_r+0x710>
 8007590:	9a07      	ldr	r2, [sp, #28]
 8007592:	e7ab      	b.n	80074ec <_dtoa_r+0x764>
 8007594:	2300      	movs	r3, #0
 8007596:	e7d4      	b.n	8007542 <_dtoa_r+0x7ba>
 8007598:	9b00      	ldr	r3, [sp, #0]
 800759a:	e7d2      	b.n	8007542 <_dtoa_r+0x7ba>
 800759c:	2300      	movs	r3, #0
 800759e:	9307      	str	r3, [sp, #28]
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80075a6:	6918      	ldr	r0, [r3, #16]
 80075a8:	f000 fc2b 	bl	8007e02 <__hi0bits>
 80075ac:	f1c0 0020 	rsb	r0, r0, #32
 80075b0:	4440      	add	r0, r8
 80075b2:	f010 001f 	ands.w	r0, r0, #31
 80075b6:	d047      	beq.n	8007648 <_dtoa_r+0x8c0>
 80075b8:	f1c0 0320 	rsb	r3, r0, #32
 80075bc:	2b04      	cmp	r3, #4
 80075be:	dd3b      	ble.n	8007638 <_dtoa_r+0x8b0>
 80075c0:	9b05      	ldr	r3, [sp, #20]
 80075c2:	f1c0 001c 	rsb	r0, r0, #28
 80075c6:	4403      	add	r3, r0
 80075c8:	9305      	str	r3, [sp, #20]
 80075ca:	4405      	add	r5, r0
 80075cc:	4480      	add	r8, r0
 80075ce:	9b05      	ldr	r3, [sp, #20]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	dd05      	ble.n	80075e0 <_dtoa_r+0x858>
 80075d4:	461a      	mov	r2, r3
 80075d6:	9904      	ldr	r1, [sp, #16]
 80075d8:	4620      	mov	r0, r4
 80075da:	f000 fd4d 	bl	8008078 <__lshift>
 80075de:	9004      	str	r0, [sp, #16]
 80075e0:	f1b8 0f00 	cmp.w	r8, #0
 80075e4:	dd05      	ble.n	80075f2 <_dtoa_r+0x86a>
 80075e6:	4639      	mov	r1, r7
 80075e8:	4642      	mov	r2, r8
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 fd44 	bl	8008078 <__lshift>
 80075f0:	4607      	mov	r7, r0
 80075f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075f4:	b353      	cbz	r3, 800764c <_dtoa_r+0x8c4>
 80075f6:	4639      	mov	r1, r7
 80075f8:	9804      	ldr	r0, [sp, #16]
 80075fa:	f000 fd91 	bl	8008120 <__mcmp>
 80075fe:	2800      	cmp	r0, #0
 8007600:	da24      	bge.n	800764c <_dtoa_r+0x8c4>
 8007602:	2300      	movs	r3, #0
 8007604:	220a      	movs	r2, #10
 8007606:	9904      	ldr	r1, [sp, #16]
 8007608:	4620      	mov	r0, r4
 800760a:	f000 fbbf 	bl	8007d8c <__multadd>
 800760e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007610:	9004      	str	r0, [sp, #16]
 8007612:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007616:	2b00      	cmp	r3, #0
 8007618:	f000 814d 	beq.w	80078b6 <_dtoa_r+0xb2e>
 800761c:	2300      	movs	r3, #0
 800761e:	4631      	mov	r1, r6
 8007620:	220a      	movs	r2, #10
 8007622:	4620      	mov	r0, r4
 8007624:	f000 fbb2 	bl	8007d8c <__multadd>
 8007628:	9b02      	ldr	r3, [sp, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	4606      	mov	r6, r0
 800762e:	dc4f      	bgt.n	80076d0 <_dtoa_r+0x948>
 8007630:	9b06      	ldr	r3, [sp, #24]
 8007632:	2b02      	cmp	r3, #2
 8007634:	dd4c      	ble.n	80076d0 <_dtoa_r+0x948>
 8007636:	e011      	b.n	800765c <_dtoa_r+0x8d4>
 8007638:	d0c9      	beq.n	80075ce <_dtoa_r+0x846>
 800763a:	9a05      	ldr	r2, [sp, #20]
 800763c:	331c      	adds	r3, #28
 800763e:	441a      	add	r2, r3
 8007640:	9205      	str	r2, [sp, #20]
 8007642:	441d      	add	r5, r3
 8007644:	4498      	add	r8, r3
 8007646:	e7c2      	b.n	80075ce <_dtoa_r+0x846>
 8007648:	4603      	mov	r3, r0
 800764a:	e7f6      	b.n	800763a <_dtoa_r+0x8b2>
 800764c:	f1b9 0f00 	cmp.w	r9, #0
 8007650:	dc38      	bgt.n	80076c4 <_dtoa_r+0x93c>
 8007652:	9b06      	ldr	r3, [sp, #24]
 8007654:	2b02      	cmp	r3, #2
 8007656:	dd35      	ble.n	80076c4 <_dtoa_r+0x93c>
 8007658:	f8cd 9008 	str.w	r9, [sp, #8]
 800765c:	9b02      	ldr	r3, [sp, #8]
 800765e:	b963      	cbnz	r3, 800767a <_dtoa_r+0x8f2>
 8007660:	4639      	mov	r1, r7
 8007662:	2205      	movs	r2, #5
 8007664:	4620      	mov	r0, r4
 8007666:	f000 fb91 	bl	8007d8c <__multadd>
 800766a:	4601      	mov	r1, r0
 800766c:	4607      	mov	r7, r0
 800766e:	9804      	ldr	r0, [sp, #16]
 8007670:	f000 fd56 	bl	8008120 <__mcmp>
 8007674:	2800      	cmp	r0, #0
 8007676:	f73f adcc 	bgt.w	8007212 <_dtoa_r+0x48a>
 800767a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800767c:	465d      	mov	r5, fp
 800767e:	ea6f 0a03 	mvn.w	sl, r3
 8007682:	f04f 0900 	mov.w	r9, #0
 8007686:	4639      	mov	r1, r7
 8007688:	4620      	mov	r0, r4
 800768a:	f000 fb68 	bl	8007d5e <_Bfree>
 800768e:	2e00      	cmp	r6, #0
 8007690:	f43f aeb7 	beq.w	8007402 <_dtoa_r+0x67a>
 8007694:	f1b9 0f00 	cmp.w	r9, #0
 8007698:	d005      	beq.n	80076a6 <_dtoa_r+0x91e>
 800769a:	45b1      	cmp	r9, r6
 800769c:	d003      	beq.n	80076a6 <_dtoa_r+0x91e>
 800769e:	4649      	mov	r1, r9
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 fb5c 	bl	8007d5e <_Bfree>
 80076a6:	4631      	mov	r1, r6
 80076a8:	4620      	mov	r0, r4
 80076aa:	f000 fb58 	bl	8007d5e <_Bfree>
 80076ae:	e6a8      	b.n	8007402 <_dtoa_r+0x67a>
 80076b0:	2700      	movs	r7, #0
 80076b2:	463e      	mov	r6, r7
 80076b4:	e7e1      	b.n	800767a <_dtoa_r+0x8f2>
 80076b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80076ba:	463e      	mov	r6, r7
 80076bc:	e5a9      	b.n	8007212 <_dtoa_r+0x48a>
 80076be:	bf00      	nop
 80076c0:	40240000 	.word	0x40240000
 80076c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f000 80fa 	beq.w	80078c4 <_dtoa_r+0xb3c>
 80076d0:	2d00      	cmp	r5, #0
 80076d2:	dd05      	ble.n	80076e0 <_dtoa_r+0x958>
 80076d4:	4631      	mov	r1, r6
 80076d6:	462a      	mov	r2, r5
 80076d8:	4620      	mov	r0, r4
 80076da:	f000 fccd 	bl	8008078 <__lshift>
 80076de:	4606      	mov	r6, r0
 80076e0:	9b07      	ldr	r3, [sp, #28]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d04c      	beq.n	8007780 <_dtoa_r+0x9f8>
 80076e6:	6871      	ldr	r1, [r6, #4]
 80076e8:	4620      	mov	r0, r4
 80076ea:	f000 fb04 	bl	8007cf6 <_Balloc>
 80076ee:	6932      	ldr	r2, [r6, #16]
 80076f0:	3202      	adds	r2, #2
 80076f2:	4605      	mov	r5, r0
 80076f4:	0092      	lsls	r2, r2, #2
 80076f6:	f106 010c 	add.w	r1, r6, #12
 80076fa:	300c      	adds	r0, #12
 80076fc:	f000 faf0 	bl	8007ce0 <memcpy>
 8007700:	2201      	movs	r2, #1
 8007702:	4629      	mov	r1, r5
 8007704:	4620      	mov	r0, r4
 8007706:	f000 fcb7 	bl	8008078 <__lshift>
 800770a:	9b00      	ldr	r3, [sp, #0]
 800770c:	f8cd b014 	str.w	fp, [sp, #20]
 8007710:	f003 0301 	and.w	r3, r3, #1
 8007714:	46b1      	mov	r9, r6
 8007716:	9307      	str	r3, [sp, #28]
 8007718:	4606      	mov	r6, r0
 800771a:	4639      	mov	r1, r7
 800771c:	9804      	ldr	r0, [sp, #16]
 800771e:	f7ff faa7 	bl	8006c70 <quorem>
 8007722:	4649      	mov	r1, r9
 8007724:	4605      	mov	r5, r0
 8007726:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800772a:	9804      	ldr	r0, [sp, #16]
 800772c:	f000 fcf8 	bl	8008120 <__mcmp>
 8007730:	4632      	mov	r2, r6
 8007732:	9000      	str	r0, [sp, #0]
 8007734:	4639      	mov	r1, r7
 8007736:	4620      	mov	r0, r4
 8007738:	f000 fd0c 	bl	8008154 <__mdiff>
 800773c:	68c3      	ldr	r3, [r0, #12]
 800773e:	4602      	mov	r2, r0
 8007740:	bb03      	cbnz	r3, 8007784 <_dtoa_r+0x9fc>
 8007742:	4601      	mov	r1, r0
 8007744:	9008      	str	r0, [sp, #32]
 8007746:	9804      	ldr	r0, [sp, #16]
 8007748:	f000 fcea 	bl	8008120 <__mcmp>
 800774c:	9a08      	ldr	r2, [sp, #32]
 800774e:	4603      	mov	r3, r0
 8007750:	4611      	mov	r1, r2
 8007752:	4620      	mov	r0, r4
 8007754:	9308      	str	r3, [sp, #32]
 8007756:	f000 fb02 	bl	8007d5e <_Bfree>
 800775a:	9b08      	ldr	r3, [sp, #32]
 800775c:	b9a3      	cbnz	r3, 8007788 <_dtoa_r+0xa00>
 800775e:	9a06      	ldr	r2, [sp, #24]
 8007760:	b992      	cbnz	r2, 8007788 <_dtoa_r+0xa00>
 8007762:	9a07      	ldr	r2, [sp, #28]
 8007764:	b982      	cbnz	r2, 8007788 <_dtoa_r+0xa00>
 8007766:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800776a:	d029      	beq.n	80077c0 <_dtoa_r+0xa38>
 800776c:	9b00      	ldr	r3, [sp, #0]
 800776e:	2b00      	cmp	r3, #0
 8007770:	dd01      	ble.n	8007776 <_dtoa_r+0x9ee>
 8007772:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007776:	9b05      	ldr	r3, [sp, #20]
 8007778:	1c5d      	adds	r5, r3, #1
 800777a:	f883 8000 	strb.w	r8, [r3]
 800777e:	e782      	b.n	8007686 <_dtoa_r+0x8fe>
 8007780:	4630      	mov	r0, r6
 8007782:	e7c2      	b.n	800770a <_dtoa_r+0x982>
 8007784:	2301      	movs	r3, #1
 8007786:	e7e3      	b.n	8007750 <_dtoa_r+0x9c8>
 8007788:	9a00      	ldr	r2, [sp, #0]
 800778a:	2a00      	cmp	r2, #0
 800778c:	db04      	blt.n	8007798 <_dtoa_r+0xa10>
 800778e:	d125      	bne.n	80077dc <_dtoa_r+0xa54>
 8007790:	9a06      	ldr	r2, [sp, #24]
 8007792:	bb1a      	cbnz	r2, 80077dc <_dtoa_r+0xa54>
 8007794:	9a07      	ldr	r2, [sp, #28]
 8007796:	bb0a      	cbnz	r2, 80077dc <_dtoa_r+0xa54>
 8007798:	2b00      	cmp	r3, #0
 800779a:	ddec      	ble.n	8007776 <_dtoa_r+0x9ee>
 800779c:	2201      	movs	r2, #1
 800779e:	9904      	ldr	r1, [sp, #16]
 80077a0:	4620      	mov	r0, r4
 80077a2:	f000 fc69 	bl	8008078 <__lshift>
 80077a6:	4639      	mov	r1, r7
 80077a8:	9004      	str	r0, [sp, #16]
 80077aa:	f000 fcb9 	bl	8008120 <__mcmp>
 80077ae:	2800      	cmp	r0, #0
 80077b0:	dc03      	bgt.n	80077ba <_dtoa_r+0xa32>
 80077b2:	d1e0      	bne.n	8007776 <_dtoa_r+0x9ee>
 80077b4:	f018 0f01 	tst.w	r8, #1
 80077b8:	d0dd      	beq.n	8007776 <_dtoa_r+0x9ee>
 80077ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80077be:	d1d8      	bne.n	8007772 <_dtoa_r+0x9ea>
 80077c0:	9b05      	ldr	r3, [sp, #20]
 80077c2:	9a05      	ldr	r2, [sp, #20]
 80077c4:	1c5d      	adds	r5, r3, #1
 80077c6:	2339      	movs	r3, #57	; 0x39
 80077c8:	7013      	strb	r3, [r2, #0]
 80077ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077ce:	2b39      	cmp	r3, #57	; 0x39
 80077d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80077d4:	d04f      	beq.n	8007876 <_dtoa_r+0xaee>
 80077d6:	3301      	adds	r3, #1
 80077d8:	7013      	strb	r3, [r2, #0]
 80077da:	e754      	b.n	8007686 <_dtoa_r+0x8fe>
 80077dc:	9a05      	ldr	r2, [sp, #20]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	f102 0501 	add.w	r5, r2, #1
 80077e4:	dd06      	ble.n	80077f4 <_dtoa_r+0xa6c>
 80077e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80077ea:	d0e9      	beq.n	80077c0 <_dtoa_r+0xa38>
 80077ec:	f108 0801 	add.w	r8, r8, #1
 80077f0:	9b05      	ldr	r3, [sp, #20]
 80077f2:	e7c2      	b.n	800777a <_dtoa_r+0x9f2>
 80077f4:	9a02      	ldr	r2, [sp, #8]
 80077f6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80077fa:	eba5 030b 	sub.w	r3, r5, fp
 80077fe:	4293      	cmp	r3, r2
 8007800:	d021      	beq.n	8007846 <_dtoa_r+0xabe>
 8007802:	2300      	movs	r3, #0
 8007804:	220a      	movs	r2, #10
 8007806:	9904      	ldr	r1, [sp, #16]
 8007808:	4620      	mov	r0, r4
 800780a:	f000 fabf 	bl	8007d8c <__multadd>
 800780e:	45b1      	cmp	r9, r6
 8007810:	9004      	str	r0, [sp, #16]
 8007812:	f04f 0300 	mov.w	r3, #0
 8007816:	f04f 020a 	mov.w	r2, #10
 800781a:	4649      	mov	r1, r9
 800781c:	4620      	mov	r0, r4
 800781e:	d105      	bne.n	800782c <_dtoa_r+0xaa4>
 8007820:	f000 fab4 	bl	8007d8c <__multadd>
 8007824:	4681      	mov	r9, r0
 8007826:	4606      	mov	r6, r0
 8007828:	9505      	str	r5, [sp, #20]
 800782a:	e776      	b.n	800771a <_dtoa_r+0x992>
 800782c:	f000 faae 	bl	8007d8c <__multadd>
 8007830:	4631      	mov	r1, r6
 8007832:	4681      	mov	r9, r0
 8007834:	2300      	movs	r3, #0
 8007836:	220a      	movs	r2, #10
 8007838:	4620      	mov	r0, r4
 800783a:	f000 faa7 	bl	8007d8c <__multadd>
 800783e:	4606      	mov	r6, r0
 8007840:	e7f2      	b.n	8007828 <_dtoa_r+0xaa0>
 8007842:	f04f 0900 	mov.w	r9, #0
 8007846:	2201      	movs	r2, #1
 8007848:	9904      	ldr	r1, [sp, #16]
 800784a:	4620      	mov	r0, r4
 800784c:	f000 fc14 	bl	8008078 <__lshift>
 8007850:	4639      	mov	r1, r7
 8007852:	9004      	str	r0, [sp, #16]
 8007854:	f000 fc64 	bl	8008120 <__mcmp>
 8007858:	2800      	cmp	r0, #0
 800785a:	dcb6      	bgt.n	80077ca <_dtoa_r+0xa42>
 800785c:	d102      	bne.n	8007864 <_dtoa_r+0xadc>
 800785e:	f018 0f01 	tst.w	r8, #1
 8007862:	d1b2      	bne.n	80077ca <_dtoa_r+0xa42>
 8007864:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007868:	2b30      	cmp	r3, #48	; 0x30
 800786a:	f105 32ff 	add.w	r2, r5, #4294967295
 800786e:	f47f af0a 	bne.w	8007686 <_dtoa_r+0x8fe>
 8007872:	4615      	mov	r5, r2
 8007874:	e7f6      	b.n	8007864 <_dtoa_r+0xadc>
 8007876:	4593      	cmp	fp, r2
 8007878:	d105      	bne.n	8007886 <_dtoa_r+0xafe>
 800787a:	2331      	movs	r3, #49	; 0x31
 800787c:	f10a 0a01 	add.w	sl, sl, #1
 8007880:	f88b 3000 	strb.w	r3, [fp]
 8007884:	e6ff      	b.n	8007686 <_dtoa_r+0x8fe>
 8007886:	4615      	mov	r5, r2
 8007888:	e79f      	b.n	80077ca <_dtoa_r+0xa42>
 800788a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80078f0 <_dtoa_r+0xb68>
 800788e:	e007      	b.n	80078a0 <_dtoa_r+0xb18>
 8007890:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007892:	f8df b060 	ldr.w	fp, [pc, #96]	; 80078f4 <_dtoa_r+0xb6c>
 8007896:	b11b      	cbz	r3, 80078a0 <_dtoa_r+0xb18>
 8007898:	f10b 0308 	add.w	r3, fp, #8
 800789c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800789e:	6013      	str	r3, [r2, #0]
 80078a0:	4658      	mov	r0, fp
 80078a2:	b017      	add	sp, #92	; 0x5c
 80078a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078a8:	9b06      	ldr	r3, [sp, #24]
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	f77f ae35 	ble.w	800751a <_dtoa_r+0x792>
 80078b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078b2:	9307      	str	r3, [sp, #28]
 80078b4:	e649      	b.n	800754a <_dtoa_r+0x7c2>
 80078b6:	9b02      	ldr	r3, [sp, #8]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	dc03      	bgt.n	80078c4 <_dtoa_r+0xb3c>
 80078bc:	9b06      	ldr	r3, [sp, #24]
 80078be:	2b02      	cmp	r3, #2
 80078c0:	f73f aecc 	bgt.w	800765c <_dtoa_r+0x8d4>
 80078c4:	465d      	mov	r5, fp
 80078c6:	4639      	mov	r1, r7
 80078c8:	9804      	ldr	r0, [sp, #16]
 80078ca:	f7ff f9d1 	bl	8006c70 <quorem>
 80078ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80078d2:	f805 8b01 	strb.w	r8, [r5], #1
 80078d6:	9a02      	ldr	r2, [sp, #8]
 80078d8:	eba5 030b 	sub.w	r3, r5, fp
 80078dc:	429a      	cmp	r2, r3
 80078de:	ddb0      	ble.n	8007842 <_dtoa_r+0xaba>
 80078e0:	2300      	movs	r3, #0
 80078e2:	220a      	movs	r2, #10
 80078e4:	9904      	ldr	r1, [sp, #16]
 80078e6:	4620      	mov	r0, r4
 80078e8:	f000 fa50 	bl	8007d8c <__multadd>
 80078ec:	9004      	str	r0, [sp, #16]
 80078ee:	e7ea      	b.n	80078c6 <_dtoa_r+0xb3e>
 80078f0:	080088c4 	.word	0x080088c4
 80078f4:	080088e8 	.word	0x080088e8

080078f8 <__sflush_r>:
 80078f8:	898a      	ldrh	r2, [r1, #12]
 80078fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078fe:	4605      	mov	r5, r0
 8007900:	0710      	lsls	r0, r2, #28
 8007902:	460c      	mov	r4, r1
 8007904:	d458      	bmi.n	80079b8 <__sflush_r+0xc0>
 8007906:	684b      	ldr	r3, [r1, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	dc05      	bgt.n	8007918 <__sflush_r+0x20>
 800790c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800790e:	2b00      	cmp	r3, #0
 8007910:	dc02      	bgt.n	8007918 <__sflush_r+0x20>
 8007912:	2000      	movs	r0, #0
 8007914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007918:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800791a:	2e00      	cmp	r6, #0
 800791c:	d0f9      	beq.n	8007912 <__sflush_r+0x1a>
 800791e:	2300      	movs	r3, #0
 8007920:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007924:	682f      	ldr	r7, [r5, #0]
 8007926:	6a21      	ldr	r1, [r4, #32]
 8007928:	602b      	str	r3, [r5, #0]
 800792a:	d032      	beq.n	8007992 <__sflush_r+0x9a>
 800792c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800792e:	89a3      	ldrh	r3, [r4, #12]
 8007930:	075a      	lsls	r2, r3, #29
 8007932:	d505      	bpl.n	8007940 <__sflush_r+0x48>
 8007934:	6863      	ldr	r3, [r4, #4]
 8007936:	1ac0      	subs	r0, r0, r3
 8007938:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800793a:	b10b      	cbz	r3, 8007940 <__sflush_r+0x48>
 800793c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800793e:	1ac0      	subs	r0, r0, r3
 8007940:	2300      	movs	r3, #0
 8007942:	4602      	mov	r2, r0
 8007944:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007946:	6a21      	ldr	r1, [r4, #32]
 8007948:	4628      	mov	r0, r5
 800794a:	47b0      	blx	r6
 800794c:	1c43      	adds	r3, r0, #1
 800794e:	89a3      	ldrh	r3, [r4, #12]
 8007950:	d106      	bne.n	8007960 <__sflush_r+0x68>
 8007952:	6829      	ldr	r1, [r5, #0]
 8007954:	291d      	cmp	r1, #29
 8007956:	d848      	bhi.n	80079ea <__sflush_r+0xf2>
 8007958:	4a29      	ldr	r2, [pc, #164]	; (8007a00 <__sflush_r+0x108>)
 800795a:	40ca      	lsrs	r2, r1
 800795c:	07d6      	lsls	r6, r2, #31
 800795e:	d544      	bpl.n	80079ea <__sflush_r+0xf2>
 8007960:	2200      	movs	r2, #0
 8007962:	6062      	str	r2, [r4, #4]
 8007964:	04d9      	lsls	r1, r3, #19
 8007966:	6922      	ldr	r2, [r4, #16]
 8007968:	6022      	str	r2, [r4, #0]
 800796a:	d504      	bpl.n	8007976 <__sflush_r+0x7e>
 800796c:	1c42      	adds	r2, r0, #1
 800796e:	d101      	bne.n	8007974 <__sflush_r+0x7c>
 8007970:	682b      	ldr	r3, [r5, #0]
 8007972:	b903      	cbnz	r3, 8007976 <__sflush_r+0x7e>
 8007974:	6560      	str	r0, [r4, #84]	; 0x54
 8007976:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007978:	602f      	str	r7, [r5, #0]
 800797a:	2900      	cmp	r1, #0
 800797c:	d0c9      	beq.n	8007912 <__sflush_r+0x1a>
 800797e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007982:	4299      	cmp	r1, r3
 8007984:	d002      	beq.n	800798c <__sflush_r+0x94>
 8007986:	4628      	mov	r0, r5
 8007988:	f000 fc9e 	bl	80082c8 <_free_r>
 800798c:	2000      	movs	r0, #0
 800798e:	6360      	str	r0, [r4, #52]	; 0x34
 8007990:	e7c0      	b.n	8007914 <__sflush_r+0x1c>
 8007992:	2301      	movs	r3, #1
 8007994:	4628      	mov	r0, r5
 8007996:	47b0      	blx	r6
 8007998:	1c41      	adds	r1, r0, #1
 800799a:	d1c8      	bne.n	800792e <__sflush_r+0x36>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d0c5      	beq.n	800792e <__sflush_r+0x36>
 80079a2:	2b1d      	cmp	r3, #29
 80079a4:	d001      	beq.n	80079aa <__sflush_r+0xb2>
 80079a6:	2b16      	cmp	r3, #22
 80079a8:	d101      	bne.n	80079ae <__sflush_r+0xb6>
 80079aa:	602f      	str	r7, [r5, #0]
 80079ac:	e7b1      	b.n	8007912 <__sflush_r+0x1a>
 80079ae:	89a3      	ldrh	r3, [r4, #12]
 80079b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079b4:	81a3      	strh	r3, [r4, #12]
 80079b6:	e7ad      	b.n	8007914 <__sflush_r+0x1c>
 80079b8:	690f      	ldr	r7, [r1, #16]
 80079ba:	2f00      	cmp	r7, #0
 80079bc:	d0a9      	beq.n	8007912 <__sflush_r+0x1a>
 80079be:	0793      	lsls	r3, r2, #30
 80079c0:	680e      	ldr	r6, [r1, #0]
 80079c2:	bf08      	it	eq
 80079c4:	694b      	ldreq	r3, [r1, #20]
 80079c6:	600f      	str	r7, [r1, #0]
 80079c8:	bf18      	it	ne
 80079ca:	2300      	movne	r3, #0
 80079cc:	eba6 0807 	sub.w	r8, r6, r7
 80079d0:	608b      	str	r3, [r1, #8]
 80079d2:	f1b8 0f00 	cmp.w	r8, #0
 80079d6:	dd9c      	ble.n	8007912 <__sflush_r+0x1a>
 80079d8:	4643      	mov	r3, r8
 80079da:	463a      	mov	r2, r7
 80079dc:	6a21      	ldr	r1, [r4, #32]
 80079de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80079e0:	4628      	mov	r0, r5
 80079e2:	47b0      	blx	r6
 80079e4:	2800      	cmp	r0, #0
 80079e6:	dc06      	bgt.n	80079f6 <__sflush_r+0xfe>
 80079e8:	89a3      	ldrh	r3, [r4, #12]
 80079ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079ee:	81a3      	strh	r3, [r4, #12]
 80079f0:	f04f 30ff 	mov.w	r0, #4294967295
 80079f4:	e78e      	b.n	8007914 <__sflush_r+0x1c>
 80079f6:	4407      	add	r7, r0
 80079f8:	eba8 0800 	sub.w	r8, r8, r0
 80079fc:	e7e9      	b.n	80079d2 <__sflush_r+0xda>
 80079fe:	bf00      	nop
 8007a00:	20400001 	.word	0x20400001

08007a04 <_fflush_r>:
 8007a04:	b538      	push	{r3, r4, r5, lr}
 8007a06:	690b      	ldr	r3, [r1, #16]
 8007a08:	4605      	mov	r5, r0
 8007a0a:	460c      	mov	r4, r1
 8007a0c:	b1db      	cbz	r3, 8007a46 <_fflush_r+0x42>
 8007a0e:	b118      	cbz	r0, 8007a18 <_fflush_r+0x14>
 8007a10:	6983      	ldr	r3, [r0, #24]
 8007a12:	b90b      	cbnz	r3, 8007a18 <_fflush_r+0x14>
 8007a14:	f000 f860 	bl	8007ad8 <__sinit>
 8007a18:	4b0c      	ldr	r3, [pc, #48]	; (8007a4c <_fflush_r+0x48>)
 8007a1a:	429c      	cmp	r4, r3
 8007a1c:	d109      	bne.n	8007a32 <_fflush_r+0x2e>
 8007a1e:	686c      	ldr	r4, [r5, #4]
 8007a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a24:	b17b      	cbz	r3, 8007a46 <_fflush_r+0x42>
 8007a26:	4621      	mov	r1, r4
 8007a28:	4628      	mov	r0, r5
 8007a2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a2e:	f7ff bf63 	b.w	80078f8 <__sflush_r>
 8007a32:	4b07      	ldr	r3, [pc, #28]	; (8007a50 <_fflush_r+0x4c>)
 8007a34:	429c      	cmp	r4, r3
 8007a36:	d101      	bne.n	8007a3c <_fflush_r+0x38>
 8007a38:	68ac      	ldr	r4, [r5, #8]
 8007a3a:	e7f1      	b.n	8007a20 <_fflush_r+0x1c>
 8007a3c:	4b05      	ldr	r3, [pc, #20]	; (8007a54 <_fflush_r+0x50>)
 8007a3e:	429c      	cmp	r4, r3
 8007a40:	bf08      	it	eq
 8007a42:	68ec      	ldreq	r4, [r5, #12]
 8007a44:	e7ec      	b.n	8007a20 <_fflush_r+0x1c>
 8007a46:	2000      	movs	r0, #0
 8007a48:	bd38      	pop	{r3, r4, r5, pc}
 8007a4a:	bf00      	nop
 8007a4c:	08008918 	.word	0x08008918
 8007a50:	08008938 	.word	0x08008938
 8007a54:	080088f8 	.word	0x080088f8

08007a58 <std>:
 8007a58:	2300      	movs	r3, #0
 8007a5a:	b510      	push	{r4, lr}
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	e9c0 3300 	strd	r3, r3, [r0]
 8007a62:	6083      	str	r3, [r0, #8]
 8007a64:	8181      	strh	r1, [r0, #12]
 8007a66:	6643      	str	r3, [r0, #100]	; 0x64
 8007a68:	81c2      	strh	r2, [r0, #14]
 8007a6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a6e:	6183      	str	r3, [r0, #24]
 8007a70:	4619      	mov	r1, r3
 8007a72:	2208      	movs	r2, #8
 8007a74:	305c      	adds	r0, #92	; 0x5c
 8007a76:	f7fe faac 	bl	8005fd2 <memset>
 8007a7a:	4b05      	ldr	r3, [pc, #20]	; (8007a90 <std+0x38>)
 8007a7c:	6263      	str	r3, [r4, #36]	; 0x24
 8007a7e:	4b05      	ldr	r3, [pc, #20]	; (8007a94 <std+0x3c>)
 8007a80:	62a3      	str	r3, [r4, #40]	; 0x28
 8007a82:	4b05      	ldr	r3, [pc, #20]	; (8007a98 <std+0x40>)
 8007a84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007a86:	4b05      	ldr	r3, [pc, #20]	; (8007a9c <std+0x44>)
 8007a88:	6224      	str	r4, [r4, #32]
 8007a8a:	6323      	str	r3, [r4, #48]	; 0x30
 8007a8c:	bd10      	pop	{r4, pc}
 8007a8e:	bf00      	nop
 8007a90:	080086b9 	.word	0x080086b9
 8007a94:	080086db 	.word	0x080086db
 8007a98:	08008713 	.word	0x08008713
 8007a9c:	08008737 	.word	0x08008737

08007aa0 <_cleanup_r>:
 8007aa0:	4901      	ldr	r1, [pc, #4]	; (8007aa8 <_cleanup_r+0x8>)
 8007aa2:	f000 b885 	b.w	8007bb0 <_fwalk_reent>
 8007aa6:	bf00      	nop
 8007aa8:	08007a05 	.word	0x08007a05

08007aac <__sfmoreglue>:
 8007aac:	b570      	push	{r4, r5, r6, lr}
 8007aae:	1e4a      	subs	r2, r1, #1
 8007ab0:	2568      	movs	r5, #104	; 0x68
 8007ab2:	4355      	muls	r5, r2
 8007ab4:	460e      	mov	r6, r1
 8007ab6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007aba:	f000 fc53 	bl	8008364 <_malloc_r>
 8007abe:	4604      	mov	r4, r0
 8007ac0:	b140      	cbz	r0, 8007ad4 <__sfmoreglue+0x28>
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	e9c0 1600 	strd	r1, r6, [r0]
 8007ac8:	300c      	adds	r0, #12
 8007aca:	60a0      	str	r0, [r4, #8]
 8007acc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007ad0:	f7fe fa7f 	bl	8005fd2 <memset>
 8007ad4:	4620      	mov	r0, r4
 8007ad6:	bd70      	pop	{r4, r5, r6, pc}

08007ad8 <__sinit>:
 8007ad8:	6983      	ldr	r3, [r0, #24]
 8007ada:	b510      	push	{r4, lr}
 8007adc:	4604      	mov	r4, r0
 8007ade:	bb33      	cbnz	r3, 8007b2e <__sinit+0x56>
 8007ae0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8007ae4:	6503      	str	r3, [r0, #80]	; 0x50
 8007ae6:	4b12      	ldr	r3, [pc, #72]	; (8007b30 <__sinit+0x58>)
 8007ae8:	4a12      	ldr	r2, [pc, #72]	; (8007b34 <__sinit+0x5c>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	6282      	str	r2, [r0, #40]	; 0x28
 8007aee:	4298      	cmp	r0, r3
 8007af0:	bf04      	itt	eq
 8007af2:	2301      	moveq	r3, #1
 8007af4:	6183      	streq	r3, [r0, #24]
 8007af6:	f000 f81f 	bl	8007b38 <__sfp>
 8007afa:	6060      	str	r0, [r4, #4]
 8007afc:	4620      	mov	r0, r4
 8007afe:	f000 f81b 	bl	8007b38 <__sfp>
 8007b02:	60a0      	str	r0, [r4, #8]
 8007b04:	4620      	mov	r0, r4
 8007b06:	f000 f817 	bl	8007b38 <__sfp>
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	60e0      	str	r0, [r4, #12]
 8007b0e:	2104      	movs	r1, #4
 8007b10:	6860      	ldr	r0, [r4, #4]
 8007b12:	f7ff ffa1 	bl	8007a58 <std>
 8007b16:	2201      	movs	r2, #1
 8007b18:	2109      	movs	r1, #9
 8007b1a:	68a0      	ldr	r0, [r4, #8]
 8007b1c:	f7ff ff9c 	bl	8007a58 <std>
 8007b20:	2202      	movs	r2, #2
 8007b22:	2112      	movs	r1, #18
 8007b24:	68e0      	ldr	r0, [r4, #12]
 8007b26:	f7ff ff97 	bl	8007a58 <std>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	61a3      	str	r3, [r4, #24]
 8007b2e:	bd10      	pop	{r4, pc}
 8007b30:	080088b0 	.word	0x080088b0
 8007b34:	08007aa1 	.word	0x08007aa1

08007b38 <__sfp>:
 8007b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3a:	4b1b      	ldr	r3, [pc, #108]	; (8007ba8 <__sfp+0x70>)
 8007b3c:	681e      	ldr	r6, [r3, #0]
 8007b3e:	69b3      	ldr	r3, [r6, #24]
 8007b40:	4607      	mov	r7, r0
 8007b42:	b913      	cbnz	r3, 8007b4a <__sfp+0x12>
 8007b44:	4630      	mov	r0, r6
 8007b46:	f7ff ffc7 	bl	8007ad8 <__sinit>
 8007b4a:	3648      	adds	r6, #72	; 0x48
 8007b4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007b50:	3b01      	subs	r3, #1
 8007b52:	d503      	bpl.n	8007b5c <__sfp+0x24>
 8007b54:	6833      	ldr	r3, [r6, #0]
 8007b56:	b133      	cbz	r3, 8007b66 <__sfp+0x2e>
 8007b58:	6836      	ldr	r6, [r6, #0]
 8007b5a:	e7f7      	b.n	8007b4c <__sfp+0x14>
 8007b5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007b60:	b16d      	cbz	r5, 8007b7e <__sfp+0x46>
 8007b62:	3468      	adds	r4, #104	; 0x68
 8007b64:	e7f4      	b.n	8007b50 <__sfp+0x18>
 8007b66:	2104      	movs	r1, #4
 8007b68:	4638      	mov	r0, r7
 8007b6a:	f7ff ff9f 	bl	8007aac <__sfmoreglue>
 8007b6e:	6030      	str	r0, [r6, #0]
 8007b70:	2800      	cmp	r0, #0
 8007b72:	d1f1      	bne.n	8007b58 <__sfp+0x20>
 8007b74:	230c      	movs	r3, #12
 8007b76:	603b      	str	r3, [r7, #0]
 8007b78:	4604      	mov	r4, r0
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b7e:	4b0b      	ldr	r3, [pc, #44]	; (8007bac <__sfp+0x74>)
 8007b80:	6665      	str	r5, [r4, #100]	; 0x64
 8007b82:	e9c4 5500 	strd	r5, r5, [r4]
 8007b86:	60a5      	str	r5, [r4, #8]
 8007b88:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007b8c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8007b90:	2208      	movs	r2, #8
 8007b92:	4629      	mov	r1, r5
 8007b94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007b98:	f7fe fa1b 	bl	8005fd2 <memset>
 8007b9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007ba0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ba4:	e7e9      	b.n	8007b7a <__sfp+0x42>
 8007ba6:	bf00      	nop
 8007ba8:	080088b0 	.word	0x080088b0
 8007bac:	ffff0001 	.word	0xffff0001

08007bb0 <_fwalk_reent>:
 8007bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bb4:	4680      	mov	r8, r0
 8007bb6:	4689      	mov	r9, r1
 8007bb8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007bbc:	2600      	movs	r6, #0
 8007bbe:	b914      	cbnz	r4, 8007bc6 <_fwalk_reent+0x16>
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bc6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8007bca:	3f01      	subs	r7, #1
 8007bcc:	d501      	bpl.n	8007bd2 <_fwalk_reent+0x22>
 8007bce:	6824      	ldr	r4, [r4, #0]
 8007bd0:	e7f5      	b.n	8007bbe <_fwalk_reent+0xe>
 8007bd2:	89ab      	ldrh	r3, [r5, #12]
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d907      	bls.n	8007be8 <_fwalk_reent+0x38>
 8007bd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	d003      	beq.n	8007be8 <_fwalk_reent+0x38>
 8007be0:	4629      	mov	r1, r5
 8007be2:	4640      	mov	r0, r8
 8007be4:	47c8      	blx	r9
 8007be6:	4306      	orrs	r6, r0
 8007be8:	3568      	adds	r5, #104	; 0x68
 8007bea:	e7ee      	b.n	8007bca <_fwalk_reent+0x1a>

08007bec <_localeconv_r>:
 8007bec:	4b04      	ldr	r3, [pc, #16]	; (8007c00 <_localeconv_r+0x14>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	6a18      	ldr	r0, [r3, #32]
 8007bf2:	4b04      	ldr	r3, [pc, #16]	; (8007c04 <_localeconv_r+0x18>)
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	bf08      	it	eq
 8007bf8:	4618      	moveq	r0, r3
 8007bfa:	30f0      	adds	r0, #240	; 0xf0
 8007bfc:	4770      	bx	lr
 8007bfe:	bf00      	nop
 8007c00:	20000604 	.word	0x20000604
 8007c04:	20000668 	.word	0x20000668

08007c08 <__swhatbuf_r>:
 8007c08:	b570      	push	{r4, r5, r6, lr}
 8007c0a:	460e      	mov	r6, r1
 8007c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c10:	2900      	cmp	r1, #0
 8007c12:	b096      	sub	sp, #88	; 0x58
 8007c14:	4614      	mov	r4, r2
 8007c16:	461d      	mov	r5, r3
 8007c18:	da07      	bge.n	8007c2a <__swhatbuf_r+0x22>
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	602b      	str	r3, [r5, #0]
 8007c1e:	89b3      	ldrh	r3, [r6, #12]
 8007c20:	061a      	lsls	r2, r3, #24
 8007c22:	d410      	bmi.n	8007c46 <__swhatbuf_r+0x3e>
 8007c24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c28:	e00e      	b.n	8007c48 <__swhatbuf_r+0x40>
 8007c2a:	466a      	mov	r2, sp
 8007c2c:	f000 fdaa 	bl	8008784 <_fstat_r>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	dbf2      	blt.n	8007c1a <__swhatbuf_r+0x12>
 8007c34:	9a01      	ldr	r2, [sp, #4]
 8007c36:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007c3a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007c3e:	425a      	negs	r2, r3
 8007c40:	415a      	adcs	r2, r3
 8007c42:	602a      	str	r2, [r5, #0]
 8007c44:	e7ee      	b.n	8007c24 <__swhatbuf_r+0x1c>
 8007c46:	2340      	movs	r3, #64	; 0x40
 8007c48:	2000      	movs	r0, #0
 8007c4a:	6023      	str	r3, [r4, #0]
 8007c4c:	b016      	add	sp, #88	; 0x58
 8007c4e:	bd70      	pop	{r4, r5, r6, pc}

08007c50 <__smakebuf_r>:
 8007c50:	898b      	ldrh	r3, [r1, #12]
 8007c52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007c54:	079d      	lsls	r5, r3, #30
 8007c56:	4606      	mov	r6, r0
 8007c58:	460c      	mov	r4, r1
 8007c5a:	d507      	bpl.n	8007c6c <__smakebuf_r+0x1c>
 8007c5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007c60:	6023      	str	r3, [r4, #0]
 8007c62:	6123      	str	r3, [r4, #16]
 8007c64:	2301      	movs	r3, #1
 8007c66:	6163      	str	r3, [r4, #20]
 8007c68:	b002      	add	sp, #8
 8007c6a:	bd70      	pop	{r4, r5, r6, pc}
 8007c6c:	ab01      	add	r3, sp, #4
 8007c6e:	466a      	mov	r2, sp
 8007c70:	f7ff ffca 	bl	8007c08 <__swhatbuf_r>
 8007c74:	9900      	ldr	r1, [sp, #0]
 8007c76:	4605      	mov	r5, r0
 8007c78:	4630      	mov	r0, r6
 8007c7a:	f000 fb73 	bl	8008364 <_malloc_r>
 8007c7e:	b948      	cbnz	r0, 8007c94 <__smakebuf_r+0x44>
 8007c80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c84:	059a      	lsls	r2, r3, #22
 8007c86:	d4ef      	bmi.n	8007c68 <__smakebuf_r+0x18>
 8007c88:	f023 0303 	bic.w	r3, r3, #3
 8007c8c:	f043 0302 	orr.w	r3, r3, #2
 8007c90:	81a3      	strh	r3, [r4, #12]
 8007c92:	e7e3      	b.n	8007c5c <__smakebuf_r+0xc>
 8007c94:	4b0d      	ldr	r3, [pc, #52]	; (8007ccc <__smakebuf_r+0x7c>)
 8007c96:	62b3      	str	r3, [r6, #40]	; 0x28
 8007c98:	89a3      	ldrh	r3, [r4, #12]
 8007c9a:	6020      	str	r0, [r4, #0]
 8007c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ca0:	81a3      	strh	r3, [r4, #12]
 8007ca2:	9b00      	ldr	r3, [sp, #0]
 8007ca4:	6163      	str	r3, [r4, #20]
 8007ca6:	9b01      	ldr	r3, [sp, #4]
 8007ca8:	6120      	str	r0, [r4, #16]
 8007caa:	b15b      	cbz	r3, 8007cc4 <__smakebuf_r+0x74>
 8007cac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	f000 fd79 	bl	80087a8 <_isatty_r>
 8007cb6:	b128      	cbz	r0, 8007cc4 <__smakebuf_r+0x74>
 8007cb8:	89a3      	ldrh	r3, [r4, #12]
 8007cba:	f023 0303 	bic.w	r3, r3, #3
 8007cbe:	f043 0301 	orr.w	r3, r3, #1
 8007cc2:	81a3      	strh	r3, [r4, #12]
 8007cc4:	89a3      	ldrh	r3, [r4, #12]
 8007cc6:	431d      	orrs	r5, r3
 8007cc8:	81a5      	strh	r5, [r4, #12]
 8007cca:	e7cd      	b.n	8007c68 <__smakebuf_r+0x18>
 8007ccc:	08007aa1 	.word	0x08007aa1

08007cd0 <malloc>:
 8007cd0:	4b02      	ldr	r3, [pc, #8]	; (8007cdc <malloc+0xc>)
 8007cd2:	4601      	mov	r1, r0
 8007cd4:	6818      	ldr	r0, [r3, #0]
 8007cd6:	f000 bb45 	b.w	8008364 <_malloc_r>
 8007cda:	bf00      	nop
 8007cdc:	20000604 	.word	0x20000604

08007ce0 <memcpy>:
 8007ce0:	b510      	push	{r4, lr}
 8007ce2:	1e43      	subs	r3, r0, #1
 8007ce4:	440a      	add	r2, r1
 8007ce6:	4291      	cmp	r1, r2
 8007ce8:	d100      	bne.n	8007cec <memcpy+0xc>
 8007cea:	bd10      	pop	{r4, pc}
 8007cec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cf4:	e7f7      	b.n	8007ce6 <memcpy+0x6>

08007cf6 <_Balloc>:
 8007cf6:	b570      	push	{r4, r5, r6, lr}
 8007cf8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007cfa:	4604      	mov	r4, r0
 8007cfc:	460e      	mov	r6, r1
 8007cfe:	b93d      	cbnz	r5, 8007d10 <_Balloc+0x1a>
 8007d00:	2010      	movs	r0, #16
 8007d02:	f7ff ffe5 	bl	8007cd0 <malloc>
 8007d06:	6260      	str	r0, [r4, #36]	; 0x24
 8007d08:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007d0c:	6005      	str	r5, [r0, #0]
 8007d0e:	60c5      	str	r5, [r0, #12]
 8007d10:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007d12:	68eb      	ldr	r3, [r5, #12]
 8007d14:	b183      	cbz	r3, 8007d38 <_Balloc+0x42>
 8007d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007d1e:	b9b8      	cbnz	r0, 8007d50 <_Balloc+0x5a>
 8007d20:	2101      	movs	r1, #1
 8007d22:	fa01 f506 	lsl.w	r5, r1, r6
 8007d26:	1d6a      	adds	r2, r5, #5
 8007d28:	0092      	lsls	r2, r2, #2
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	f000 fabe 	bl	80082ac <_calloc_r>
 8007d30:	b160      	cbz	r0, 8007d4c <_Balloc+0x56>
 8007d32:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007d36:	e00e      	b.n	8007d56 <_Balloc+0x60>
 8007d38:	2221      	movs	r2, #33	; 0x21
 8007d3a:	2104      	movs	r1, #4
 8007d3c:	4620      	mov	r0, r4
 8007d3e:	f000 fab5 	bl	80082ac <_calloc_r>
 8007d42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d44:	60e8      	str	r0, [r5, #12]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1e4      	bne.n	8007d16 <_Balloc+0x20>
 8007d4c:	2000      	movs	r0, #0
 8007d4e:	bd70      	pop	{r4, r5, r6, pc}
 8007d50:	6802      	ldr	r2, [r0, #0]
 8007d52:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007d56:	2300      	movs	r3, #0
 8007d58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d5c:	e7f7      	b.n	8007d4e <_Balloc+0x58>

08007d5e <_Bfree>:
 8007d5e:	b570      	push	{r4, r5, r6, lr}
 8007d60:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007d62:	4606      	mov	r6, r0
 8007d64:	460d      	mov	r5, r1
 8007d66:	b93c      	cbnz	r4, 8007d78 <_Bfree+0x1a>
 8007d68:	2010      	movs	r0, #16
 8007d6a:	f7ff ffb1 	bl	8007cd0 <malloc>
 8007d6e:	6270      	str	r0, [r6, #36]	; 0x24
 8007d70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d74:	6004      	str	r4, [r0, #0]
 8007d76:	60c4      	str	r4, [r0, #12]
 8007d78:	b13d      	cbz	r5, 8007d8a <_Bfree+0x2c>
 8007d7a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d7c:	686a      	ldr	r2, [r5, #4]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d84:	6029      	str	r1, [r5, #0]
 8007d86:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007d8a:	bd70      	pop	{r4, r5, r6, pc}

08007d8c <__multadd>:
 8007d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d90:	690d      	ldr	r5, [r1, #16]
 8007d92:	461f      	mov	r7, r3
 8007d94:	4606      	mov	r6, r0
 8007d96:	460c      	mov	r4, r1
 8007d98:	f101 0c14 	add.w	ip, r1, #20
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	f8dc 0000 	ldr.w	r0, [ip]
 8007da2:	b281      	uxth	r1, r0
 8007da4:	fb02 7101 	mla	r1, r2, r1, r7
 8007da8:	0c0f      	lsrs	r7, r1, #16
 8007daa:	0c00      	lsrs	r0, r0, #16
 8007dac:	fb02 7000 	mla	r0, r2, r0, r7
 8007db0:	b289      	uxth	r1, r1
 8007db2:	3301      	adds	r3, #1
 8007db4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007db8:	429d      	cmp	r5, r3
 8007dba:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007dbe:	f84c 1b04 	str.w	r1, [ip], #4
 8007dc2:	dcec      	bgt.n	8007d9e <__multadd+0x12>
 8007dc4:	b1d7      	cbz	r7, 8007dfc <__multadd+0x70>
 8007dc6:	68a3      	ldr	r3, [r4, #8]
 8007dc8:	42ab      	cmp	r3, r5
 8007dca:	dc12      	bgt.n	8007df2 <__multadd+0x66>
 8007dcc:	6861      	ldr	r1, [r4, #4]
 8007dce:	4630      	mov	r0, r6
 8007dd0:	3101      	adds	r1, #1
 8007dd2:	f7ff ff90 	bl	8007cf6 <_Balloc>
 8007dd6:	6922      	ldr	r2, [r4, #16]
 8007dd8:	3202      	adds	r2, #2
 8007dda:	f104 010c 	add.w	r1, r4, #12
 8007dde:	4680      	mov	r8, r0
 8007de0:	0092      	lsls	r2, r2, #2
 8007de2:	300c      	adds	r0, #12
 8007de4:	f7ff ff7c 	bl	8007ce0 <memcpy>
 8007de8:	4621      	mov	r1, r4
 8007dea:	4630      	mov	r0, r6
 8007dec:	f7ff ffb7 	bl	8007d5e <_Bfree>
 8007df0:	4644      	mov	r4, r8
 8007df2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007df6:	3501      	adds	r5, #1
 8007df8:	615f      	str	r7, [r3, #20]
 8007dfa:	6125      	str	r5, [r4, #16]
 8007dfc:	4620      	mov	r0, r4
 8007dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007e02 <__hi0bits>:
 8007e02:	0c02      	lsrs	r2, r0, #16
 8007e04:	0412      	lsls	r2, r2, #16
 8007e06:	4603      	mov	r3, r0
 8007e08:	b9b2      	cbnz	r2, 8007e38 <__hi0bits+0x36>
 8007e0a:	0403      	lsls	r3, r0, #16
 8007e0c:	2010      	movs	r0, #16
 8007e0e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007e12:	bf04      	itt	eq
 8007e14:	021b      	lsleq	r3, r3, #8
 8007e16:	3008      	addeq	r0, #8
 8007e18:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007e1c:	bf04      	itt	eq
 8007e1e:	011b      	lsleq	r3, r3, #4
 8007e20:	3004      	addeq	r0, #4
 8007e22:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007e26:	bf04      	itt	eq
 8007e28:	009b      	lsleq	r3, r3, #2
 8007e2a:	3002      	addeq	r0, #2
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	db06      	blt.n	8007e3e <__hi0bits+0x3c>
 8007e30:	005b      	lsls	r3, r3, #1
 8007e32:	d503      	bpl.n	8007e3c <__hi0bits+0x3a>
 8007e34:	3001      	adds	r0, #1
 8007e36:	4770      	bx	lr
 8007e38:	2000      	movs	r0, #0
 8007e3a:	e7e8      	b.n	8007e0e <__hi0bits+0xc>
 8007e3c:	2020      	movs	r0, #32
 8007e3e:	4770      	bx	lr

08007e40 <__lo0bits>:
 8007e40:	6803      	ldr	r3, [r0, #0]
 8007e42:	f013 0207 	ands.w	r2, r3, #7
 8007e46:	4601      	mov	r1, r0
 8007e48:	d00b      	beq.n	8007e62 <__lo0bits+0x22>
 8007e4a:	07da      	lsls	r2, r3, #31
 8007e4c:	d423      	bmi.n	8007e96 <__lo0bits+0x56>
 8007e4e:	0798      	lsls	r0, r3, #30
 8007e50:	bf49      	itett	mi
 8007e52:	085b      	lsrmi	r3, r3, #1
 8007e54:	089b      	lsrpl	r3, r3, #2
 8007e56:	2001      	movmi	r0, #1
 8007e58:	600b      	strmi	r3, [r1, #0]
 8007e5a:	bf5c      	itt	pl
 8007e5c:	600b      	strpl	r3, [r1, #0]
 8007e5e:	2002      	movpl	r0, #2
 8007e60:	4770      	bx	lr
 8007e62:	b298      	uxth	r0, r3
 8007e64:	b9a8      	cbnz	r0, 8007e92 <__lo0bits+0x52>
 8007e66:	0c1b      	lsrs	r3, r3, #16
 8007e68:	2010      	movs	r0, #16
 8007e6a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e6e:	bf04      	itt	eq
 8007e70:	0a1b      	lsreq	r3, r3, #8
 8007e72:	3008      	addeq	r0, #8
 8007e74:	071a      	lsls	r2, r3, #28
 8007e76:	bf04      	itt	eq
 8007e78:	091b      	lsreq	r3, r3, #4
 8007e7a:	3004      	addeq	r0, #4
 8007e7c:	079a      	lsls	r2, r3, #30
 8007e7e:	bf04      	itt	eq
 8007e80:	089b      	lsreq	r3, r3, #2
 8007e82:	3002      	addeq	r0, #2
 8007e84:	07da      	lsls	r2, r3, #31
 8007e86:	d402      	bmi.n	8007e8e <__lo0bits+0x4e>
 8007e88:	085b      	lsrs	r3, r3, #1
 8007e8a:	d006      	beq.n	8007e9a <__lo0bits+0x5a>
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	600b      	str	r3, [r1, #0]
 8007e90:	4770      	bx	lr
 8007e92:	4610      	mov	r0, r2
 8007e94:	e7e9      	b.n	8007e6a <__lo0bits+0x2a>
 8007e96:	2000      	movs	r0, #0
 8007e98:	4770      	bx	lr
 8007e9a:	2020      	movs	r0, #32
 8007e9c:	4770      	bx	lr

08007e9e <__i2b>:
 8007e9e:	b510      	push	{r4, lr}
 8007ea0:	460c      	mov	r4, r1
 8007ea2:	2101      	movs	r1, #1
 8007ea4:	f7ff ff27 	bl	8007cf6 <_Balloc>
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	6144      	str	r4, [r0, #20]
 8007eac:	6102      	str	r2, [r0, #16]
 8007eae:	bd10      	pop	{r4, pc}

08007eb0 <__multiply>:
 8007eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb4:	4614      	mov	r4, r2
 8007eb6:	690a      	ldr	r2, [r1, #16]
 8007eb8:	6923      	ldr	r3, [r4, #16]
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	bfb8      	it	lt
 8007ebe:	460b      	movlt	r3, r1
 8007ec0:	4688      	mov	r8, r1
 8007ec2:	bfbc      	itt	lt
 8007ec4:	46a0      	movlt	r8, r4
 8007ec6:	461c      	movlt	r4, r3
 8007ec8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007ecc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007ed0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ed4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007ed8:	eb07 0609 	add.w	r6, r7, r9
 8007edc:	42b3      	cmp	r3, r6
 8007ede:	bfb8      	it	lt
 8007ee0:	3101      	addlt	r1, #1
 8007ee2:	f7ff ff08 	bl	8007cf6 <_Balloc>
 8007ee6:	f100 0514 	add.w	r5, r0, #20
 8007eea:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007eee:	462b      	mov	r3, r5
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	4573      	cmp	r3, lr
 8007ef4:	d316      	bcc.n	8007f24 <__multiply+0x74>
 8007ef6:	f104 0214 	add.w	r2, r4, #20
 8007efa:	f108 0114 	add.w	r1, r8, #20
 8007efe:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007f02:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007f06:	9300      	str	r3, [sp, #0]
 8007f08:	9b00      	ldr	r3, [sp, #0]
 8007f0a:	9201      	str	r2, [sp, #4]
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d80c      	bhi.n	8007f2a <__multiply+0x7a>
 8007f10:	2e00      	cmp	r6, #0
 8007f12:	dd03      	ble.n	8007f1c <__multiply+0x6c>
 8007f14:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d05d      	beq.n	8007fd8 <__multiply+0x128>
 8007f1c:	6106      	str	r6, [r0, #16]
 8007f1e:	b003      	add	sp, #12
 8007f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f24:	f843 2b04 	str.w	r2, [r3], #4
 8007f28:	e7e3      	b.n	8007ef2 <__multiply+0x42>
 8007f2a:	f8b2 b000 	ldrh.w	fp, [r2]
 8007f2e:	f1bb 0f00 	cmp.w	fp, #0
 8007f32:	d023      	beq.n	8007f7c <__multiply+0xcc>
 8007f34:	4689      	mov	r9, r1
 8007f36:	46ac      	mov	ip, r5
 8007f38:	f04f 0800 	mov.w	r8, #0
 8007f3c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007f40:	f8dc a000 	ldr.w	sl, [ip]
 8007f44:	b2a3      	uxth	r3, r4
 8007f46:	fa1f fa8a 	uxth.w	sl, sl
 8007f4a:	fb0b a303 	mla	r3, fp, r3, sl
 8007f4e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007f52:	f8dc 4000 	ldr.w	r4, [ip]
 8007f56:	4443      	add	r3, r8
 8007f58:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007f5c:	fb0b 840a 	mla	r4, fp, sl, r8
 8007f60:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007f64:	46e2      	mov	sl, ip
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007f6c:	454f      	cmp	r7, r9
 8007f6e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007f72:	f84a 3b04 	str.w	r3, [sl], #4
 8007f76:	d82b      	bhi.n	8007fd0 <__multiply+0x120>
 8007f78:	f8cc 8004 	str.w	r8, [ip, #4]
 8007f7c:	9b01      	ldr	r3, [sp, #4]
 8007f7e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007f82:	3204      	adds	r2, #4
 8007f84:	f1ba 0f00 	cmp.w	sl, #0
 8007f88:	d020      	beq.n	8007fcc <__multiply+0x11c>
 8007f8a:	682b      	ldr	r3, [r5, #0]
 8007f8c:	4689      	mov	r9, r1
 8007f8e:	46a8      	mov	r8, r5
 8007f90:	f04f 0b00 	mov.w	fp, #0
 8007f94:	f8b9 c000 	ldrh.w	ip, [r9]
 8007f98:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007f9c:	fb0a 440c 	mla	r4, sl, ip, r4
 8007fa0:	445c      	add	r4, fp
 8007fa2:	46c4      	mov	ip, r8
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007faa:	f84c 3b04 	str.w	r3, [ip], #4
 8007fae:	f859 3b04 	ldr.w	r3, [r9], #4
 8007fb2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007fb6:	0c1b      	lsrs	r3, r3, #16
 8007fb8:	fb0a b303 	mla	r3, sl, r3, fp
 8007fbc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007fc0:	454f      	cmp	r7, r9
 8007fc2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007fc6:	d805      	bhi.n	8007fd4 <__multiply+0x124>
 8007fc8:	f8c8 3004 	str.w	r3, [r8, #4]
 8007fcc:	3504      	adds	r5, #4
 8007fce:	e79b      	b.n	8007f08 <__multiply+0x58>
 8007fd0:	46d4      	mov	ip, sl
 8007fd2:	e7b3      	b.n	8007f3c <__multiply+0x8c>
 8007fd4:	46e0      	mov	r8, ip
 8007fd6:	e7dd      	b.n	8007f94 <__multiply+0xe4>
 8007fd8:	3e01      	subs	r6, #1
 8007fda:	e799      	b.n	8007f10 <__multiply+0x60>

08007fdc <__pow5mult>:
 8007fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fe0:	4615      	mov	r5, r2
 8007fe2:	f012 0203 	ands.w	r2, r2, #3
 8007fe6:	4606      	mov	r6, r0
 8007fe8:	460f      	mov	r7, r1
 8007fea:	d007      	beq.n	8007ffc <__pow5mult+0x20>
 8007fec:	3a01      	subs	r2, #1
 8007fee:	4c21      	ldr	r4, [pc, #132]	; (8008074 <__pow5mult+0x98>)
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ff6:	f7ff fec9 	bl	8007d8c <__multadd>
 8007ffa:	4607      	mov	r7, r0
 8007ffc:	10ad      	asrs	r5, r5, #2
 8007ffe:	d035      	beq.n	800806c <__pow5mult+0x90>
 8008000:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008002:	b93c      	cbnz	r4, 8008014 <__pow5mult+0x38>
 8008004:	2010      	movs	r0, #16
 8008006:	f7ff fe63 	bl	8007cd0 <malloc>
 800800a:	6270      	str	r0, [r6, #36]	; 0x24
 800800c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008010:	6004      	str	r4, [r0, #0]
 8008012:	60c4      	str	r4, [r0, #12]
 8008014:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008018:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800801c:	b94c      	cbnz	r4, 8008032 <__pow5mult+0x56>
 800801e:	f240 2171 	movw	r1, #625	; 0x271
 8008022:	4630      	mov	r0, r6
 8008024:	f7ff ff3b 	bl	8007e9e <__i2b>
 8008028:	2300      	movs	r3, #0
 800802a:	f8c8 0008 	str.w	r0, [r8, #8]
 800802e:	4604      	mov	r4, r0
 8008030:	6003      	str	r3, [r0, #0]
 8008032:	f04f 0800 	mov.w	r8, #0
 8008036:	07eb      	lsls	r3, r5, #31
 8008038:	d50a      	bpl.n	8008050 <__pow5mult+0x74>
 800803a:	4639      	mov	r1, r7
 800803c:	4622      	mov	r2, r4
 800803e:	4630      	mov	r0, r6
 8008040:	f7ff ff36 	bl	8007eb0 <__multiply>
 8008044:	4639      	mov	r1, r7
 8008046:	4681      	mov	r9, r0
 8008048:	4630      	mov	r0, r6
 800804a:	f7ff fe88 	bl	8007d5e <_Bfree>
 800804e:	464f      	mov	r7, r9
 8008050:	106d      	asrs	r5, r5, #1
 8008052:	d00b      	beq.n	800806c <__pow5mult+0x90>
 8008054:	6820      	ldr	r0, [r4, #0]
 8008056:	b938      	cbnz	r0, 8008068 <__pow5mult+0x8c>
 8008058:	4622      	mov	r2, r4
 800805a:	4621      	mov	r1, r4
 800805c:	4630      	mov	r0, r6
 800805e:	f7ff ff27 	bl	8007eb0 <__multiply>
 8008062:	6020      	str	r0, [r4, #0]
 8008064:	f8c0 8000 	str.w	r8, [r0]
 8008068:	4604      	mov	r4, r0
 800806a:	e7e4      	b.n	8008036 <__pow5mult+0x5a>
 800806c:	4638      	mov	r0, r7
 800806e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008072:	bf00      	nop
 8008074:	08008a48 	.word	0x08008a48

08008078 <__lshift>:
 8008078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800807c:	460c      	mov	r4, r1
 800807e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008082:	6923      	ldr	r3, [r4, #16]
 8008084:	6849      	ldr	r1, [r1, #4]
 8008086:	eb0a 0903 	add.w	r9, sl, r3
 800808a:	68a3      	ldr	r3, [r4, #8]
 800808c:	4607      	mov	r7, r0
 800808e:	4616      	mov	r6, r2
 8008090:	f109 0501 	add.w	r5, r9, #1
 8008094:	42ab      	cmp	r3, r5
 8008096:	db32      	blt.n	80080fe <__lshift+0x86>
 8008098:	4638      	mov	r0, r7
 800809a:	f7ff fe2c 	bl	8007cf6 <_Balloc>
 800809e:	2300      	movs	r3, #0
 80080a0:	4680      	mov	r8, r0
 80080a2:	f100 0114 	add.w	r1, r0, #20
 80080a6:	461a      	mov	r2, r3
 80080a8:	4553      	cmp	r3, sl
 80080aa:	db2b      	blt.n	8008104 <__lshift+0x8c>
 80080ac:	6920      	ldr	r0, [r4, #16]
 80080ae:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80080b2:	f104 0314 	add.w	r3, r4, #20
 80080b6:	f016 021f 	ands.w	r2, r6, #31
 80080ba:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80080be:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80080c2:	d025      	beq.n	8008110 <__lshift+0x98>
 80080c4:	f1c2 0e20 	rsb	lr, r2, #32
 80080c8:	2000      	movs	r0, #0
 80080ca:	681e      	ldr	r6, [r3, #0]
 80080cc:	468a      	mov	sl, r1
 80080ce:	4096      	lsls	r6, r2
 80080d0:	4330      	orrs	r0, r6
 80080d2:	f84a 0b04 	str.w	r0, [sl], #4
 80080d6:	f853 0b04 	ldr.w	r0, [r3], #4
 80080da:	459c      	cmp	ip, r3
 80080dc:	fa20 f00e 	lsr.w	r0, r0, lr
 80080e0:	d814      	bhi.n	800810c <__lshift+0x94>
 80080e2:	6048      	str	r0, [r1, #4]
 80080e4:	b108      	cbz	r0, 80080ea <__lshift+0x72>
 80080e6:	f109 0502 	add.w	r5, r9, #2
 80080ea:	3d01      	subs	r5, #1
 80080ec:	4638      	mov	r0, r7
 80080ee:	f8c8 5010 	str.w	r5, [r8, #16]
 80080f2:	4621      	mov	r1, r4
 80080f4:	f7ff fe33 	bl	8007d5e <_Bfree>
 80080f8:	4640      	mov	r0, r8
 80080fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080fe:	3101      	adds	r1, #1
 8008100:	005b      	lsls	r3, r3, #1
 8008102:	e7c7      	b.n	8008094 <__lshift+0x1c>
 8008104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008108:	3301      	adds	r3, #1
 800810a:	e7cd      	b.n	80080a8 <__lshift+0x30>
 800810c:	4651      	mov	r1, sl
 800810e:	e7dc      	b.n	80080ca <__lshift+0x52>
 8008110:	3904      	subs	r1, #4
 8008112:	f853 2b04 	ldr.w	r2, [r3], #4
 8008116:	f841 2f04 	str.w	r2, [r1, #4]!
 800811a:	459c      	cmp	ip, r3
 800811c:	d8f9      	bhi.n	8008112 <__lshift+0x9a>
 800811e:	e7e4      	b.n	80080ea <__lshift+0x72>

08008120 <__mcmp>:
 8008120:	6903      	ldr	r3, [r0, #16]
 8008122:	690a      	ldr	r2, [r1, #16]
 8008124:	1a9b      	subs	r3, r3, r2
 8008126:	b530      	push	{r4, r5, lr}
 8008128:	d10c      	bne.n	8008144 <__mcmp+0x24>
 800812a:	0092      	lsls	r2, r2, #2
 800812c:	3014      	adds	r0, #20
 800812e:	3114      	adds	r1, #20
 8008130:	1884      	adds	r4, r0, r2
 8008132:	4411      	add	r1, r2
 8008134:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008138:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800813c:	4295      	cmp	r5, r2
 800813e:	d003      	beq.n	8008148 <__mcmp+0x28>
 8008140:	d305      	bcc.n	800814e <__mcmp+0x2e>
 8008142:	2301      	movs	r3, #1
 8008144:	4618      	mov	r0, r3
 8008146:	bd30      	pop	{r4, r5, pc}
 8008148:	42a0      	cmp	r0, r4
 800814a:	d3f3      	bcc.n	8008134 <__mcmp+0x14>
 800814c:	e7fa      	b.n	8008144 <__mcmp+0x24>
 800814e:	f04f 33ff 	mov.w	r3, #4294967295
 8008152:	e7f7      	b.n	8008144 <__mcmp+0x24>

08008154 <__mdiff>:
 8008154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008158:	460d      	mov	r5, r1
 800815a:	4607      	mov	r7, r0
 800815c:	4611      	mov	r1, r2
 800815e:	4628      	mov	r0, r5
 8008160:	4614      	mov	r4, r2
 8008162:	f7ff ffdd 	bl	8008120 <__mcmp>
 8008166:	1e06      	subs	r6, r0, #0
 8008168:	d108      	bne.n	800817c <__mdiff+0x28>
 800816a:	4631      	mov	r1, r6
 800816c:	4638      	mov	r0, r7
 800816e:	f7ff fdc2 	bl	8007cf6 <_Balloc>
 8008172:	2301      	movs	r3, #1
 8008174:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800817c:	bfa4      	itt	ge
 800817e:	4623      	movge	r3, r4
 8008180:	462c      	movge	r4, r5
 8008182:	4638      	mov	r0, r7
 8008184:	6861      	ldr	r1, [r4, #4]
 8008186:	bfa6      	itte	ge
 8008188:	461d      	movge	r5, r3
 800818a:	2600      	movge	r6, #0
 800818c:	2601      	movlt	r6, #1
 800818e:	f7ff fdb2 	bl	8007cf6 <_Balloc>
 8008192:	692b      	ldr	r3, [r5, #16]
 8008194:	60c6      	str	r6, [r0, #12]
 8008196:	6926      	ldr	r6, [r4, #16]
 8008198:	f105 0914 	add.w	r9, r5, #20
 800819c:	f104 0214 	add.w	r2, r4, #20
 80081a0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80081a4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80081a8:	f100 0514 	add.w	r5, r0, #20
 80081ac:	f04f 0e00 	mov.w	lr, #0
 80081b0:	f852 ab04 	ldr.w	sl, [r2], #4
 80081b4:	f859 4b04 	ldr.w	r4, [r9], #4
 80081b8:	fa1e f18a 	uxtah	r1, lr, sl
 80081bc:	b2a3      	uxth	r3, r4
 80081be:	1ac9      	subs	r1, r1, r3
 80081c0:	0c23      	lsrs	r3, r4, #16
 80081c2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80081c6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80081ca:	b289      	uxth	r1, r1
 80081cc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80081d0:	45c8      	cmp	r8, r9
 80081d2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80081d6:	4694      	mov	ip, r2
 80081d8:	f845 3b04 	str.w	r3, [r5], #4
 80081dc:	d8e8      	bhi.n	80081b0 <__mdiff+0x5c>
 80081de:	45bc      	cmp	ip, r7
 80081e0:	d304      	bcc.n	80081ec <__mdiff+0x98>
 80081e2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80081e6:	b183      	cbz	r3, 800820a <__mdiff+0xb6>
 80081e8:	6106      	str	r6, [r0, #16]
 80081ea:	e7c5      	b.n	8008178 <__mdiff+0x24>
 80081ec:	f85c 1b04 	ldr.w	r1, [ip], #4
 80081f0:	fa1e f381 	uxtah	r3, lr, r1
 80081f4:	141a      	asrs	r2, r3, #16
 80081f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008200:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008204:	f845 3b04 	str.w	r3, [r5], #4
 8008208:	e7e9      	b.n	80081de <__mdiff+0x8a>
 800820a:	3e01      	subs	r6, #1
 800820c:	e7e9      	b.n	80081e2 <__mdiff+0x8e>

0800820e <__d2b>:
 800820e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008212:	460e      	mov	r6, r1
 8008214:	2101      	movs	r1, #1
 8008216:	ec59 8b10 	vmov	r8, r9, d0
 800821a:	4615      	mov	r5, r2
 800821c:	f7ff fd6b 	bl	8007cf6 <_Balloc>
 8008220:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008224:	4607      	mov	r7, r0
 8008226:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800822a:	bb34      	cbnz	r4, 800827a <__d2b+0x6c>
 800822c:	9301      	str	r3, [sp, #4]
 800822e:	f1b8 0300 	subs.w	r3, r8, #0
 8008232:	d027      	beq.n	8008284 <__d2b+0x76>
 8008234:	a802      	add	r0, sp, #8
 8008236:	f840 3d08 	str.w	r3, [r0, #-8]!
 800823a:	f7ff fe01 	bl	8007e40 <__lo0bits>
 800823e:	9900      	ldr	r1, [sp, #0]
 8008240:	b1f0      	cbz	r0, 8008280 <__d2b+0x72>
 8008242:	9a01      	ldr	r2, [sp, #4]
 8008244:	f1c0 0320 	rsb	r3, r0, #32
 8008248:	fa02 f303 	lsl.w	r3, r2, r3
 800824c:	430b      	orrs	r3, r1
 800824e:	40c2      	lsrs	r2, r0
 8008250:	617b      	str	r3, [r7, #20]
 8008252:	9201      	str	r2, [sp, #4]
 8008254:	9b01      	ldr	r3, [sp, #4]
 8008256:	61bb      	str	r3, [r7, #24]
 8008258:	2b00      	cmp	r3, #0
 800825a:	bf14      	ite	ne
 800825c:	2102      	movne	r1, #2
 800825e:	2101      	moveq	r1, #1
 8008260:	6139      	str	r1, [r7, #16]
 8008262:	b1c4      	cbz	r4, 8008296 <__d2b+0x88>
 8008264:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008268:	4404      	add	r4, r0
 800826a:	6034      	str	r4, [r6, #0]
 800826c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008270:	6028      	str	r0, [r5, #0]
 8008272:	4638      	mov	r0, r7
 8008274:	b003      	add	sp, #12
 8008276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800827a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800827e:	e7d5      	b.n	800822c <__d2b+0x1e>
 8008280:	6179      	str	r1, [r7, #20]
 8008282:	e7e7      	b.n	8008254 <__d2b+0x46>
 8008284:	a801      	add	r0, sp, #4
 8008286:	f7ff fddb 	bl	8007e40 <__lo0bits>
 800828a:	9b01      	ldr	r3, [sp, #4]
 800828c:	617b      	str	r3, [r7, #20]
 800828e:	2101      	movs	r1, #1
 8008290:	6139      	str	r1, [r7, #16]
 8008292:	3020      	adds	r0, #32
 8008294:	e7e5      	b.n	8008262 <__d2b+0x54>
 8008296:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800829a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800829e:	6030      	str	r0, [r6, #0]
 80082a0:	6918      	ldr	r0, [r3, #16]
 80082a2:	f7ff fdae 	bl	8007e02 <__hi0bits>
 80082a6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80082aa:	e7e1      	b.n	8008270 <__d2b+0x62>

080082ac <_calloc_r>:
 80082ac:	b538      	push	{r3, r4, r5, lr}
 80082ae:	fb02 f401 	mul.w	r4, r2, r1
 80082b2:	4621      	mov	r1, r4
 80082b4:	f000 f856 	bl	8008364 <_malloc_r>
 80082b8:	4605      	mov	r5, r0
 80082ba:	b118      	cbz	r0, 80082c4 <_calloc_r+0x18>
 80082bc:	4622      	mov	r2, r4
 80082be:	2100      	movs	r1, #0
 80082c0:	f7fd fe87 	bl	8005fd2 <memset>
 80082c4:	4628      	mov	r0, r5
 80082c6:	bd38      	pop	{r3, r4, r5, pc}

080082c8 <_free_r>:
 80082c8:	b538      	push	{r3, r4, r5, lr}
 80082ca:	4605      	mov	r5, r0
 80082cc:	2900      	cmp	r1, #0
 80082ce:	d045      	beq.n	800835c <_free_r+0x94>
 80082d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082d4:	1f0c      	subs	r4, r1, #4
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	bfb8      	it	lt
 80082da:	18e4      	addlt	r4, r4, r3
 80082dc:	f000 fa98 	bl	8008810 <__malloc_lock>
 80082e0:	4a1f      	ldr	r2, [pc, #124]	; (8008360 <_free_r+0x98>)
 80082e2:	6813      	ldr	r3, [r2, #0]
 80082e4:	4610      	mov	r0, r2
 80082e6:	b933      	cbnz	r3, 80082f6 <_free_r+0x2e>
 80082e8:	6063      	str	r3, [r4, #4]
 80082ea:	6014      	str	r4, [r2, #0]
 80082ec:	4628      	mov	r0, r5
 80082ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082f2:	f000 ba8e 	b.w	8008812 <__malloc_unlock>
 80082f6:	42a3      	cmp	r3, r4
 80082f8:	d90c      	bls.n	8008314 <_free_r+0x4c>
 80082fa:	6821      	ldr	r1, [r4, #0]
 80082fc:	1862      	adds	r2, r4, r1
 80082fe:	4293      	cmp	r3, r2
 8008300:	bf04      	itt	eq
 8008302:	681a      	ldreq	r2, [r3, #0]
 8008304:	685b      	ldreq	r3, [r3, #4]
 8008306:	6063      	str	r3, [r4, #4]
 8008308:	bf04      	itt	eq
 800830a:	1852      	addeq	r2, r2, r1
 800830c:	6022      	streq	r2, [r4, #0]
 800830e:	6004      	str	r4, [r0, #0]
 8008310:	e7ec      	b.n	80082ec <_free_r+0x24>
 8008312:	4613      	mov	r3, r2
 8008314:	685a      	ldr	r2, [r3, #4]
 8008316:	b10a      	cbz	r2, 800831c <_free_r+0x54>
 8008318:	42a2      	cmp	r2, r4
 800831a:	d9fa      	bls.n	8008312 <_free_r+0x4a>
 800831c:	6819      	ldr	r1, [r3, #0]
 800831e:	1858      	adds	r0, r3, r1
 8008320:	42a0      	cmp	r0, r4
 8008322:	d10b      	bne.n	800833c <_free_r+0x74>
 8008324:	6820      	ldr	r0, [r4, #0]
 8008326:	4401      	add	r1, r0
 8008328:	1858      	adds	r0, r3, r1
 800832a:	4282      	cmp	r2, r0
 800832c:	6019      	str	r1, [r3, #0]
 800832e:	d1dd      	bne.n	80082ec <_free_r+0x24>
 8008330:	6810      	ldr	r0, [r2, #0]
 8008332:	6852      	ldr	r2, [r2, #4]
 8008334:	605a      	str	r2, [r3, #4]
 8008336:	4401      	add	r1, r0
 8008338:	6019      	str	r1, [r3, #0]
 800833a:	e7d7      	b.n	80082ec <_free_r+0x24>
 800833c:	d902      	bls.n	8008344 <_free_r+0x7c>
 800833e:	230c      	movs	r3, #12
 8008340:	602b      	str	r3, [r5, #0]
 8008342:	e7d3      	b.n	80082ec <_free_r+0x24>
 8008344:	6820      	ldr	r0, [r4, #0]
 8008346:	1821      	adds	r1, r4, r0
 8008348:	428a      	cmp	r2, r1
 800834a:	bf04      	itt	eq
 800834c:	6811      	ldreq	r1, [r2, #0]
 800834e:	6852      	ldreq	r2, [r2, #4]
 8008350:	6062      	str	r2, [r4, #4]
 8008352:	bf04      	itt	eq
 8008354:	1809      	addeq	r1, r1, r0
 8008356:	6021      	streq	r1, [r4, #0]
 8008358:	605c      	str	r4, [r3, #4]
 800835a:	e7c7      	b.n	80082ec <_free_r+0x24>
 800835c:	bd38      	pop	{r3, r4, r5, pc}
 800835e:	bf00      	nop
 8008360:	20000830 	.word	0x20000830

08008364 <_malloc_r>:
 8008364:	b570      	push	{r4, r5, r6, lr}
 8008366:	1ccd      	adds	r5, r1, #3
 8008368:	f025 0503 	bic.w	r5, r5, #3
 800836c:	3508      	adds	r5, #8
 800836e:	2d0c      	cmp	r5, #12
 8008370:	bf38      	it	cc
 8008372:	250c      	movcc	r5, #12
 8008374:	2d00      	cmp	r5, #0
 8008376:	4606      	mov	r6, r0
 8008378:	db01      	blt.n	800837e <_malloc_r+0x1a>
 800837a:	42a9      	cmp	r1, r5
 800837c:	d903      	bls.n	8008386 <_malloc_r+0x22>
 800837e:	230c      	movs	r3, #12
 8008380:	6033      	str	r3, [r6, #0]
 8008382:	2000      	movs	r0, #0
 8008384:	bd70      	pop	{r4, r5, r6, pc}
 8008386:	f000 fa43 	bl	8008810 <__malloc_lock>
 800838a:	4a21      	ldr	r2, [pc, #132]	; (8008410 <_malloc_r+0xac>)
 800838c:	6814      	ldr	r4, [r2, #0]
 800838e:	4621      	mov	r1, r4
 8008390:	b991      	cbnz	r1, 80083b8 <_malloc_r+0x54>
 8008392:	4c20      	ldr	r4, [pc, #128]	; (8008414 <_malloc_r+0xb0>)
 8008394:	6823      	ldr	r3, [r4, #0]
 8008396:	b91b      	cbnz	r3, 80083a0 <_malloc_r+0x3c>
 8008398:	4630      	mov	r0, r6
 800839a:	f000 f97d 	bl	8008698 <_sbrk_r>
 800839e:	6020      	str	r0, [r4, #0]
 80083a0:	4629      	mov	r1, r5
 80083a2:	4630      	mov	r0, r6
 80083a4:	f000 f978 	bl	8008698 <_sbrk_r>
 80083a8:	1c43      	adds	r3, r0, #1
 80083aa:	d124      	bne.n	80083f6 <_malloc_r+0x92>
 80083ac:	230c      	movs	r3, #12
 80083ae:	6033      	str	r3, [r6, #0]
 80083b0:	4630      	mov	r0, r6
 80083b2:	f000 fa2e 	bl	8008812 <__malloc_unlock>
 80083b6:	e7e4      	b.n	8008382 <_malloc_r+0x1e>
 80083b8:	680b      	ldr	r3, [r1, #0]
 80083ba:	1b5b      	subs	r3, r3, r5
 80083bc:	d418      	bmi.n	80083f0 <_malloc_r+0x8c>
 80083be:	2b0b      	cmp	r3, #11
 80083c0:	d90f      	bls.n	80083e2 <_malloc_r+0x7e>
 80083c2:	600b      	str	r3, [r1, #0]
 80083c4:	50cd      	str	r5, [r1, r3]
 80083c6:	18cc      	adds	r4, r1, r3
 80083c8:	4630      	mov	r0, r6
 80083ca:	f000 fa22 	bl	8008812 <__malloc_unlock>
 80083ce:	f104 000b 	add.w	r0, r4, #11
 80083d2:	1d23      	adds	r3, r4, #4
 80083d4:	f020 0007 	bic.w	r0, r0, #7
 80083d8:	1ac3      	subs	r3, r0, r3
 80083da:	d0d3      	beq.n	8008384 <_malloc_r+0x20>
 80083dc:	425a      	negs	r2, r3
 80083de:	50e2      	str	r2, [r4, r3]
 80083e0:	e7d0      	b.n	8008384 <_malloc_r+0x20>
 80083e2:	428c      	cmp	r4, r1
 80083e4:	684b      	ldr	r3, [r1, #4]
 80083e6:	bf16      	itet	ne
 80083e8:	6063      	strne	r3, [r4, #4]
 80083ea:	6013      	streq	r3, [r2, #0]
 80083ec:	460c      	movne	r4, r1
 80083ee:	e7eb      	b.n	80083c8 <_malloc_r+0x64>
 80083f0:	460c      	mov	r4, r1
 80083f2:	6849      	ldr	r1, [r1, #4]
 80083f4:	e7cc      	b.n	8008390 <_malloc_r+0x2c>
 80083f6:	1cc4      	adds	r4, r0, #3
 80083f8:	f024 0403 	bic.w	r4, r4, #3
 80083fc:	42a0      	cmp	r0, r4
 80083fe:	d005      	beq.n	800840c <_malloc_r+0xa8>
 8008400:	1a21      	subs	r1, r4, r0
 8008402:	4630      	mov	r0, r6
 8008404:	f000 f948 	bl	8008698 <_sbrk_r>
 8008408:	3001      	adds	r0, #1
 800840a:	d0cf      	beq.n	80083ac <_malloc_r+0x48>
 800840c:	6025      	str	r5, [r4, #0]
 800840e:	e7db      	b.n	80083c8 <_malloc_r+0x64>
 8008410:	20000830 	.word	0x20000830
 8008414:	20000834 	.word	0x20000834

08008418 <__sfputc_r>:
 8008418:	6893      	ldr	r3, [r2, #8]
 800841a:	3b01      	subs	r3, #1
 800841c:	2b00      	cmp	r3, #0
 800841e:	b410      	push	{r4}
 8008420:	6093      	str	r3, [r2, #8]
 8008422:	da08      	bge.n	8008436 <__sfputc_r+0x1e>
 8008424:	6994      	ldr	r4, [r2, #24]
 8008426:	42a3      	cmp	r3, r4
 8008428:	db01      	blt.n	800842e <__sfputc_r+0x16>
 800842a:	290a      	cmp	r1, #10
 800842c:	d103      	bne.n	8008436 <__sfputc_r+0x1e>
 800842e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008432:	f7fe bb5d 	b.w	8006af0 <__swbuf_r>
 8008436:	6813      	ldr	r3, [r2, #0]
 8008438:	1c58      	adds	r0, r3, #1
 800843a:	6010      	str	r0, [r2, #0]
 800843c:	7019      	strb	r1, [r3, #0]
 800843e:	4608      	mov	r0, r1
 8008440:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008444:	4770      	bx	lr

08008446 <__sfputs_r>:
 8008446:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008448:	4606      	mov	r6, r0
 800844a:	460f      	mov	r7, r1
 800844c:	4614      	mov	r4, r2
 800844e:	18d5      	adds	r5, r2, r3
 8008450:	42ac      	cmp	r4, r5
 8008452:	d101      	bne.n	8008458 <__sfputs_r+0x12>
 8008454:	2000      	movs	r0, #0
 8008456:	e007      	b.n	8008468 <__sfputs_r+0x22>
 8008458:	463a      	mov	r2, r7
 800845a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800845e:	4630      	mov	r0, r6
 8008460:	f7ff ffda 	bl	8008418 <__sfputc_r>
 8008464:	1c43      	adds	r3, r0, #1
 8008466:	d1f3      	bne.n	8008450 <__sfputs_r+0xa>
 8008468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800846c <_vfiprintf_r>:
 800846c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008470:	460c      	mov	r4, r1
 8008472:	b09d      	sub	sp, #116	; 0x74
 8008474:	4617      	mov	r7, r2
 8008476:	461d      	mov	r5, r3
 8008478:	4606      	mov	r6, r0
 800847a:	b118      	cbz	r0, 8008484 <_vfiprintf_r+0x18>
 800847c:	6983      	ldr	r3, [r0, #24]
 800847e:	b90b      	cbnz	r3, 8008484 <_vfiprintf_r+0x18>
 8008480:	f7ff fb2a 	bl	8007ad8 <__sinit>
 8008484:	4b7c      	ldr	r3, [pc, #496]	; (8008678 <_vfiprintf_r+0x20c>)
 8008486:	429c      	cmp	r4, r3
 8008488:	d158      	bne.n	800853c <_vfiprintf_r+0xd0>
 800848a:	6874      	ldr	r4, [r6, #4]
 800848c:	89a3      	ldrh	r3, [r4, #12]
 800848e:	0718      	lsls	r0, r3, #28
 8008490:	d55e      	bpl.n	8008550 <_vfiprintf_r+0xe4>
 8008492:	6923      	ldr	r3, [r4, #16]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d05b      	beq.n	8008550 <_vfiprintf_r+0xe4>
 8008498:	2300      	movs	r3, #0
 800849a:	9309      	str	r3, [sp, #36]	; 0x24
 800849c:	2320      	movs	r3, #32
 800849e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084a2:	2330      	movs	r3, #48	; 0x30
 80084a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084a8:	9503      	str	r5, [sp, #12]
 80084aa:	f04f 0b01 	mov.w	fp, #1
 80084ae:	46b8      	mov	r8, r7
 80084b0:	4645      	mov	r5, r8
 80084b2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80084b6:	b10b      	cbz	r3, 80084bc <_vfiprintf_r+0x50>
 80084b8:	2b25      	cmp	r3, #37	; 0x25
 80084ba:	d154      	bne.n	8008566 <_vfiprintf_r+0xfa>
 80084bc:	ebb8 0a07 	subs.w	sl, r8, r7
 80084c0:	d00b      	beq.n	80084da <_vfiprintf_r+0x6e>
 80084c2:	4653      	mov	r3, sl
 80084c4:	463a      	mov	r2, r7
 80084c6:	4621      	mov	r1, r4
 80084c8:	4630      	mov	r0, r6
 80084ca:	f7ff ffbc 	bl	8008446 <__sfputs_r>
 80084ce:	3001      	adds	r0, #1
 80084d0:	f000 80c2 	beq.w	8008658 <_vfiprintf_r+0x1ec>
 80084d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084d6:	4453      	add	r3, sl
 80084d8:	9309      	str	r3, [sp, #36]	; 0x24
 80084da:	f898 3000 	ldrb.w	r3, [r8]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	f000 80ba 	beq.w	8008658 <_vfiprintf_r+0x1ec>
 80084e4:	2300      	movs	r3, #0
 80084e6:	f04f 32ff 	mov.w	r2, #4294967295
 80084ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084ee:	9304      	str	r3, [sp, #16]
 80084f0:	9307      	str	r3, [sp, #28]
 80084f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80084f6:	931a      	str	r3, [sp, #104]	; 0x68
 80084f8:	46a8      	mov	r8, r5
 80084fa:	2205      	movs	r2, #5
 80084fc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008500:	485e      	ldr	r0, [pc, #376]	; (800867c <_vfiprintf_r+0x210>)
 8008502:	f7f7 fe6d 	bl	80001e0 <memchr>
 8008506:	9b04      	ldr	r3, [sp, #16]
 8008508:	bb78      	cbnz	r0, 800856a <_vfiprintf_r+0xfe>
 800850a:	06d9      	lsls	r1, r3, #27
 800850c:	bf44      	itt	mi
 800850e:	2220      	movmi	r2, #32
 8008510:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008514:	071a      	lsls	r2, r3, #28
 8008516:	bf44      	itt	mi
 8008518:	222b      	movmi	r2, #43	; 0x2b
 800851a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800851e:	782a      	ldrb	r2, [r5, #0]
 8008520:	2a2a      	cmp	r2, #42	; 0x2a
 8008522:	d02a      	beq.n	800857a <_vfiprintf_r+0x10e>
 8008524:	9a07      	ldr	r2, [sp, #28]
 8008526:	46a8      	mov	r8, r5
 8008528:	2000      	movs	r0, #0
 800852a:	250a      	movs	r5, #10
 800852c:	4641      	mov	r1, r8
 800852e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008532:	3b30      	subs	r3, #48	; 0x30
 8008534:	2b09      	cmp	r3, #9
 8008536:	d969      	bls.n	800860c <_vfiprintf_r+0x1a0>
 8008538:	b360      	cbz	r0, 8008594 <_vfiprintf_r+0x128>
 800853a:	e024      	b.n	8008586 <_vfiprintf_r+0x11a>
 800853c:	4b50      	ldr	r3, [pc, #320]	; (8008680 <_vfiprintf_r+0x214>)
 800853e:	429c      	cmp	r4, r3
 8008540:	d101      	bne.n	8008546 <_vfiprintf_r+0xda>
 8008542:	68b4      	ldr	r4, [r6, #8]
 8008544:	e7a2      	b.n	800848c <_vfiprintf_r+0x20>
 8008546:	4b4f      	ldr	r3, [pc, #316]	; (8008684 <_vfiprintf_r+0x218>)
 8008548:	429c      	cmp	r4, r3
 800854a:	bf08      	it	eq
 800854c:	68f4      	ldreq	r4, [r6, #12]
 800854e:	e79d      	b.n	800848c <_vfiprintf_r+0x20>
 8008550:	4621      	mov	r1, r4
 8008552:	4630      	mov	r0, r6
 8008554:	f7fe fb1e 	bl	8006b94 <__swsetup_r>
 8008558:	2800      	cmp	r0, #0
 800855a:	d09d      	beq.n	8008498 <_vfiprintf_r+0x2c>
 800855c:	f04f 30ff 	mov.w	r0, #4294967295
 8008560:	b01d      	add	sp, #116	; 0x74
 8008562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008566:	46a8      	mov	r8, r5
 8008568:	e7a2      	b.n	80084b0 <_vfiprintf_r+0x44>
 800856a:	4a44      	ldr	r2, [pc, #272]	; (800867c <_vfiprintf_r+0x210>)
 800856c:	1a80      	subs	r0, r0, r2
 800856e:	fa0b f000 	lsl.w	r0, fp, r0
 8008572:	4318      	orrs	r0, r3
 8008574:	9004      	str	r0, [sp, #16]
 8008576:	4645      	mov	r5, r8
 8008578:	e7be      	b.n	80084f8 <_vfiprintf_r+0x8c>
 800857a:	9a03      	ldr	r2, [sp, #12]
 800857c:	1d11      	adds	r1, r2, #4
 800857e:	6812      	ldr	r2, [r2, #0]
 8008580:	9103      	str	r1, [sp, #12]
 8008582:	2a00      	cmp	r2, #0
 8008584:	db01      	blt.n	800858a <_vfiprintf_r+0x11e>
 8008586:	9207      	str	r2, [sp, #28]
 8008588:	e004      	b.n	8008594 <_vfiprintf_r+0x128>
 800858a:	4252      	negs	r2, r2
 800858c:	f043 0302 	orr.w	r3, r3, #2
 8008590:	9207      	str	r2, [sp, #28]
 8008592:	9304      	str	r3, [sp, #16]
 8008594:	f898 3000 	ldrb.w	r3, [r8]
 8008598:	2b2e      	cmp	r3, #46	; 0x2e
 800859a:	d10e      	bne.n	80085ba <_vfiprintf_r+0x14e>
 800859c:	f898 3001 	ldrb.w	r3, [r8, #1]
 80085a0:	2b2a      	cmp	r3, #42	; 0x2a
 80085a2:	d138      	bne.n	8008616 <_vfiprintf_r+0x1aa>
 80085a4:	9b03      	ldr	r3, [sp, #12]
 80085a6:	1d1a      	adds	r2, r3, #4
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	9203      	str	r2, [sp, #12]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	bfb8      	it	lt
 80085b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80085b4:	f108 0802 	add.w	r8, r8, #2
 80085b8:	9305      	str	r3, [sp, #20]
 80085ba:	4d33      	ldr	r5, [pc, #204]	; (8008688 <_vfiprintf_r+0x21c>)
 80085bc:	f898 1000 	ldrb.w	r1, [r8]
 80085c0:	2203      	movs	r2, #3
 80085c2:	4628      	mov	r0, r5
 80085c4:	f7f7 fe0c 	bl	80001e0 <memchr>
 80085c8:	b140      	cbz	r0, 80085dc <_vfiprintf_r+0x170>
 80085ca:	2340      	movs	r3, #64	; 0x40
 80085cc:	1b40      	subs	r0, r0, r5
 80085ce:	fa03 f000 	lsl.w	r0, r3, r0
 80085d2:	9b04      	ldr	r3, [sp, #16]
 80085d4:	4303      	orrs	r3, r0
 80085d6:	f108 0801 	add.w	r8, r8, #1
 80085da:	9304      	str	r3, [sp, #16]
 80085dc:	f898 1000 	ldrb.w	r1, [r8]
 80085e0:	482a      	ldr	r0, [pc, #168]	; (800868c <_vfiprintf_r+0x220>)
 80085e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085e6:	2206      	movs	r2, #6
 80085e8:	f108 0701 	add.w	r7, r8, #1
 80085ec:	f7f7 fdf8 	bl	80001e0 <memchr>
 80085f0:	2800      	cmp	r0, #0
 80085f2:	d037      	beq.n	8008664 <_vfiprintf_r+0x1f8>
 80085f4:	4b26      	ldr	r3, [pc, #152]	; (8008690 <_vfiprintf_r+0x224>)
 80085f6:	bb1b      	cbnz	r3, 8008640 <_vfiprintf_r+0x1d4>
 80085f8:	9b03      	ldr	r3, [sp, #12]
 80085fa:	3307      	adds	r3, #7
 80085fc:	f023 0307 	bic.w	r3, r3, #7
 8008600:	3308      	adds	r3, #8
 8008602:	9303      	str	r3, [sp, #12]
 8008604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008606:	444b      	add	r3, r9
 8008608:	9309      	str	r3, [sp, #36]	; 0x24
 800860a:	e750      	b.n	80084ae <_vfiprintf_r+0x42>
 800860c:	fb05 3202 	mla	r2, r5, r2, r3
 8008610:	2001      	movs	r0, #1
 8008612:	4688      	mov	r8, r1
 8008614:	e78a      	b.n	800852c <_vfiprintf_r+0xc0>
 8008616:	2300      	movs	r3, #0
 8008618:	f108 0801 	add.w	r8, r8, #1
 800861c:	9305      	str	r3, [sp, #20]
 800861e:	4619      	mov	r1, r3
 8008620:	250a      	movs	r5, #10
 8008622:	4640      	mov	r0, r8
 8008624:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008628:	3a30      	subs	r2, #48	; 0x30
 800862a:	2a09      	cmp	r2, #9
 800862c:	d903      	bls.n	8008636 <_vfiprintf_r+0x1ca>
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0c3      	beq.n	80085ba <_vfiprintf_r+0x14e>
 8008632:	9105      	str	r1, [sp, #20]
 8008634:	e7c1      	b.n	80085ba <_vfiprintf_r+0x14e>
 8008636:	fb05 2101 	mla	r1, r5, r1, r2
 800863a:	2301      	movs	r3, #1
 800863c:	4680      	mov	r8, r0
 800863e:	e7f0      	b.n	8008622 <_vfiprintf_r+0x1b6>
 8008640:	ab03      	add	r3, sp, #12
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	4622      	mov	r2, r4
 8008646:	4b13      	ldr	r3, [pc, #76]	; (8008694 <_vfiprintf_r+0x228>)
 8008648:	a904      	add	r1, sp, #16
 800864a:	4630      	mov	r0, r6
 800864c:	f7fd fd5e 	bl	800610c <_printf_float>
 8008650:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008654:	4681      	mov	r9, r0
 8008656:	d1d5      	bne.n	8008604 <_vfiprintf_r+0x198>
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	065b      	lsls	r3, r3, #25
 800865c:	f53f af7e 	bmi.w	800855c <_vfiprintf_r+0xf0>
 8008660:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008662:	e77d      	b.n	8008560 <_vfiprintf_r+0xf4>
 8008664:	ab03      	add	r3, sp, #12
 8008666:	9300      	str	r3, [sp, #0]
 8008668:	4622      	mov	r2, r4
 800866a:	4b0a      	ldr	r3, [pc, #40]	; (8008694 <_vfiprintf_r+0x228>)
 800866c:	a904      	add	r1, sp, #16
 800866e:	4630      	mov	r0, r6
 8008670:	f7fe f802 	bl	8006678 <_printf_i>
 8008674:	e7ec      	b.n	8008650 <_vfiprintf_r+0x1e4>
 8008676:	bf00      	nop
 8008678:	08008918 	.word	0x08008918
 800867c:	08008a54 	.word	0x08008a54
 8008680:	08008938 	.word	0x08008938
 8008684:	080088f8 	.word	0x080088f8
 8008688:	08008a5a 	.word	0x08008a5a
 800868c:	08008a5e 	.word	0x08008a5e
 8008690:	0800610d 	.word	0x0800610d
 8008694:	08008447 	.word	0x08008447

08008698 <_sbrk_r>:
 8008698:	b538      	push	{r3, r4, r5, lr}
 800869a:	4c06      	ldr	r4, [pc, #24]	; (80086b4 <_sbrk_r+0x1c>)
 800869c:	2300      	movs	r3, #0
 800869e:	4605      	mov	r5, r0
 80086a0:	4608      	mov	r0, r1
 80086a2:	6023      	str	r3, [r4, #0]
 80086a4:	f7f9 fdce 	bl	8002244 <_sbrk>
 80086a8:	1c43      	adds	r3, r0, #1
 80086aa:	d102      	bne.n	80086b2 <_sbrk_r+0x1a>
 80086ac:	6823      	ldr	r3, [r4, #0]
 80086ae:	b103      	cbz	r3, 80086b2 <_sbrk_r+0x1a>
 80086b0:	602b      	str	r3, [r5, #0]
 80086b2:	bd38      	pop	{r3, r4, r5, pc}
 80086b4:	200009d4 	.word	0x200009d4

080086b8 <__sread>:
 80086b8:	b510      	push	{r4, lr}
 80086ba:	460c      	mov	r4, r1
 80086bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086c0:	f000 f8a8 	bl	8008814 <_read_r>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	bfab      	itete	ge
 80086c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80086ca:	89a3      	ldrhlt	r3, [r4, #12]
 80086cc:	181b      	addge	r3, r3, r0
 80086ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80086d2:	bfac      	ite	ge
 80086d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80086d6:	81a3      	strhlt	r3, [r4, #12]
 80086d8:	bd10      	pop	{r4, pc}

080086da <__swrite>:
 80086da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086de:	461f      	mov	r7, r3
 80086e0:	898b      	ldrh	r3, [r1, #12]
 80086e2:	05db      	lsls	r3, r3, #23
 80086e4:	4605      	mov	r5, r0
 80086e6:	460c      	mov	r4, r1
 80086e8:	4616      	mov	r6, r2
 80086ea:	d505      	bpl.n	80086f8 <__swrite+0x1e>
 80086ec:	2302      	movs	r3, #2
 80086ee:	2200      	movs	r2, #0
 80086f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086f4:	f000 f868 	bl	80087c8 <_lseek_r>
 80086f8:	89a3      	ldrh	r3, [r4, #12]
 80086fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008702:	81a3      	strh	r3, [r4, #12]
 8008704:	4632      	mov	r2, r6
 8008706:	463b      	mov	r3, r7
 8008708:	4628      	mov	r0, r5
 800870a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800870e:	f000 b817 	b.w	8008740 <_write_r>

08008712 <__sseek>:
 8008712:	b510      	push	{r4, lr}
 8008714:	460c      	mov	r4, r1
 8008716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800871a:	f000 f855 	bl	80087c8 <_lseek_r>
 800871e:	1c43      	adds	r3, r0, #1
 8008720:	89a3      	ldrh	r3, [r4, #12]
 8008722:	bf15      	itete	ne
 8008724:	6560      	strne	r0, [r4, #84]	; 0x54
 8008726:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800872a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800872e:	81a3      	strheq	r3, [r4, #12]
 8008730:	bf18      	it	ne
 8008732:	81a3      	strhne	r3, [r4, #12]
 8008734:	bd10      	pop	{r4, pc}

08008736 <__sclose>:
 8008736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800873a:	f000 b813 	b.w	8008764 <_close_r>
	...

08008740 <_write_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4c07      	ldr	r4, [pc, #28]	; (8008760 <_write_r+0x20>)
 8008744:	4605      	mov	r5, r0
 8008746:	4608      	mov	r0, r1
 8008748:	4611      	mov	r1, r2
 800874a:	2200      	movs	r2, #0
 800874c:	6022      	str	r2, [r4, #0]
 800874e:	461a      	mov	r2, r3
 8008750:	f7f8 fbe6 	bl	8000f20 <_write>
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	d102      	bne.n	800875e <_write_r+0x1e>
 8008758:	6823      	ldr	r3, [r4, #0]
 800875a:	b103      	cbz	r3, 800875e <_write_r+0x1e>
 800875c:	602b      	str	r3, [r5, #0]
 800875e:	bd38      	pop	{r3, r4, r5, pc}
 8008760:	200009d4 	.word	0x200009d4

08008764 <_close_r>:
 8008764:	b538      	push	{r3, r4, r5, lr}
 8008766:	4c06      	ldr	r4, [pc, #24]	; (8008780 <_close_r+0x1c>)
 8008768:	2300      	movs	r3, #0
 800876a:	4605      	mov	r5, r0
 800876c:	4608      	mov	r0, r1
 800876e:	6023      	str	r3, [r4, #0]
 8008770:	f7f8 fc00 	bl	8000f74 <_close>
 8008774:	1c43      	adds	r3, r0, #1
 8008776:	d102      	bne.n	800877e <_close_r+0x1a>
 8008778:	6823      	ldr	r3, [r4, #0]
 800877a:	b103      	cbz	r3, 800877e <_close_r+0x1a>
 800877c:	602b      	str	r3, [r5, #0]
 800877e:	bd38      	pop	{r3, r4, r5, pc}
 8008780:	200009d4 	.word	0x200009d4

08008784 <_fstat_r>:
 8008784:	b538      	push	{r3, r4, r5, lr}
 8008786:	4c07      	ldr	r4, [pc, #28]	; (80087a4 <_fstat_r+0x20>)
 8008788:	2300      	movs	r3, #0
 800878a:	4605      	mov	r5, r0
 800878c:	4608      	mov	r0, r1
 800878e:	4611      	mov	r1, r2
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	f7f8 fc3f 	bl	8001014 <_fstat>
 8008796:	1c43      	adds	r3, r0, #1
 8008798:	d102      	bne.n	80087a0 <_fstat_r+0x1c>
 800879a:	6823      	ldr	r3, [r4, #0]
 800879c:	b103      	cbz	r3, 80087a0 <_fstat_r+0x1c>
 800879e:	602b      	str	r3, [r5, #0]
 80087a0:	bd38      	pop	{r3, r4, r5, pc}
 80087a2:	bf00      	nop
 80087a4:	200009d4 	.word	0x200009d4

080087a8 <_isatty_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	4c06      	ldr	r4, [pc, #24]	; (80087c4 <_isatty_r+0x1c>)
 80087ac:	2300      	movs	r3, #0
 80087ae:	4605      	mov	r5, r0
 80087b0:	4608      	mov	r0, r1
 80087b2:	6023      	str	r3, [r4, #0]
 80087b4:	f7f8 fb9e 	bl	8000ef4 <_isatty>
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	d102      	bne.n	80087c2 <_isatty_r+0x1a>
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	b103      	cbz	r3, 80087c2 <_isatty_r+0x1a>
 80087c0:	602b      	str	r3, [r5, #0]
 80087c2:	bd38      	pop	{r3, r4, r5, pc}
 80087c4:	200009d4 	.word	0x200009d4

080087c8 <_lseek_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	4c07      	ldr	r4, [pc, #28]	; (80087e8 <_lseek_r+0x20>)
 80087cc:	4605      	mov	r5, r0
 80087ce:	4608      	mov	r0, r1
 80087d0:	4611      	mov	r1, r2
 80087d2:	2200      	movs	r2, #0
 80087d4:	6022      	str	r2, [r4, #0]
 80087d6:	461a      	mov	r2, r3
 80087d8:	f7f8 fbe3 	bl	8000fa2 <_lseek>
 80087dc:	1c43      	adds	r3, r0, #1
 80087de:	d102      	bne.n	80087e6 <_lseek_r+0x1e>
 80087e0:	6823      	ldr	r3, [r4, #0]
 80087e2:	b103      	cbz	r3, 80087e6 <_lseek_r+0x1e>
 80087e4:	602b      	str	r3, [r5, #0]
 80087e6:	bd38      	pop	{r3, r4, r5, pc}
 80087e8:	200009d4 	.word	0x200009d4

080087ec <__ascii_mbtowc>:
 80087ec:	b082      	sub	sp, #8
 80087ee:	b901      	cbnz	r1, 80087f2 <__ascii_mbtowc+0x6>
 80087f0:	a901      	add	r1, sp, #4
 80087f2:	b142      	cbz	r2, 8008806 <__ascii_mbtowc+0x1a>
 80087f4:	b14b      	cbz	r3, 800880a <__ascii_mbtowc+0x1e>
 80087f6:	7813      	ldrb	r3, [r2, #0]
 80087f8:	600b      	str	r3, [r1, #0]
 80087fa:	7812      	ldrb	r2, [r2, #0]
 80087fc:	1c10      	adds	r0, r2, #0
 80087fe:	bf18      	it	ne
 8008800:	2001      	movne	r0, #1
 8008802:	b002      	add	sp, #8
 8008804:	4770      	bx	lr
 8008806:	4610      	mov	r0, r2
 8008808:	e7fb      	b.n	8008802 <__ascii_mbtowc+0x16>
 800880a:	f06f 0001 	mvn.w	r0, #1
 800880e:	e7f8      	b.n	8008802 <__ascii_mbtowc+0x16>

08008810 <__malloc_lock>:
 8008810:	4770      	bx	lr

08008812 <__malloc_unlock>:
 8008812:	4770      	bx	lr

08008814 <_read_r>:
 8008814:	b538      	push	{r3, r4, r5, lr}
 8008816:	4c07      	ldr	r4, [pc, #28]	; (8008834 <_read_r+0x20>)
 8008818:	4605      	mov	r5, r0
 800881a:	4608      	mov	r0, r1
 800881c:	4611      	mov	r1, r2
 800881e:	2200      	movs	r2, #0
 8008820:	6022      	str	r2, [r4, #0]
 8008822:	461a      	mov	r2, r3
 8008824:	f7f8 fbce 	bl	8000fc4 <_read>
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	d102      	bne.n	8008832 <_read_r+0x1e>
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	b103      	cbz	r3, 8008832 <_read_r+0x1e>
 8008830:	602b      	str	r3, [r5, #0]
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	200009d4 	.word	0x200009d4

08008838 <__ascii_wctomb>:
 8008838:	b149      	cbz	r1, 800884e <__ascii_wctomb+0x16>
 800883a:	2aff      	cmp	r2, #255	; 0xff
 800883c:	bf85      	ittet	hi
 800883e:	238a      	movhi	r3, #138	; 0x8a
 8008840:	6003      	strhi	r3, [r0, #0]
 8008842:	700a      	strbls	r2, [r1, #0]
 8008844:	f04f 30ff 	movhi.w	r0, #4294967295
 8008848:	bf98      	it	ls
 800884a:	2001      	movls	r0, #1
 800884c:	4770      	bx	lr
 800884e:	4608      	mov	r0, r1
 8008850:	4770      	bx	lr
	...

08008854 <_init>:
 8008854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008856:	bf00      	nop
 8008858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800885a:	bc08      	pop	{r3}
 800885c:	469e      	mov	lr, r3
 800885e:	4770      	bx	lr

08008860 <_fini>:
 8008860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008862:	bf00      	nop
 8008864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008866:	bc08      	pop	{r3}
 8008868:	469e      	mov	lr, r3
 800886a:	4770      	bx	lr
