// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sat May 27 22:57:17 2023
// Host        : DESKTOP-6944MLT running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pmlp_computeS4_1_0_2_sim_netlist.v
// Design      : pmlp_computeS4_1_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new
   (D,
    shiftReg_ce,
    WEA,
    inputBuf_0_V_ce1,
    or_cond_mid2_reg_411,
    start_once_reg_reg_0,
    Q,
    start_once_reg_reg_1,
    \or_cond_mid2_reg_411_reg[0]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    ap_clk,
    DIADI,
    SR,
    ap_rst_n,
    start_for_Conv1DMac_new_U0_full_n,
    Conv1DBuffer_new_U0_ap_start,
    cnv_87_V_V_empty_n,
    cnv_88_V_V_full_n);
  output [7:0]D;
  output shiftReg_ce;
  output [0:0]WEA;
  output inputBuf_0_V_ce1;
  output or_cond_mid2_reg_411;
  output start_once_reg_reg_0;
  output [1:0]Q;
  output start_once_reg_reg_1;
  output \or_cond_mid2_reg_411_reg[0]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [0:0]SR;
  input ap_rst_n;
  input start_for_Conv1DMac_new_U0_full_n;
  input Conv1DBuffer_new_U0_ap_start;
  input cnv_87_V_V_empty_n;
  input cnv_88_V_V_full_n;

  wire Conv1DBuffer_new_U0_ap_start;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_2_n_4 ;
  wire \ap_CS_fsm[3]_i_2_n_4 ;
  wire \ap_CS_fsm[4]_i_3_n_4 ;
  wire \ap_CS_fsm[4]_i_4_n_4 ;
  wire \ap_CS_fsm[4]_i_5_n_4 ;
  wire \ap_CS_fsm[4]_i_6_n_4 ;
  wire \ap_CS_fsm[4]_i_7_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_enable_reg_pp0_iter1_i_2_n_4;
  wire ap_enable_reg_pp0_iter1_i_3_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_4;
  wire ap_enable_reg_pp1_iter1_i_1_n_4;
  wire ap_enable_reg_pp1_iter1_reg_n_4;
  wire ap_rst_n;
  wire cnv_87_V_V_empty_n;
  wire cnv_88_V_V_full_n;
  wire exitcond_flatten4_fu_237_p2;
  wire exitcond_flatten4_reg_397;
  wire \exitcond_flatten4_reg_397[0]_i_1_n_4 ;
  wire indvar_flatten4_reg_1470;
  wire \indvar_flatten4_reg_147[0]_i_2_n_4 ;
  wire [24:0]indvar_flatten4_reg_147_reg;
  wire \indvar_flatten4_reg_147_reg[0]_i_1_n_10 ;
  wire \indvar_flatten4_reg_147_reg[0]_i_1_n_11 ;
  wire \indvar_flatten4_reg_147_reg[0]_i_1_n_4 ;
  wire \indvar_flatten4_reg_147_reg[0]_i_1_n_5 ;
  wire \indvar_flatten4_reg_147_reg[0]_i_1_n_6 ;
  wire \indvar_flatten4_reg_147_reg[0]_i_1_n_7 ;
  wire \indvar_flatten4_reg_147_reg[0]_i_1_n_8 ;
  wire \indvar_flatten4_reg_147_reg[0]_i_1_n_9 ;
  wire \indvar_flatten4_reg_147_reg[12]_i_1_n_10 ;
  wire \indvar_flatten4_reg_147_reg[12]_i_1_n_11 ;
  wire \indvar_flatten4_reg_147_reg[12]_i_1_n_4 ;
  wire \indvar_flatten4_reg_147_reg[12]_i_1_n_5 ;
  wire \indvar_flatten4_reg_147_reg[12]_i_1_n_6 ;
  wire \indvar_flatten4_reg_147_reg[12]_i_1_n_7 ;
  wire \indvar_flatten4_reg_147_reg[12]_i_1_n_8 ;
  wire \indvar_flatten4_reg_147_reg[12]_i_1_n_9 ;
  wire \indvar_flatten4_reg_147_reg[16]_i_1_n_10 ;
  wire \indvar_flatten4_reg_147_reg[16]_i_1_n_11 ;
  wire \indvar_flatten4_reg_147_reg[16]_i_1_n_4 ;
  wire \indvar_flatten4_reg_147_reg[16]_i_1_n_5 ;
  wire \indvar_flatten4_reg_147_reg[16]_i_1_n_6 ;
  wire \indvar_flatten4_reg_147_reg[16]_i_1_n_7 ;
  wire \indvar_flatten4_reg_147_reg[16]_i_1_n_8 ;
  wire \indvar_flatten4_reg_147_reg[16]_i_1_n_9 ;
  wire \indvar_flatten4_reg_147_reg[20]_i_1_n_10 ;
  wire \indvar_flatten4_reg_147_reg[20]_i_1_n_11 ;
  wire \indvar_flatten4_reg_147_reg[20]_i_1_n_4 ;
  wire \indvar_flatten4_reg_147_reg[20]_i_1_n_5 ;
  wire \indvar_flatten4_reg_147_reg[20]_i_1_n_6 ;
  wire \indvar_flatten4_reg_147_reg[20]_i_1_n_7 ;
  wire \indvar_flatten4_reg_147_reg[20]_i_1_n_8 ;
  wire \indvar_flatten4_reg_147_reg[20]_i_1_n_9 ;
  wire \indvar_flatten4_reg_147_reg[24]_i_1_n_11 ;
  wire \indvar_flatten4_reg_147_reg[4]_i_1_n_10 ;
  wire \indvar_flatten4_reg_147_reg[4]_i_1_n_11 ;
  wire \indvar_flatten4_reg_147_reg[4]_i_1_n_4 ;
  wire \indvar_flatten4_reg_147_reg[4]_i_1_n_5 ;
  wire \indvar_flatten4_reg_147_reg[4]_i_1_n_6 ;
  wire \indvar_flatten4_reg_147_reg[4]_i_1_n_7 ;
  wire \indvar_flatten4_reg_147_reg[4]_i_1_n_8 ;
  wire \indvar_flatten4_reg_147_reg[4]_i_1_n_9 ;
  wire \indvar_flatten4_reg_147_reg[8]_i_1_n_10 ;
  wire \indvar_flatten4_reg_147_reg[8]_i_1_n_11 ;
  wire \indvar_flatten4_reg_147_reg[8]_i_1_n_4 ;
  wire \indvar_flatten4_reg_147_reg[8]_i_1_n_5 ;
  wire \indvar_flatten4_reg_147_reg[8]_i_1_n_6 ;
  wire \indvar_flatten4_reg_147_reg[8]_i_1_n_7 ;
  wire \indvar_flatten4_reg_147_reg[8]_i_1_n_8 ;
  wire \indvar_flatten4_reg_147_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_169[0]_i_2_n_4 ;
  wire \indvar_flatten_reg_169[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_169[12]_i_2_n_4 ;
  wire \indvar_flatten_reg_169[12]_i_3_n_4 ;
  wire \indvar_flatten_reg_169[12]_i_4_n_4 ;
  wire [16:0]indvar_flatten_reg_169_reg;
  wire \indvar_flatten_reg_169_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_169_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_169_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_169_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_169_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_169_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_169_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_169_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_169_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_169_reg[12]_i_1_n_11 ;
  wire \indvar_flatten_reg_169_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_169_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_169_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_169_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_169_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_169_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_169_reg[16]_i_1_n_11 ;
  wire \indvar_flatten_reg_169_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_169_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_169_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_169_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_169_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_169_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_169_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_169_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_169_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_169_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_169_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_169_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_169_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_169_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_169_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_169_reg[8]_i_1_n_9 ;
  wire inputBuf_0_V_U_n_13;
  wire inputBuf_0_V_U_n_14;
  wire inputBuf_0_V_U_n_15;
  wire inputBuf_0_V_U_n_16;
  wire inputBuf_0_V_U_n_17;
  wire inputBuf_0_V_U_n_18;
  wire [8:0]inputBuf_0_V_addr_1_reg_420;
  wire inputBuf_0_V_addr_1_reg_4200;
  wire inputBuf_0_V_ce1;
  wire [6:0]nm_mid2_fu_355_p3;
  wire [6:0]nm_reg_180;
  wire \nm_reg_180[3]_i_2_n_4 ;
  wire \nm_reg_180[3]_i_3_n_4 ;
  wire \nm_reg_180[3]_i_4_n_4 ;
  wire \nm_reg_180[6]_i_2_n_4 ;
  wire [9:0]ofm_iter_fu_263_p2;
  wire op1_assign_reg_158;
  wire \op1_assign_reg_158[9]_i_3_n_4 ;
  wire [9:0]op1_assign_reg_158_reg__0;
  wire or_cond_mid2_fu_347_p3;
  wire or_cond_mid2_reg_411;
  wire \or_cond_mid2_reg_411[0]_i_10_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_11_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_12_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_13_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_14_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_3_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_4_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_5_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_6_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_7_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_8_n_4 ;
  wire \or_cond_mid2_reg_411[0]_i_9_n_4 ;
  wire \or_cond_mid2_reg_411_reg[0]_0 ;
  wire [8:0]ptr_simd4_mid2_fu_327_p3;
  wire [9:0]ptr_simd4_reg_191;
  wire \ptr_simd4_reg_191[6]_i_2_n_4 ;
  wire \ptr_simd4_reg_191[8]_i_2_n_4 ;
  wire \ptr_simd4_reg_191[9]_i_3_n_4 ;
  wire [9:0]ptr_simd_1_fu_208_p2;
  wire ptr_simd_1_reg_3920;
  wire \ptr_simd_1_reg_392[4]_i_2_n_4 ;
  wire \ptr_simd_1_reg_392[6]_i_2_n_4 ;
  wire \ptr_simd_1_reg_392[9]_i_3_n_4 ;
  wire \ptr_simd_1_reg_392[9]_i_4_n_4 ;
  wire \ptr_simd_1_reg_392[9]_i_5_n_4 ;
  wire \ptr_simd_1_reg_392[9]_i_6_n_4 ;
  wire [9:0]ptr_simd_1_reg_392_reg__0;
  wire [9:0]ptr_simd_2_fu_368_p2;
  wire \ptr_simd_reg_135_reg_n_4_[0] ;
  wire \ptr_simd_reg_135_reg_n_4_[1] ;
  wire \ptr_simd_reg_135_reg_n_4_[2] ;
  wire \ptr_simd_reg_135_reg_n_4_[3] ;
  wire \ptr_simd_reg_135_reg_n_4_[4] ;
  wire \ptr_simd_reg_135_reg_n_4_[5] ;
  wire \ptr_simd_reg_135_reg_n_4_[6] ;
  wire \ptr_simd_reg_135_reg_n_4_[7] ;
  wire \ptr_simd_reg_135_reg_n_4_[8] ;
  wire \ptr_simd_reg_135_reg_n_4_[9] ;
  wire shiftReg_ce;
  wire start_for_Conv1DMac_new_U0_full_n;
  wire start_once_reg_i_1__2_n_4;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire tmp_fu_202_p2;
  wire \tmp_reg_388[0]_i_1_n_4 ;
  wire \tmp_reg_388[0]_i_3_n_4 ;
  wire \tmp_reg_388[0]_i_4_n_4 ;
  wire \tmp_reg_388[0]_i_5_n_4 ;
  wire \tmp_reg_388[0]_i_6_n_4 ;
  wire \tmp_reg_388[0]_i_7_n_4 ;
  wire \tmp_reg_388[0]_i_8_n_4 ;
  wire \tmp_reg_388_reg_n_4_[0] ;
  wire [3:0]\NLW_indvar_flatten4_reg_147_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten4_reg_147_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_169_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_169_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFF1F00)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DMac_new_U0_full_n),
        .I2(Conv1DBuffer_new_U0_ap_start),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Q[0]),
        .I1(start_once_reg_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(cnv_87_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\tmp_reg_388_reg_n_4_[0] ),
        .I3(tmp_fu_202_p2),
        .O(\ap_CS_fsm[2]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFABA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h404040F0FFFFFFFF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(cnv_87_V_V_empty_n),
        .I1(or_cond_mid2_reg_411),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .I3(cnv_88_V_V_full_n),
        .I4(exitcond_flatten4_reg_397),
        .I5(\or_cond_mid2_reg_411[0]_i_3_n_4 ),
        .O(\ap_CS_fsm[3]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten4_fu_237_p2),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_3_n_4 ),
        .I1(indvar_flatten4_reg_147_reg[2]),
        .I2(indvar_flatten4_reg_147_reg[1]),
        .I3(indvar_flatten4_reg_147_reg[0]),
        .I4(\ap_CS_fsm[4]_i_4_n_4 ),
        .O(exitcond_flatten4_fu_237_p2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\ap_CS_fsm[4]_i_5_n_4 ),
        .I1(indvar_flatten4_reg_147_reg[5]),
        .I2(indvar_flatten4_reg_147_reg[4]),
        .I3(indvar_flatten4_reg_147_reg[9]),
        .I4(indvar_flatten4_reg_147_reg[7]),
        .I5(\ap_CS_fsm[4]_i_6_n_4 ),
        .O(\ap_CS_fsm[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(indvar_flatten4_reg_147_reg[16]),
        .I1(indvar_flatten4_reg_147_reg[18]),
        .I2(indvar_flatten4_reg_147_reg[19]),
        .I3(indvar_flatten4_reg_147_reg[23]),
        .I4(\ap_CS_fsm[4]_i_7_n_4 ),
        .O(\ap_CS_fsm[4]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(indvar_flatten4_reg_147_reg[14]),
        .I1(indvar_flatten4_reg_147_reg[12]),
        .I2(indvar_flatten4_reg_147_reg[11]),
        .I3(indvar_flatten4_reg_147_reg[10]),
        .O(\ap_CS_fsm[4]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(indvar_flatten4_reg_147_reg[15]),
        .I1(indvar_flatten4_reg_147_reg[17]),
        .I2(indvar_flatten4_reg_147_reg[20]),
        .I3(indvar_flatten4_reg_147_reg[21]),
        .I4(indvar_flatten4_reg_147_reg[22]),
        .I5(indvar_flatten4_reg_147_reg[24]),
        .O(\ap_CS_fsm[4]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(indvar_flatten4_reg_147_reg[13]),
        .I1(indvar_flatten4_reg_147_reg[8]),
        .I2(indvar_flatten4_reg_147_reg[6]),
        .I3(indvar_flatten4_reg_147_reg[3]),
        .O(\ap_CS_fsm[4]_i_7_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hA888A8880000A888)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(start_once_reg_reg_1),
        .I3(Q[0]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[2]_i_2_n_4 ),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\ap_CS_fsm[2]_i_2_n_4 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_i_2_n_4),
        .I5(ap_enable_reg_pp0_iter1_i_3_n_4),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\tmp_reg_388_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(cnv_87_V_V_empty_n),
        .O(ap_enable_reg_pp0_iter1_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(Q[0]),
        .I1(Conv1DBuffer_new_U0_ap_start),
        .I2(start_for_Conv1DMac_new_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(ap_enable_reg_pp0_iter1_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten4_fu_237_p2),
        .I4(inputBuf_0_V_U_n_13),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_4),
        .I2(\ap_CS_fsm[3]_i_2_n_4 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(inputBuf_0_V_U_n_13),
        .I5(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter1_reg_n_4),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_flatten4_reg_397[0]_i_1 
       (.I0(exitcond_flatten4_reg_397),
        .I1(inputBuf_0_V_U_n_13),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_flatten4_fu_237_p2),
        .O(\exitcond_flatten4_reg_397[0]_i_1_n_4 ));
  FDRE \exitcond_flatten4_reg_397_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten4_reg_397[0]_i_1_n_4 ),
        .Q(exitcond_flatten4_reg_397),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten4_reg_147[0]_i_2 
       (.I0(indvar_flatten4_reg_147_reg[0]),
        .O(\indvar_flatten4_reg_147[0]_i_2_n_4 ));
  FDRE \indvar_flatten4_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_147_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten4_reg_147_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten4_reg_147_reg[0]_i_1_n_4 ,\indvar_flatten4_reg_147_reg[0]_i_1_n_5 ,\indvar_flatten4_reg_147_reg[0]_i_1_n_6 ,\indvar_flatten4_reg_147_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten4_reg_147_reg[0]_i_1_n_8 ,\indvar_flatten4_reg_147_reg[0]_i_1_n_9 ,\indvar_flatten4_reg_147_reg[0]_i_1_n_10 ,\indvar_flatten4_reg_147_reg[0]_i_1_n_11 }),
        .S({indvar_flatten4_reg_147_reg[3:1],\indvar_flatten4_reg_147[0]_i_2_n_4 }));
  FDRE \indvar_flatten4_reg_147_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten4_reg_147_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten4_reg_147_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_147_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten4_reg_147_reg[12]_i_1 
       (.CI(\indvar_flatten4_reg_147_reg[8]_i_1_n_4 ),
        .CO({\indvar_flatten4_reg_147_reg[12]_i_1_n_4 ,\indvar_flatten4_reg_147_reg[12]_i_1_n_5 ,\indvar_flatten4_reg_147_reg[12]_i_1_n_6 ,\indvar_flatten4_reg_147_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_147_reg[12]_i_1_n_8 ,\indvar_flatten4_reg_147_reg[12]_i_1_n_9 ,\indvar_flatten4_reg_147_reg[12]_i_1_n_10 ,\indvar_flatten4_reg_147_reg[12]_i_1_n_11 }),
        .S(indvar_flatten4_reg_147_reg[15:12]));
  FDRE \indvar_flatten4_reg_147_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten4_reg_147_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten4_reg_147_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten4_reg_147_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_147_reg[16]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten4_reg_147_reg[16]_i_1 
       (.CI(\indvar_flatten4_reg_147_reg[12]_i_1_n_4 ),
        .CO({\indvar_flatten4_reg_147_reg[16]_i_1_n_4 ,\indvar_flatten4_reg_147_reg[16]_i_1_n_5 ,\indvar_flatten4_reg_147_reg[16]_i_1_n_6 ,\indvar_flatten4_reg_147_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_147_reg[16]_i_1_n_8 ,\indvar_flatten4_reg_147_reg[16]_i_1_n_9 ,\indvar_flatten4_reg_147_reg[16]_i_1_n_10 ,\indvar_flatten4_reg_147_reg[16]_i_1_n_11 }),
        .S(indvar_flatten4_reg_147_reg[19:16]));
  FDRE \indvar_flatten4_reg_147_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten4_reg_147_reg[17]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten4_reg_147_reg[18]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten4_reg_147_reg[19]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten4_reg_147_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_147_reg[20]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten4_reg_147_reg[20]_i_1 
       (.CI(\indvar_flatten4_reg_147_reg[16]_i_1_n_4 ),
        .CO({\indvar_flatten4_reg_147_reg[20]_i_1_n_4 ,\indvar_flatten4_reg_147_reg[20]_i_1_n_5 ,\indvar_flatten4_reg_147_reg[20]_i_1_n_6 ,\indvar_flatten4_reg_147_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_147_reg[20]_i_1_n_8 ,\indvar_flatten4_reg_147_reg[20]_i_1_n_9 ,\indvar_flatten4_reg_147_reg[20]_i_1_n_10 ,\indvar_flatten4_reg_147_reg[20]_i_1_n_11 }),
        .S(indvar_flatten4_reg_147_reg[23:20]));
  FDRE \indvar_flatten4_reg_147_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten4_reg_147_reg[21]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten4_reg_147_reg[22]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten4_reg_147_reg[23]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[24]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_147_reg[24]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten4_reg_147_reg[24]_i_1 
       (.CI(\indvar_flatten4_reg_147_reg[20]_i_1_n_4 ),
        .CO(\NLW_indvar_flatten4_reg_147_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten4_reg_147_reg[24]_i_1_O_UNCONNECTED [3:1],\indvar_flatten4_reg_147_reg[24]_i_1_n_11 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten4_reg_147_reg[24]}));
  FDRE \indvar_flatten4_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten4_reg_147_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten4_reg_147_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_147_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten4_reg_147_reg[4]_i_1 
       (.CI(\indvar_flatten4_reg_147_reg[0]_i_1_n_4 ),
        .CO({\indvar_flatten4_reg_147_reg[4]_i_1_n_4 ,\indvar_flatten4_reg_147_reg[4]_i_1_n_5 ,\indvar_flatten4_reg_147_reg[4]_i_1_n_6 ,\indvar_flatten4_reg_147_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_147_reg[4]_i_1_n_8 ,\indvar_flatten4_reg_147_reg[4]_i_1_n_9 ,\indvar_flatten4_reg_147_reg[4]_i_1_n_10 ,\indvar_flatten4_reg_147_reg[4]_i_1_n_11 }),
        .S(indvar_flatten4_reg_147_reg[7:4]));
  FDRE \indvar_flatten4_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten4_reg_147_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten4_reg_147_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten4_reg_147_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten4_reg_147_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_147_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten4_reg_147_reg[8]_i_1 
       (.CI(\indvar_flatten4_reg_147_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten4_reg_147_reg[8]_i_1_n_4 ,\indvar_flatten4_reg_147_reg[8]_i_1_n_5 ,\indvar_flatten4_reg_147_reg[8]_i_1_n_6 ,\indvar_flatten4_reg_147_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_147_reg[8]_i_1_n_8 ,\indvar_flatten4_reg_147_reg[8]_i_1_n_9 ,\indvar_flatten4_reg_147_reg[8]_i_1_n_10 ,\indvar_flatten4_reg_147_reg[8]_i_1_n_11 }),
        .S(indvar_flatten4_reg_147_reg[11:8]));
  FDRE \indvar_flatten4_reg_147_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten4_reg_147_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten4_reg_147_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_169[0]_i_2 
       (.I0(indvar_flatten_reg_169_reg[0]),
        .I1(inputBuf_0_V_U_n_15),
        .O(\indvar_flatten_reg_169[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_169[0]_i_3 
       (.I0(indvar_flatten_reg_169_reg[0]),
        .I1(inputBuf_0_V_U_n_15),
        .O(\indvar_flatten_reg_169[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_reg_169[12]_i_2 
       (.I0(\indvar_flatten_reg_169[12]_i_3_n_4 ),
        .I1(indvar_flatten_reg_169_reg[15]),
        .O(\indvar_flatten_reg_169[12]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indvar_flatten_reg_169[12]_i_3 
       (.I0(inputBuf_0_V_U_n_18),
        .I1(indvar_flatten_reg_169_reg[7]),
        .I2(indvar_flatten_reg_169_reg[4]),
        .I3(indvar_flatten_reg_169_reg[6]),
        .I4(indvar_flatten_reg_169_reg[3]),
        .I5(\indvar_flatten_reg_169[12]_i_4_n_4 ),
        .O(\indvar_flatten_reg_169[12]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \indvar_flatten_reg_169[12]_i_4 
       (.I0(indvar_flatten_reg_169_reg[14]),
        .I1(indvar_flatten_reg_169_reg[5]),
        .I2(indvar_flatten_reg_169_reg[10]),
        .I3(indvar_flatten_reg_169_reg[2]),
        .I4(inputBuf_0_V_U_n_17),
        .O(\indvar_flatten_reg_169[12]_i_4_n_4 ));
  FDRE \indvar_flatten_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_169_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_169_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_169_reg[0]_i_1_n_4 ,\indvar_flatten_reg_169_reg[0]_i_1_n_5 ,\indvar_flatten_reg_169_reg[0]_i_1_n_6 ,\indvar_flatten_reg_169_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_169[0]_i_2_n_4 }),
        .O({\indvar_flatten_reg_169_reg[0]_i_1_n_8 ,\indvar_flatten_reg_169_reg[0]_i_1_n_9 ,\indvar_flatten_reg_169_reg[0]_i_1_n_10 ,\indvar_flatten_reg_169_reg[0]_i_1_n_11 }),
        .S({indvar_flatten_reg_169_reg[3:1],\indvar_flatten_reg_169[0]_i_3_n_4 }));
  FDRE \indvar_flatten_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_169_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_169_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten_reg_169_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_169_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_169_reg[8]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_169_reg[12]_i_1_n_4 ,\indvar_flatten_reg_169_reg[12]_i_1_n_5 ,\indvar_flatten_reg_169_reg[12]_i_1_n_6 ,\indvar_flatten_reg_169_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_169_reg[12]_i_1_n_8 ,\indvar_flatten_reg_169_reg[12]_i_1_n_9 ,\indvar_flatten_reg_169_reg[12]_i_1_n_10 ,\indvar_flatten_reg_169_reg[12]_i_1_n_11 }),
        .S({\indvar_flatten_reg_169[12]_i_2_n_4 ,indvar_flatten_reg_169_reg[14:12]}));
  FDRE \indvar_flatten_reg_169_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_169_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_169_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_169_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten_reg_169_reg[16]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_169_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_169_reg[12]_i_1_n_4 ),
        .CO(\NLW_indvar_flatten_reg_169_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_169_reg[16]_i_1_O_UNCONNECTED [3:1],\indvar_flatten_reg_169_reg[16]_i_1_n_11 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_169_reg[16]}));
  FDRE \indvar_flatten_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_169_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_169_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_169_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_169_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_169_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_169_reg[0]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_169_reg[4]_i_1_n_4 ,\indvar_flatten_reg_169_reg[4]_i_1_n_5 ,\indvar_flatten_reg_169_reg[4]_i_1_n_6 ,\indvar_flatten_reg_169_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_169_reg[4]_i_1_n_8 ,\indvar_flatten_reg_169_reg[4]_i_1_n_9 ,\indvar_flatten_reg_169_reg[4]_i_1_n_10 ,\indvar_flatten_reg_169_reg[4]_i_1_n_11 }),
        .S(indvar_flatten_reg_169_reg[7:4]));
  FDRE \indvar_flatten_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_169_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_169_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_169_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_169_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_169_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_169_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_169_reg[8]_i_1_n_4 ,\indvar_flatten_reg_169_reg[8]_i_1_n_5 ,\indvar_flatten_reg_169_reg[8]_i_1_n_6 ,\indvar_flatten_reg_169_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_169_reg[8]_i_1_n_8 ,\indvar_flatten_reg_169_reg[8]_i_1_n_9 ,\indvar_flatten_reg_169_reg[8]_i_1_n_10 ,\indvar_flatten_reg_169_reg[8]_i_1_n_11 }),
        .S(indvar_flatten_reg_169_reg[11:8]));
  FDRE \indvar_flatten_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(\indvar_flatten_reg_169_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_169_reg[9]),
        .R(ap_CS_fsm_state4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_bkb inputBuf_0_V_U
       (.D(D),
        .DIADI(DIADI),
        .E(WEA),
        .Q(inputBuf_0_V_addr_1_reg_420),
        .WEBWE(inputBuf_0_V_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_87_V_V_empty_n(cnv_87_V_V_empty_n),
        .cnv_88_V_V_full_n(cnv_88_V_V_full_n),
        .exitcond_flatten4_reg_397(exitcond_flatten4_reg_397),
        .\exitcond_flatten4_reg_397_reg[0] (inputBuf_0_V_U_n_13),
        .indvar_flatten_reg_169_reg(indvar_flatten_reg_169_reg),
        .\indvar_flatten_reg_169_reg[15]_0 (inputBuf_0_V_U_n_15),
        .indvar_flatten_reg_169_reg_11_sp_1(inputBuf_0_V_U_n_17),
        .indvar_flatten_reg_169_reg_12_sp_1(inputBuf_0_V_U_n_18),
        .indvar_flatten_reg_169_reg_15_sp_1(inputBuf_0_V_U_n_14),
        .\nm_reg_180[2]_i_2 (ptr_simd4_reg_191),
        .\ptr_simd4_reg_191_reg[2] (inputBuf_0_V_U_n_16),
        .ram_reg(\tmp_reg_388_reg_n_4_[0] ),
        .ram_reg_0(ap_enable_reg_pp0_iter1_reg_n_4),
        .ram_reg_1({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ram_reg_2({\ptr_simd_reg_135_reg_n_4_[8] ,\ptr_simd_reg_135_reg_n_4_[7] ,\ptr_simd_reg_135_reg_n_4_[6] ,\ptr_simd_reg_135_reg_n_4_[5] ,\ptr_simd_reg_135_reg_n_4_[4] ,\ptr_simd_reg_135_reg_n_4_[3] ,\ptr_simd_reg_135_reg_n_4_[2] ,\ptr_simd_reg_135_reg_n_4_[1] ,\ptr_simd_reg_135_reg_n_4_[0] }),
        .ram_reg_3(ap_enable_reg_pp1_iter1_reg_n_4),
        .ram_reg_4(or_cond_mid2_reg_411),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[0]_i_1 
       (.I0(ptr_simd4_reg_191[0]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[1]_i_1 
       (.I0(ptr_simd4_reg_191[1]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[2]_i_1 
       (.I0(ptr_simd4_reg_191[2]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[3]_i_1 
       (.I0(ptr_simd4_reg_191[3]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[4]_i_1 
       (.I0(ptr_simd4_reg_191[4]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[5]_i_1 
       (.I0(ptr_simd4_reg_191[5]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[6]_i_1 
       (.I0(ptr_simd4_reg_191[6]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[7]_i_1 
       (.I0(ptr_simd4_reg_191[7]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_420[8]_i_1 
       (.I0(ptr_simd4_reg_191[8]),
        .I1(inputBuf_0_V_U_n_14),
        .O(ptr_simd4_mid2_fu_327_p3[8]));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[0]),
        .Q(inputBuf_0_V_addr_1_reg_420[0]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[1]),
        .Q(inputBuf_0_V_addr_1_reg_420[1]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[2]),
        .Q(inputBuf_0_V_addr_1_reg_420[2]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[3]),
        .Q(inputBuf_0_V_addr_1_reg_420[3]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[4]),
        .Q(inputBuf_0_V_addr_1_reg_420[4]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[5]),
        .Q(inputBuf_0_V_addr_1_reg_420[5]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[6]),
        .Q(inputBuf_0_V_addr_1_reg_420[6]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[7]),
        .Q(inputBuf_0_V_addr_1_reg_420[7]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_420_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(ptr_simd4_mid2_fu_327_p3[8]),
        .Q(inputBuf_0_V_addr_1_reg_420[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_4
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DMac_new_U0_full_n),
        .I2(Conv1DBuffer_new_U0_ap_start),
        .O(start_once_reg_reg_1));
  LUT6 #(
    .INIT(64'h8888F88888888888)) 
    internal_full_n_i_2__1
       (.I0(or_cond_mid2_reg_411),
        .I1(inputBuf_0_V_ce1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\tmp_reg_388_reg_n_4_[0] ),
        .I5(cnv_87_V_V_empty_n),
        .O(\or_cond_mid2_reg_411_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_3
       (.I0(Q[1]),
        .I1(Conv1DBuffer_new_U0_ap_start),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \nm_reg_180[0]_i_1 
       (.I0(nm_reg_180[0]),
        .I1(inputBuf_0_V_U_n_15),
        .I2(\nm_reg_180[3]_i_2_n_4 ),
        .O(nm_mid2_fu_355_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h1320)) 
    \nm_reg_180[1]_i_1 
       (.I0(nm_reg_180[0]),
        .I1(inputBuf_0_V_U_n_15),
        .I2(inputBuf_0_V_U_n_16),
        .I3(nm_reg_180[1]),
        .O(nm_mid2_fu_355_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h070F0800)) 
    \nm_reg_180[2]_i_1 
       (.I0(nm_reg_180[1]),
        .I1(nm_reg_180[0]),
        .I2(inputBuf_0_V_U_n_15),
        .I3(inputBuf_0_V_U_n_16),
        .I4(nm_reg_180[2]),
        .O(nm_mid2_fu_355_p3[2]));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    \nm_reg_180[3]_i_1 
       (.I0(\nm_reg_180[3]_i_2_n_4 ),
        .I1(nm_reg_180[1]),
        .I2(nm_reg_180[0]),
        .I3(nm_reg_180[2]),
        .I4(nm_reg_180[3]),
        .I5(inputBuf_0_V_U_n_15),
        .O(nm_mid2_fu_355_p3[3]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \nm_reg_180[3]_i_2 
       (.I0(ptr_simd4_reg_191[0]),
        .I1(ptr_simd4_reg_191[8]),
        .I2(inputBuf_0_V_U_n_15),
        .I3(\nm_reg_180[3]_i_3_n_4 ),
        .I4(\nm_reg_180[3]_i_4_n_4 ),
        .O(\nm_reg_180[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \nm_reg_180[3]_i_3 
       (.I0(ptr_simd4_reg_191[1]),
        .I1(ptr_simd4_reg_191[2]),
        .I2(ptr_simd4_reg_191[9]),
        .I3(ptr_simd4_reg_191[3]),
        .O(\nm_reg_180[3]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_180[3]_i_4 
       (.I0(ptr_simd4_reg_191[6]),
        .I1(ptr_simd4_reg_191[7]),
        .I2(ptr_simd4_reg_191[4]),
        .I3(ptr_simd4_reg_191[5]),
        .O(\nm_reg_180[3]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \nm_reg_180[4]_i_1 
       (.I0(\nm_reg_180[6]_i_2_n_4 ),
        .I1(nm_reg_180[4]),
        .I2(inputBuf_0_V_U_n_15),
        .O(nm_mid2_fu_355_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \nm_reg_180[5]_i_1 
       (.I0(nm_reg_180[5]),
        .I1(inputBuf_0_V_U_n_15),
        .I2(nm_reg_180[4]),
        .I3(\nm_reg_180[6]_i_2_n_4 ),
        .O(nm_mid2_fu_355_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00009CCC)) 
    \nm_reg_180[6]_i_1 
       (.I0(\nm_reg_180[6]_i_2_n_4 ),
        .I1(nm_reg_180[6]),
        .I2(nm_reg_180[5]),
        .I3(nm_reg_180[4]),
        .I4(inputBuf_0_V_U_n_15),
        .O(nm_mid2_fu_355_p3[6]));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \nm_reg_180[6]_i_2 
       (.I0(\nm_reg_180[3]_i_2_n_4 ),
        .I1(nm_reg_180[1]),
        .I2(inputBuf_0_V_U_n_15),
        .I3(nm_reg_180[0]),
        .I4(nm_reg_180[2]),
        .I5(nm_reg_180[3]),
        .O(\nm_reg_180[6]_i_2_n_4 ));
  FDRE \nm_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(nm_mid2_fu_355_p3[0]),
        .Q(nm_reg_180[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(nm_mid2_fu_355_p3[1]),
        .Q(nm_reg_180[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(nm_mid2_fu_355_p3[2]),
        .Q(nm_reg_180[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(nm_mid2_fu_355_p3[3]),
        .Q(nm_reg_180[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(nm_mid2_fu_355_p3[4]),
        .Q(nm_reg_180[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(nm_mid2_fu_355_p3[5]),
        .Q(nm_reg_180[5]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(nm_mid2_fu_355_p3[6]),
        .Q(nm_reg_180[6]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \op1_assign_reg_158[0]_i_1 
       (.I0(op1_assign_reg_158_reg__0[0]),
        .O(ofm_iter_fu_263_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op1_assign_reg_158[1]_i_1 
       (.I0(op1_assign_reg_158_reg__0[0]),
        .I1(op1_assign_reg_158_reg__0[1]),
        .O(ofm_iter_fu_263_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \op1_assign_reg_158[2]_i_1 
       (.I0(op1_assign_reg_158_reg__0[1]),
        .I1(op1_assign_reg_158_reg__0[0]),
        .I2(op1_assign_reg_158_reg__0[2]),
        .O(ofm_iter_fu_263_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \op1_assign_reg_158[3]_i_1 
       (.I0(op1_assign_reg_158_reg__0[2]),
        .I1(op1_assign_reg_158_reg__0[0]),
        .I2(op1_assign_reg_158_reg__0[1]),
        .I3(op1_assign_reg_158_reg__0[3]),
        .O(ofm_iter_fu_263_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \op1_assign_reg_158[4]_i_1 
       (.I0(op1_assign_reg_158_reg__0[3]),
        .I1(op1_assign_reg_158_reg__0[1]),
        .I2(op1_assign_reg_158_reg__0[0]),
        .I3(op1_assign_reg_158_reg__0[2]),
        .I4(op1_assign_reg_158_reg__0[4]),
        .O(ofm_iter_fu_263_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \op1_assign_reg_158[5]_i_1 
       (.I0(op1_assign_reg_158_reg__0[5]),
        .I1(op1_assign_reg_158_reg__0[2]),
        .I2(op1_assign_reg_158_reg__0[0]),
        .I3(op1_assign_reg_158_reg__0[1]),
        .I4(op1_assign_reg_158_reg__0[3]),
        .I5(op1_assign_reg_158_reg__0[4]),
        .O(ofm_iter_fu_263_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \op1_assign_reg_158[6]_i_1 
       (.I0(\op1_assign_reg_158[9]_i_3_n_4 ),
        .I1(op1_assign_reg_158_reg__0[6]),
        .O(ofm_iter_fu_263_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \op1_assign_reg_158[7]_i_1 
       (.I0(op1_assign_reg_158_reg__0[6]),
        .I1(\op1_assign_reg_158[9]_i_3_n_4 ),
        .I2(op1_assign_reg_158_reg__0[7]),
        .O(ofm_iter_fu_263_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \op1_assign_reg_158[8]_i_1 
       (.I0(op1_assign_reg_158_reg__0[7]),
        .I1(\op1_assign_reg_158[9]_i_3_n_4 ),
        .I2(op1_assign_reg_158_reg__0[6]),
        .I3(op1_assign_reg_158_reg__0[8]),
        .O(ofm_iter_fu_263_p2[8]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \op1_assign_reg_158[9]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten4_fu_237_p2),
        .I4(inputBuf_0_V_U_n_15),
        .O(op1_assign_reg_158));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \op1_assign_reg_158[9]_i_2 
       (.I0(op1_assign_reg_158_reg__0[9]),
        .I1(op1_assign_reg_158_reg__0[6]),
        .I2(\op1_assign_reg_158[9]_i_3_n_4 ),
        .I3(op1_assign_reg_158_reg__0[7]),
        .I4(op1_assign_reg_158_reg__0[8]),
        .O(ofm_iter_fu_263_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \op1_assign_reg_158[9]_i_3 
       (.I0(op1_assign_reg_158_reg__0[5]),
        .I1(op1_assign_reg_158_reg__0[2]),
        .I2(op1_assign_reg_158_reg__0[0]),
        .I3(op1_assign_reg_158_reg__0[1]),
        .I4(op1_assign_reg_158_reg__0[3]),
        .I5(op1_assign_reg_158_reg__0[4]),
        .O(\op1_assign_reg_158[9]_i_3_n_4 ));
  FDRE \op1_assign_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[0]),
        .Q(op1_assign_reg_158_reg__0[0]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[1]),
        .Q(op1_assign_reg_158_reg__0[1]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[2]),
        .Q(op1_assign_reg_158_reg__0[2]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[3]),
        .Q(op1_assign_reg_158_reg__0[3]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[4]),
        .Q(op1_assign_reg_158_reg__0[4]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[5]),
        .Q(op1_assign_reg_158_reg__0[5]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[6]),
        .Q(op1_assign_reg_158_reg__0[6]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[7]),
        .Q(op1_assign_reg_158_reg__0[7]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[8]),
        .Q(op1_assign_reg_158_reg__0[8]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(op1_assign_reg_158),
        .D(ofm_iter_fu_263_p2[9]),
        .Q(op1_assign_reg_158_reg__0[9]),
        .R(ap_CS_fsm_state4));
  LUT3 #(
    .INIT(8'h02)) 
    \or_cond_mid2_reg_411[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(inputBuf_0_V_U_n_13),
        .I2(\or_cond_mid2_reg_411[0]_i_3_n_4 ),
        .O(inputBuf_0_V_addr_1_reg_4200));
  LUT5 #(
    .INIT(32'h00010000)) 
    \or_cond_mid2_reg_411[0]_i_10 
       (.I0(indvar_flatten4_reg_147_reg[13]),
        .I1(indvar_flatten4_reg_147_reg[14]),
        .I2(indvar_flatten4_reg_147_reg[15]),
        .I3(indvar_flatten4_reg_147_reg[16]),
        .I4(\or_cond_mid2_reg_411[0]_i_13_n_4 ),
        .O(\or_cond_mid2_reg_411[0]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \or_cond_mid2_reg_411[0]_i_11 
       (.I0(indvar_flatten4_reg_147_reg[3]),
        .I1(indvar_flatten4_reg_147_reg[4]),
        .I2(indvar_flatten4_reg_147_reg[1]),
        .I3(indvar_flatten4_reg_147_reg[2]),
        .I4(\or_cond_mid2_reg_411[0]_i_14_n_4 ),
        .O(\or_cond_mid2_reg_411[0]_i_11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \or_cond_mid2_reg_411[0]_i_12 
       (.I0(op1_assign_reg_158_reg__0[8]),
        .I1(op1_assign_reg_158_reg__0[7]),
        .I2(\op1_assign_reg_158[9]_i_3_n_4 ),
        .I3(op1_assign_reg_158_reg__0[6]),
        .O(\or_cond_mid2_reg_411[0]_i_12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \or_cond_mid2_reg_411[0]_i_13 
       (.I0(indvar_flatten4_reg_147_reg[12]),
        .I1(indvar_flatten4_reg_147_reg[11]),
        .I2(indvar_flatten4_reg_147_reg[10]),
        .I3(indvar_flatten4_reg_147_reg[9]),
        .O(\or_cond_mid2_reg_411[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \or_cond_mid2_reg_411[0]_i_14 
       (.I0(indvar_flatten4_reg_147_reg[8]),
        .I1(indvar_flatten4_reg_147_reg[7]),
        .I2(indvar_flatten4_reg_147_reg[6]),
        .I3(indvar_flatten4_reg_147_reg[5]),
        .O(\or_cond_mid2_reg_411[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'hA888200022222000)) 
    \or_cond_mid2_reg_411[0]_i_2 
       (.I0(\or_cond_mid2_reg_411[0]_i_4_n_4 ),
        .I1(\or_cond_mid2_reg_411[0]_i_5_n_4 ),
        .I2(\or_cond_mid2_reg_411[0]_i_6_n_4 ),
        .I3(\nm_reg_180[3]_i_2_n_4 ),
        .I4(\or_cond_mid2_reg_411[0]_i_7_n_4 ),
        .I5(\or_cond_mid2_reg_411[0]_i_8_n_4 ),
        .O(or_cond_mid2_fu_347_p3));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \or_cond_mid2_reg_411[0]_i_3 
       (.I0(indvar_flatten4_reg_147_reg[18]),
        .I1(indvar_flatten4_reg_147_reg[17]),
        .I2(indvar_flatten4_reg_147_reg[0]),
        .I3(\or_cond_mid2_reg_411[0]_i_9_n_4 ),
        .I4(\or_cond_mid2_reg_411[0]_i_10_n_4 ),
        .I5(\or_cond_mid2_reg_411[0]_i_11_n_4 ),
        .O(\or_cond_mid2_reg_411[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \or_cond_mid2_reg_411[0]_i_4 
       (.I0(nm_reg_180[5]),
        .I1(nm_reg_180[6]),
        .I2(nm_reg_180[3]),
        .I3(op1_assign_reg_158_reg__0[9]),
        .I4(\or_cond_mid2_reg_411[0]_i_12_n_4 ),
        .O(\or_cond_mid2_reg_411[0]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \or_cond_mid2_reg_411[0]_i_5 
       (.I0(inputBuf_0_V_U_n_15),
        .I1(nm_reg_180[4]),
        .O(\or_cond_mid2_reg_411[0]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \or_cond_mid2_reg_411[0]_i_6 
       (.I0(nm_reg_180[2]),
        .I1(nm_reg_180[1]),
        .I2(nm_reg_180[0]),
        .O(\or_cond_mid2_reg_411[0]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \or_cond_mid2_reg_411[0]_i_7 
       (.I0(inputBuf_0_V_U_n_16),
        .I1(nm_reg_180[2]),
        .I2(nm_reg_180[0]),
        .I3(nm_reg_180[1]),
        .I4(inputBuf_0_V_U_n_15),
        .O(\or_cond_mid2_reg_411[0]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \or_cond_mid2_reg_411[0]_i_8 
       (.I0(nm_reg_180[3]),
        .I1(nm_reg_180[2]),
        .I2(nm_reg_180[0]),
        .I3(inputBuf_0_V_U_n_15),
        .I4(nm_reg_180[1]),
        .O(\or_cond_mid2_reg_411[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \or_cond_mid2_reg_411[0]_i_9 
       (.I0(indvar_flatten4_reg_147_reg[19]),
        .I1(indvar_flatten4_reg_147_reg[20]),
        .I2(indvar_flatten4_reg_147_reg[21]),
        .I3(indvar_flatten4_reg_147_reg[22]),
        .I4(indvar_flatten4_reg_147_reg[23]),
        .I5(indvar_flatten4_reg_147_reg[24]),
        .O(\or_cond_mid2_reg_411[0]_i_9_n_4 ));
  FDRE \or_cond_mid2_reg_411_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4200),
        .D(or_cond_mid2_fu_347_p3),
        .Q(or_cond_mid2_reg_411),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptr_simd4_reg_191[0]_i_1 
       (.I0(inputBuf_0_V_U_n_14),
        .I1(ptr_simd4_reg_191[0]),
        .O(ptr_simd_2_fu_368_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \ptr_simd4_reg_191[1]_i_1 
       (.I0(inputBuf_0_V_U_n_14),
        .I1(ptr_simd4_reg_191[1]),
        .I2(ptr_simd4_reg_191[0]),
        .O(ptr_simd_2_fu_368_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \ptr_simd4_reg_191[2]_i_1 
       (.I0(inputBuf_0_V_U_n_14),
        .I1(ptr_simd4_reg_191[1]),
        .I2(ptr_simd4_reg_191[0]),
        .I3(ptr_simd4_reg_191[2]),
        .O(ptr_simd_2_fu_368_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \ptr_simd4_reg_191[3]_i_1 
       (.I0(inputBuf_0_V_U_n_14),
        .I1(ptr_simd4_reg_191[2]),
        .I2(ptr_simd4_reg_191[0]),
        .I3(ptr_simd4_reg_191[1]),
        .I4(ptr_simd4_reg_191[3]),
        .O(ptr_simd_2_fu_368_p2[3]));
  LUT6 #(
    .INIT(64'h00006AAA0000AAAA)) 
    \ptr_simd4_reg_191[4]_i_1 
       (.I0(ptr_simd4_reg_191[4]),
        .I1(ptr_simd4_reg_191[1]),
        .I2(ptr_simd4_reg_191[0]),
        .I3(ptr_simd4_reg_191[2]),
        .I4(inputBuf_0_V_U_n_14),
        .I5(ptr_simd4_reg_191[3]),
        .O(ptr_simd_2_fu_368_p2[4]));
  LUT5 #(
    .INIT(32'h0000F708)) 
    \ptr_simd4_reg_191[5]_i_1 
       (.I0(ptr_simd4_reg_191[4]),
        .I1(ptr_simd4_reg_191[3]),
        .I2(\ptr_simd4_reg_191[6]_i_2_n_4 ),
        .I3(ptr_simd4_reg_191[5]),
        .I4(inputBuf_0_V_U_n_14),
        .O(ptr_simd_2_fu_368_p2[5]));
  LUT6 #(
    .INIT(64'h2212222222222222)) 
    \ptr_simd4_reg_191[6]_i_1 
       (.I0(ptr_simd4_reg_191[6]),
        .I1(inputBuf_0_V_U_n_14),
        .I2(ptr_simd4_reg_191[5]),
        .I3(\ptr_simd4_reg_191[6]_i_2_n_4 ),
        .I4(ptr_simd4_reg_191[3]),
        .I5(ptr_simd4_reg_191[4]),
        .O(ptr_simd_2_fu_368_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ptr_simd4_reg_191[6]_i_2 
       (.I0(ptr_simd4_reg_191[1]),
        .I1(ptr_simd4_reg_191[0]),
        .I2(ptr_simd4_reg_191[2]),
        .O(\ptr_simd4_reg_191[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000A6AA)) 
    \ptr_simd4_reg_191[7]_i_1 
       (.I0(ptr_simd4_reg_191[7]),
        .I1(ptr_simd4_reg_191[6]),
        .I2(\ptr_simd4_reg_191[8]_i_2_n_4 ),
        .I3(ptr_simd4_reg_191[5]),
        .I4(inputBuf_0_V_U_n_14),
        .O(ptr_simd_2_fu_368_p2[7]));
  LUT6 #(
    .INIT(64'h00DF00FF00200000)) 
    \ptr_simd4_reg_191[8]_i_1 
       (.I0(ptr_simd4_reg_191[6]),
        .I1(\ptr_simd4_reg_191[8]_i_2_n_4 ),
        .I2(ptr_simd4_reg_191[5]),
        .I3(inputBuf_0_V_U_n_14),
        .I4(ptr_simd4_reg_191[7]),
        .I5(ptr_simd4_reg_191[8]),
        .O(ptr_simd_2_fu_368_p2[8]));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \ptr_simd4_reg_191[8]_i_2 
       (.I0(ptr_simd4_reg_191[1]),
        .I1(ptr_simd4_reg_191[0]),
        .I2(ptr_simd4_reg_191[2]),
        .I3(inputBuf_0_V_U_n_14),
        .I4(ptr_simd4_reg_191[3]),
        .I5(ptr_simd4_reg_191[4]),
        .O(\ptr_simd4_reg_191[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \ptr_simd4_reg_191[9]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten4_fu_237_p2),
        .O(indvar_flatten4_reg_1470));
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \ptr_simd4_reg_191[9]_i_2 
       (.I0(ptr_simd4_reg_191[7]),
        .I1(\ptr_simd4_reg_191[9]_i_3_n_4 ),
        .I2(ptr_simd4_reg_191[8]),
        .I3(inputBuf_0_V_U_n_14),
        .I4(ptr_simd4_reg_191[9]),
        .O(ptr_simd_2_fu_368_p2[9]));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \ptr_simd4_reg_191[9]_i_3 
       (.I0(inputBuf_0_V_U_n_14),
        .I1(ptr_simd4_reg_191[5]),
        .I2(\ptr_simd4_reg_191[6]_i_2_n_4 ),
        .I3(ptr_simd4_reg_191[3]),
        .I4(ptr_simd4_reg_191[4]),
        .I5(ptr_simd4_reg_191[6]),
        .O(\ptr_simd4_reg_191[9]_i_3_n_4 ));
  FDRE \ptr_simd4_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[0]),
        .Q(ptr_simd4_reg_191[0]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[1]),
        .Q(ptr_simd4_reg_191[1]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[2]),
        .Q(ptr_simd4_reg_191[2]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[3]),
        .Q(ptr_simd4_reg_191[3]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[4]),
        .Q(ptr_simd4_reg_191[4]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[5]),
        .Q(ptr_simd4_reg_191[5]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[6]),
        .Q(ptr_simd4_reg_191[6]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[7]),
        .Q(ptr_simd4_reg_191[7]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[8]),
        .Q(ptr_simd4_reg_191[8]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_191_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten4_reg_1470),
        .D(ptr_simd_2_fu_368_p2[9]),
        .Q(ptr_simd4_reg_191[9]),
        .R(ap_CS_fsm_state4));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ptr_simd_1_reg_392[0]_i_1 
       (.I0(ptr_simd_1_reg_392_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_388_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_135_reg_n_4_[0] ),
        .O(ptr_simd_1_fu_208_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ptr_simd_1_reg_392[1]_i_1 
       (.I0(\ptr_simd_reg_135_reg_n_4_[1] ),
        .I1(ptr_simd_1_reg_392_reg__0[1]),
        .I2(\ptr_simd_reg_135_reg_n_4_[0] ),
        .I3(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I4(ptr_simd_1_reg_392_reg__0[0]),
        .O(ptr_simd_1_fu_208_p2[1]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \ptr_simd_1_reg_392[2]_i_1 
       (.I0(ptr_simd_1_reg_392_reg__0[2]),
        .I1(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I2(\ptr_simd_reg_135_reg_n_4_[2] ),
        .I3(ptr_simd_1_fu_208_p2[0]),
        .I4(\ptr_simd_reg_135_reg_n_4_[1] ),
        .I5(ptr_simd_1_reg_392_reg__0[1]),
        .O(ptr_simd_1_fu_208_p2[2]));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \ptr_simd_1_reg_392[3]_i_1 
       (.I0(\ptr_simd_1_reg_392[4]_i_2_n_4 ),
        .I1(\ptr_simd_reg_135_reg_n_4_[3] ),
        .I2(\tmp_reg_388_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ptr_simd_1_reg_392_reg__0[3]),
        .O(ptr_simd_1_fu_208_p2[3]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_392[4]_i_1 
       (.I0(ptr_simd_1_reg_392_reg__0[3]),
        .I1(\ptr_simd_reg_135_reg_n_4_[3] ),
        .I2(\ptr_simd_1_reg_392[4]_i_2_n_4 ),
        .I3(\ptr_simd_reg_135_reg_n_4_[4] ),
        .I4(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_392_reg__0[4]),
        .O(ptr_simd_1_fu_208_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \ptr_simd_1_reg_392[4]_i_2 
       (.I0(ptr_simd_1_reg_392_reg__0[2]),
        .I1(\ptr_simd_reg_135_reg_n_4_[2] ),
        .I2(ptr_simd_1_fu_208_p2[0]),
        .I3(\ptr_simd_reg_135_reg_n_4_[1] ),
        .I4(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_392_reg__0[1]),
        .O(\ptr_simd_1_reg_392[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \ptr_simd_1_reg_392[5]_i_1 
       (.I0(\ptr_simd_1_reg_392[6]_i_2_n_4 ),
        .I1(\ptr_simd_reg_135_reg_n_4_[5] ),
        .I2(\tmp_reg_388_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ptr_simd_1_reg_392_reg__0[5]),
        .O(ptr_simd_1_fu_208_p2[5]));
  LUT6 #(
    .INIT(64'hB8B8B8B8478B74B8)) 
    \ptr_simd_1_reg_392[6]_i_1 
       (.I0(ptr_simd_1_reg_392_reg__0[6]),
        .I1(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I2(\ptr_simd_reg_135_reg_n_4_[6] ),
        .I3(ptr_simd_1_reg_392_reg__0[5]),
        .I4(\ptr_simd_reg_135_reg_n_4_[5] ),
        .I5(\ptr_simd_1_reg_392[6]_i_2_n_4 ),
        .O(ptr_simd_1_fu_208_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \ptr_simd_1_reg_392[6]_i_2 
       (.I0(ptr_simd_1_reg_392_reg__0[3]),
        .I1(\ptr_simd_reg_135_reg_n_4_[3] ),
        .I2(\ptr_simd_1_reg_392[4]_i_2_n_4 ),
        .I3(\ptr_simd_reg_135_reg_n_4_[4] ),
        .I4(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_392_reg__0[4]),
        .O(\ptr_simd_1_reg_392[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \ptr_simd_1_reg_392[7]_i_1 
       (.I0(\ptr_simd_reg_135_reg_n_4_[7] ),
        .I1(\tmp_reg_388_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ptr_simd_1_reg_392_reg__0[7]),
        .I4(\ptr_simd_1_reg_392[9]_i_4_n_4 ),
        .O(ptr_simd_1_fu_208_p2[7]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_392[8]_i_1 
       (.I0(ptr_simd_1_reg_392_reg__0[7]),
        .I1(\ptr_simd_reg_135_reg_n_4_[7] ),
        .I2(\ptr_simd_1_reg_392[9]_i_4_n_4 ),
        .I3(\ptr_simd_reg_135_reg_n_4_[8] ),
        .I4(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_392_reg__0[8]),
        .O(ptr_simd_1_fu_208_p2[8]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \ptr_simd_1_reg_392[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(cnv_87_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\tmp_reg_388_reg_n_4_[0] ),
        .O(ptr_simd_1_reg_3920));
  LUT6 #(
    .INIT(64'hDFDFDF202020DF20)) 
    \ptr_simd_1_reg_392[9]_i_2 
       (.I0(\ptr_simd_1_reg_392[9]_i_3_n_4 ),
        .I1(\ptr_simd_1_reg_392[9]_i_4_n_4 ),
        .I2(\ptr_simd_1_reg_392[9]_i_5_n_4 ),
        .I3(\ptr_simd_reg_135_reg_n_4_[9] ),
        .I4(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_392_reg__0[9]),
        .O(ptr_simd_1_fu_208_p2[9]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ptr_simd_1_reg_392[9]_i_3 
       (.I0(ptr_simd_1_reg_392_reg__0[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_388_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_135_reg_n_4_[8] ),
        .O(\ptr_simd_1_reg_392[9]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \ptr_simd_1_reg_392[9]_i_4 
       (.I0(ptr_simd_1_reg_392_reg__0[5]),
        .I1(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I2(\ptr_simd_reg_135_reg_n_4_[5] ),
        .I3(ptr_simd_1_reg_392_reg__0[6]),
        .I4(\ptr_simd_reg_135_reg_n_4_[6] ),
        .I5(\ptr_simd_1_reg_392[6]_i_2_n_4 ),
        .O(\ptr_simd_1_reg_392[9]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ptr_simd_1_reg_392[9]_i_5 
       (.I0(ptr_simd_1_reg_392_reg__0[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_388_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_135_reg_n_4_[7] ),
        .O(\ptr_simd_1_reg_392[9]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ptr_simd_1_reg_392[9]_i_6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\tmp_reg_388_reg_n_4_[0] ),
        .O(\ptr_simd_1_reg_392[9]_i_6_n_4 ));
  FDRE \ptr_simd_1_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[0]),
        .Q(ptr_simd_1_reg_392_reg__0[0]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[1]),
        .Q(ptr_simd_1_reg_392_reg__0[1]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[2]),
        .Q(ptr_simd_1_reg_392_reg__0[2]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[3]),
        .Q(ptr_simd_1_reg_392_reg__0[3]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[4]),
        .Q(ptr_simd_1_reg_392_reg__0[4]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[5]),
        .Q(ptr_simd_1_reg_392_reg__0[5]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[6]),
        .Q(ptr_simd_1_reg_392_reg__0[6]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[7]),
        .Q(ptr_simd_1_reg_392_reg__0[7]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[8]),
        .Q(ptr_simd_1_reg_392_reg__0[8]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3920),
        .D(ptr_simd_1_fu_208_p2[9]),
        .Q(ptr_simd_1_reg_392_reg__0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE000)) 
    \ptr_simd_reg_135[9]_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DMac_new_U0_full_n),
        .I2(Conv1DBuffer_new_U0_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[0] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[0]),
        .Q(\ptr_simd_reg_135_reg_n_4_[0] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[1] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[1]),
        .Q(\ptr_simd_reg_135_reg_n_4_[1] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[2] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[2]),
        .Q(\ptr_simd_reg_135_reg_n_4_[2] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[3] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[3]),
        .Q(\ptr_simd_reg_135_reg_n_4_[3] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[4] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[4]),
        .Q(\ptr_simd_reg_135_reg_n_4_[4] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[5] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[5]),
        .Q(\ptr_simd_reg_135_reg_n_4_[5] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[6] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[6]),
        .Q(\ptr_simd_reg_135_reg_n_4_[6] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[7] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[7]),
        .Q(\ptr_simd_reg_135_reg_n_4_[7] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[8] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[8]),
        .Q(\ptr_simd_reg_135_reg_n_4_[8] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_135_reg[9] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_392_reg__0[9]),
        .Q(\ptr_simd_reg_135_reg_n_4_[9] ),
        .R(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    ram_reg_i_22
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(exitcond_flatten4_reg_397),
        .I2(cnv_88_V_V_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(or_cond_mid2_reg_411),
        .I5(cnv_87_V_V_empty_n),
        .O(inputBuf_0_V_ce1));
  LUT6 #(
    .INIT(64'h00000000B0000000)) 
    ram_reg_i_3
       (.I0(cnv_87_V_V_empty_n),
        .I1(or_cond_mid2_reg_411),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .I3(cnv_88_V_V_full_n),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(exitcond_flatten4_reg_397),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    start_once_reg_i_1__2
       (.I0(Q[1]),
        .I1(Conv1DBuffer_new_U0_ap_start),
        .I2(start_for_Conv1DMac_new_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(start_once_reg_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_4),
        .Q(start_once_reg_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hBBBB8088)) 
    \tmp_reg_388[0]_i_1 
       (.I0(tmp_fu_202_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(cnv_87_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\tmp_reg_388_reg_n_4_[0] ),
        .O(\tmp_reg_388[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \tmp_reg_388[0]_i_2 
       (.I0(\tmp_reg_388[0]_i_3_n_4 ),
        .I1(\ptr_simd_1_reg_392[9]_i_3_n_4 ),
        .I2(\tmp_reg_388[0]_i_4_n_4 ),
        .I3(\tmp_reg_388[0]_i_5_n_4 ),
        .I4(\tmp_reg_388[0]_i_6_n_4 ),
        .I5(\tmp_reg_388[0]_i_7_n_4 ),
        .O(tmp_fu_202_p2));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \tmp_reg_388[0]_i_3 
       (.I0(\tmp_reg_388[0]_i_8_n_4 ),
        .I1(ptr_simd_1_fu_208_p2[0]),
        .I2(\ptr_simd_1_reg_392[9]_i_5_n_4 ),
        .I3(ptr_simd_1_reg_392_reg__0[9]),
        .I4(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I5(\ptr_simd_reg_135_reg_n_4_[9] ),
        .O(\tmp_reg_388[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_reg_388[0]_i_4 
       (.I0(ptr_simd_1_reg_392_reg__0[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_388_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_135_reg_n_4_[5] ),
        .O(\tmp_reg_388[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_reg_388[0]_i_5 
       (.I0(ptr_simd_1_reg_392_reg__0[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_388_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_135_reg_n_4_[3] ),
        .O(\tmp_reg_388[0]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \tmp_reg_388[0]_i_6 
       (.I0(ptr_simd_1_reg_392_reg__0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_388_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_135_reg_n_4_[1] ),
        .O(\tmp_reg_388[0]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \tmp_reg_388[0]_i_7 
       (.I0(ptr_simd_1_reg_392_reg__0[2]),
        .I1(ptr_simd_1_reg_392_reg__0[6]),
        .I2(\ptr_simd_1_reg_392[9]_i_6_n_4 ),
        .I3(\ptr_simd_reg_135_reg_n_4_[2] ),
        .I4(\ptr_simd_reg_135_reg_n_4_[6] ),
        .O(\tmp_reg_388[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_reg_388[0]_i_8 
       (.I0(ptr_simd_1_reg_392_reg__0[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_388_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_135_reg_n_4_[4] ),
        .O(\tmp_reg_388[0]_i_8_n_4 ));
  FDRE \tmp_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_388[0]_i_1_n_4 ),
        .Q(\tmp_reg_388_reg_n_4_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_1
   (D,
    shiftReg_ce,
    WEA,
    inputBuf_0_V_ce1,
    or_cond_mid2_reg_415,
    start_once_reg_reg_0,
    Q,
    start_once_reg_reg_1,
    \or_cond_mid2_reg_415_reg[0]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    ap_clk,
    DIADI,
    SR,
    ap_rst_n,
    start_for_Conv1DMac_new_1_U0_full_n,
    Conv1DBuffer_new_1_U0_ap_start,
    cnv_91_V_V_empty_n,
    cnv_92_V_V_full_n);
  output [7:0]D;
  output shiftReg_ce;
  output [0:0]WEA;
  output inputBuf_0_V_ce1;
  output or_cond_mid2_reg_415;
  output start_once_reg_reg_0;
  output [1:0]Q;
  output start_once_reg_reg_1;
  output \or_cond_mid2_reg_415_reg[0]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [0:0]SR;
  input ap_rst_n;
  input start_for_Conv1DMac_new_1_U0_full_n;
  input Conv1DBuffer_new_1_U0_ap_start;
  input cnv_91_V_V_empty_n;
  input cnv_92_V_V_full_n;

  wire Conv1DBuffer_new_1_U0_ap_start;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_2__2_n_4 ;
  wire \ap_CS_fsm[3]_i_2__0_n_4 ;
  wire \ap_CS_fsm[4]_i_2__0_n_4 ;
  wire \ap_CS_fsm[4]_i_4__0_n_4 ;
  wire \ap_CS_fsm[4]_i_5__0_n_4 ;
  wire \ap_CS_fsm[4]_i_6__0_n_4 ;
  wire \ap_CS_fsm[4]_i_7__0_n_4 ;
  wire \ap_CS_fsm[4]_i_8_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_i_2__1_n_4;
  wire ap_enable_reg_pp0_iter1_i_3__0_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp1_iter1_reg_n_4;
  wire ap_rst_n;
  wire cnv_91_V_V_empty_n;
  wire cnv_92_V_V_full_n;
  wire exitcond_flatten3_fu_241_p2;
  wire exitcond_flatten3_reg_401;
  wire \exitcond_flatten3_reg_401[0]_i_1_n_4 ;
  wire indvar_flatten3_reg_1510;
  wire \indvar_flatten3_reg_151[0]_i_2_n_4 ;
  wire [23:0]indvar_flatten3_reg_151_reg;
  wire \indvar_flatten3_reg_151_reg[0]_i_1_n_10 ;
  wire \indvar_flatten3_reg_151_reg[0]_i_1_n_11 ;
  wire \indvar_flatten3_reg_151_reg[0]_i_1_n_4 ;
  wire \indvar_flatten3_reg_151_reg[0]_i_1_n_5 ;
  wire \indvar_flatten3_reg_151_reg[0]_i_1_n_6 ;
  wire \indvar_flatten3_reg_151_reg[0]_i_1_n_7 ;
  wire \indvar_flatten3_reg_151_reg[0]_i_1_n_8 ;
  wire \indvar_flatten3_reg_151_reg[0]_i_1_n_9 ;
  wire \indvar_flatten3_reg_151_reg[12]_i_1_n_10 ;
  wire \indvar_flatten3_reg_151_reg[12]_i_1_n_11 ;
  wire \indvar_flatten3_reg_151_reg[12]_i_1_n_4 ;
  wire \indvar_flatten3_reg_151_reg[12]_i_1_n_5 ;
  wire \indvar_flatten3_reg_151_reg[12]_i_1_n_6 ;
  wire \indvar_flatten3_reg_151_reg[12]_i_1_n_7 ;
  wire \indvar_flatten3_reg_151_reg[12]_i_1_n_8 ;
  wire \indvar_flatten3_reg_151_reg[12]_i_1_n_9 ;
  wire \indvar_flatten3_reg_151_reg[16]_i_1_n_10 ;
  wire \indvar_flatten3_reg_151_reg[16]_i_1_n_11 ;
  wire \indvar_flatten3_reg_151_reg[16]_i_1_n_4 ;
  wire \indvar_flatten3_reg_151_reg[16]_i_1_n_5 ;
  wire \indvar_flatten3_reg_151_reg[16]_i_1_n_6 ;
  wire \indvar_flatten3_reg_151_reg[16]_i_1_n_7 ;
  wire \indvar_flatten3_reg_151_reg[16]_i_1_n_8 ;
  wire \indvar_flatten3_reg_151_reg[16]_i_1_n_9 ;
  wire \indvar_flatten3_reg_151_reg[20]_i_1_n_10 ;
  wire \indvar_flatten3_reg_151_reg[20]_i_1_n_11 ;
  wire \indvar_flatten3_reg_151_reg[20]_i_1_n_5 ;
  wire \indvar_flatten3_reg_151_reg[20]_i_1_n_6 ;
  wire \indvar_flatten3_reg_151_reg[20]_i_1_n_7 ;
  wire \indvar_flatten3_reg_151_reg[20]_i_1_n_8 ;
  wire \indvar_flatten3_reg_151_reg[20]_i_1_n_9 ;
  wire \indvar_flatten3_reg_151_reg[4]_i_1_n_10 ;
  wire \indvar_flatten3_reg_151_reg[4]_i_1_n_11 ;
  wire \indvar_flatten3_reg_151_reg[4]_i_1_n_4 ;
  wire \indvar_flatten3_reg_151_reg[4]_i_1_n_5 ;
  wire \indvar_flatten3_reg_151_reg[4]_i_1_n_6 ;
  wire \indvar_flatten3_reg_151_reg[4]_i_1_n_7 ;
  wire \indvar_flatten3_reg_151_reg[4]_i_1_n_8 ;
  wire \indvar_flatten3_reg_151_reg[4]_i_1_n_9 ;
  wire \indvar_flatten3_reg_151_reg[8]_i_1_n_10 ;
  wire \indvar_flatten3_reg_151_reg[8]_i_1_n_11 ;
  wire \indvar_flatten3_reg_151_reg[8]_i_1_n_4 ;
  wire \indvar_flatten3_reg_151_reg[8]_i_1_n_5 ;
  wire \indvar_flatten3_reg_151_reg[8]_i_1_n_6 ;
  wire \indvar_flatten3_reg_151_reg[8]_i_1_n_7 ;
  wire \indvar_flatten3_reg_151_reg[8]_i_1_n_8 ;
  wire \indvar_flatten3_reg_151_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_173[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_173[12]_i_2_n_4 ;
  wire [15:0]indvar_flatten_reg_173_reg;
  wire \indvar_flatten_reg_173_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_173_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_173_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_173_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_173_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_173_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_173_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_173_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_173_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_173_reg[12]_i_1_n_11 ;
  wire \indvar_flatten_reg_173_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_173_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_173_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_173_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_173_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_173_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_173_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_173_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_173_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_173_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_173_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_173_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_173_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_173_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_173_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_173_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_173_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_173_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_173_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_173_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_173_reg[8]_i_1_n_9 ;
  wire inputBuf_0_V_U_n_13;
  wire inputBuf_0_V_U_n_14;
  wire inputBuf_0_V_U_n_15;
  wire inputBuf_0_V_U_n_16;
  wire inputBuf_0_V_U_n_17;
  wire inputBuf_0_V_U_n_18;
  wire [7:0]inputBuf_0_V_addr_1_reg_424;
  wire inputBuf_0_V_addr_1_reg_4240;
  wire \inputBuf_0_V_addr_1_reg_424[5]_i_1_n_4 ;
  wire inputBuf_0_V_ce1;
  wire [6:0]nm_mid2_fu_359_p3;
  wire [6:0]nm_reg_184;
  wire \nm_reg_184[5]_i_2_n_4 ;
  wire \nm_reg_184[6]_i_2_n_4 ;
  wire \nm_reg_184[6]_i_3_n_4 ;
  wire \nm_reg_184[6]_i_6_n_4 ;
  wire not_exitcond_flatten_fu_287_p2;
  wire [9:0]ofm_iter_fu_267_p2;
  wire op1_assign_reg_162;
  wire \op1_assign_reg_162[9]_i_3_n_4 ;
  wire [9:0]op1_assign_reg_162_reg__0;
  wire or_cond_mid2_fu_351_p3;
  wire or_cond_mid2_reg_415;
  wire \or_cond_mid2_reg_415[0]_i_10_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_11_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_12_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_13_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_14_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_15_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_16_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_17_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_18_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_19_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_20_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_3_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_4_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_5_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_6_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_7_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_8_n_4 ;
  wire \or_cond_mid2_reg_415[0]_i_9_n_4 ;
  wire \or_cond_mid2_reg_415_reg[0]_0 ;
  wire [7:0]ptr_simd4_mid2_fu_331_p3;
  wire [8:0]ptr_simd4_reg_195;
  wire \ptr_simd4_reg_195[7]_i_2_n_4 ;
  wire \ptr_simd4_reg_195[8]_i_3_n_4 ;
  wire [8:0]ptr_simd_1_fu_212_p2;
  wire ptr_simd_1_reg_3960;
  wire \ptr_simd_1_reg_396[2]_i_2_n_4 ;
  wire \ptr_simd_1_reg_396[3]_i_2_n_4 ;
  wire \ptr_simd_1_reg_396[4]_i_2_n_4 ;
  wire \ptr_simd_1_reg_396[5]_i_2_n_4 ;
  wire \ptr_simd_1_reg_396[8]_i_3_n_4 ;
  wire \ptr_simd_1_reg_396[8]_i_4_n_4 ;
  wire \ptr_simd_1_reg_396[8]_i_5_n_4 ;
  wire \ptr_simd_1_reg_396[8]_i_6_n_4 ;
  wire [8:0]ptr_simd_1_reg_396_reg__0;
  wire [8:0]ptr_simd_2_fu_372_p2;
  wire \ptr_simd_reg_139_reg_n_4_[0] ;
  wire \ptr_simd_reg_139_reg_n_4_[1] ;
  wire \ptr_simd_reg_139_reg_n_4_[2] ;
  wire \ptr_simd_reg_139_reg_n_4_[3] ;
  wire \ptr_simd_reg_139_reg_n_4_[4] ;
  wire \ptr_simd_reg_139_reg_n_4_[5] ;
  wire \ptr_simd_reg_139_reg_n_4_[6] ;
  wire \ptr_simd_reg_139_reg_n_4_[7] ;
  wire \ptr_simd_reg_139_reg_n_4_[8] ;
  wire shiftReg_ce;
  wire start_for_Conv1DMac_new_1_U0_full_n;
  wire start_once_reg_i_1__5_n_4;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire tmp_fu_206_p2;
  wire \tmp_reg_392[0]_i_1_n_4 ;
  wire \tmp_reg_392[0]_i_3_n_4 ;
  wire \tmp_reg_392[0]_i_4_n_4 ;
  wire \tmp_reg_392[0]_i_5_n_4 ;
  wire \tmp_reg_392[0]_i_6_n_4 ;
  wire \tmp_reg_392[0]_i_7_n_4 ;
  wire \tmp_reg_392[0]_i_8_n_4 ;
  wire \tmp_reg_392_reg_n_4_[0] ;
  wire [3:3]\NLW_indvar_flatten3_reg_151_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_173_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFF1F00)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DMac_new_1_U0_full_n),
        .I2(Conv1DBuffer_new_1_U0_ap_start),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(Q[0]),
        .I1(start_once_reg_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DMac_new_1_U0_full_n),
        .I2(Conv1DBuffer_new_1_U0_ap_start),
        .O(start_once_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(cnv_91_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\tmp_reg_392_reg_n_4_[0] ),
        .I3(tmp_fu_206_p2),
        .O(\ap_CS_fsm[2]_i_2__2_n_4 ));
  LUT4 #(
    .INIT(16'hFABA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[3]_i_2__0_n_4 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hBAAABAAABAAAFFAA)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\or_cond_mid2_reg_415[0]_i_3_n_4 ),
        .I1(cnv_91_V_V_empty_n),
        .I2(or_cond_mid2_reg_415),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(cnv_92_V_V_full_n),
        .I5(exitcond_flatten3_reg_401),
        .O(\ap_CS_fsm[3]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten3_fu_241_p2),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h1010F010)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(exitcond_flatten3_reg_401),
        .I1(cnv_92_V_V_full_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .I3(or_cond_mid2_reg_415),
        .I4(cnv_91_V_V_empty_n),
        .O(\ap_CS_fsm[4]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(\ap_CS_fsm[4]_i_4__0_n_4 ),
        .I1(\ap_CS_fsm[4]_i_5__0_n_4 ),
        .I2(indvar_flatten3_reg_151_reg[22]),
        .I3(indvar_flatten3_reg_151_reg[20]),
        .I4(indvar_flatten3_reg_151_reg[19]),
        .I5(indvar_flatten3_reg_151_reg[14]),
        .O(exitcond_flatten3_fu_241_p2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[4]_i_4__0 
       (.I0(\ap_CS_fsm[4]_i_6__0_n_4 ),
        .I1(indvar_flatten3_reg_151_reg[2]),
        .I2(indvar_flatten3_reg_151_reg[0]),
        .I3(indvar_flatten3_reg_151_reg[4]),
        .I4(indvar_flatten3_reg_151_reg[3]),
        .I5(\ap_CS_fsm[4]_i_7__0_n_4 ),
        .O(\ap_CS_fsm[4]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_5__0 
       (.I0(indvar_flatten3_reg_151_reg[8]),
        .I1(indvar_flatten3_reg_151_reg[1]),
        .I2(indvar_flatten3_reg_151_reg[12]),
        .I3(indvar_flatten3_reg_151_reg[11]),
        .O(\ap_CS_fsm[4]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_6__0 
       (.I0(indvar_flatten3_reg_151_reg[9]),
        .I1(indvar_flatten3_reg_151_reg[7]),
        .I2(indvar_flatten3_reg_151_reg[6]),
        .I3(indvar_flatten3_reg_151_reg[5]),
        .O(\ap_CS_fsm[4]_i_6__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \ap_CS_fsm[4]_i_7__0 
       (.I0(indvar_flatten3_reg_151_reg[17]),
        .I1(indvar_flatten3_reg_151_reg[18]),
        .I2(indvar_flatten3_reg_151_reg[23]),
        .I3(indvar_flatten3_reg_151_reg[21]),
        .I4(\ap_CS_fsm[4]_i_8_n_4 ),
        .O(\ap_CS_fsm[4]_i_7__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_8 
       (.I0(indvar_flatten3_reg_151_reg[16]),
        .I1(indvar_flatten3_reg_151_reg[15]),
        .I2(indvar_flatten3_reg_151_reg[13]),
        .I3(indvar_flatten3_reg_151_reg[10]),
        .O(\ap_CS_fsm[4]_i_8_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hA888A8880000A888)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(start_once_reg_reg_1),
        .I3(Q[0]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_i_2__1_n_4),
        .I5(ap_enable_reg_pp0_iter1_i_3__0_n_4),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_4));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_2__1
       (.I0(\tmp_reg_392_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(cnv_91_V_V_empty_n),
        .O(ap_enable_reg_pp0_iter1_i_2__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    ap_enable_reg_pp0_iter1_i_3__0
       (.I0(Q[0]),
        .I1(Conv1DBuffer_new_1_U0_ap_start),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(ap_enable_reg_pp0_iter1_i_3__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten3_fu_241_p2),
        .I4(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_4),
        .I2(\ap_CS_fsm[3]_i_2__0_n_4 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I5(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp1_iter1_reg_n_4),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_flatten3_reg_401[0]_i_1 
       (.I0(exitcond_flatten3_reg_401),
        .I1(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond_flatten3_fu_241_p2),
        .O(\exitcond_flatten3_reg_401[0]_i_1_n_4 ));
  FDRE \exitcond_flatten3_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten3_reg_401[0]_i_1_n_4 ),
        .Q(exitcond_flatten3_reg_401),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten3_reg_151[0]_i_2 
       (.I0(indvar_flatten3_reg_151_reg[0]),
        .O(\indvar_flatten3_reg_151[0]_i_2_n_4 ));
  FDRE \indvar_flatten3_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_151_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_151_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten3_reg_151_reg[0]_i_1_n_4 ,\indvar_flatten3_reg_151_reg[0]_i_1_n_5 ,\indvar_flatten3_reg_151_reg[0]_i_1_n_6 ,\indvar_flatten3_reg_151_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten3_reg_151_reg[0]_i_1_n_8 ,\indvar_flatten3_reg_151_reg[0]_i_1_n_9 ,\indvar_flatten3_reg_151_reg[0]_i_1_n_10 ,\indvar_flatten3_reg_151_reg[0]_i_1_n_11 }),
        .S({indvar_flatten3_reg_151_reg[3:1],\indvar_flatten3_reg_151[0]_i_2_n_4 }));
  FDRE \indvar_flatten3_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten3_reg_151_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten3_reg_151_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_151_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_151_reg[12]_i_1 
       (.CI(\indvar_flatten3_reg_151_reg[8]_i_1_n_4 ),
        .CO({\indvar_flatten3_reg_151_reg[12]_i_1_n_4 ,\indvar_flatten3_reg_151_reg[12]_i_1_n_5 ,\indvar_flatten3_reg_151_reg[12]_i_1_n_6 ,\indvar_flatten3_reg_151_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_151_reg[12]_i_1_n_8 ,\indvar_flatten3_reg_151_reg[12]_i_1_n_9 ,\indvar_flatten3_reg_151_reg[12]_i_1_n_10 ,\indvar_flatten3_reg_151_reg[12]_i_1_n_11 }),
        .S(indvar_flatten3_reg_151_reg[15:12]));
  FDRE \indvar_flatten3_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten3_reg_151_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten3_reg_151_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten3_reg_151_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_151_reg[16]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_151_reg[16]_i_1 
       (.CI(\indvar_flatten3_reg_151_reg[12]_i_1_n_4 ),
        .CO({\indvar_flatten3_reg_151_reg[16]_i_1_n_4 ,\indvar_flatten3_reg_151_reg[16]_i_1_n_5 ,\indvar_flatten3_reg_151_reg[16]_i_1_n_6 ,\indvar_flatten3_reg_151_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_151_reg[16]_i_1_n_8 ,\indvar_flatten3_reg_151_reg[16]_i_1_n_9 ,\indvar_flatten3_reg_151_reg[16]_i_1_n_10 ,\indvar_flatten3_reg_151_reg[16]_i_1_n_11 }),
        .S(indvar_flatten3_reg_151_reg[19:16]));
  FDRE \indvar_flatten3_reg_151_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten3_reg_151_reg[17]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten3_reg_151_reg[18]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten3_reg_151_reg[19]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten3_reg_151_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_151_reg[20]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_151_reg[20]_i_1 
       (.CI(\indvar_flatten3_reg_151_reg[16]_i_1_n_4 ),
        .CO({\NLW_indvar_flatten3_reg_151_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten3_reg_151_reg[20]_i_1_n_5 ,\indvar_flatten3_reg_151_reg[20]_i_1_n_6 ,\indvar_flatten3_reg_151_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_151_reg[20]_i_1_n_8 ,\indvar_flatten3_reg_151_reg[20]_i_1_n_9 ,\indvar_flatten3_reg_151_reg[20]_i_1_n_10 ,\indvar_flatten3_reg_151_reg[20]_i_1_n_11 }),
        .S(indvar_flatten3_reg_151_reg[23:20]));
  FDRE \indvar_flatten3_reg_151_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten3_reg_151_reg[21]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten3_reg_151_reg[22]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten3_reg_151_reg[23]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten3_reg_151_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten3_reg_151_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_151_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_151_reg[4]_i_1 
       (.CI(\indvar_flatten3_reg_151_reg[0]_i_1_n_4 ),
        .CO({\indvar_flatten3_reg_151_reg[4]_i_1_n_4 ,\indvar_flatten3_reg_151_reg[4]_i_1_n_5 ,\indvar_flatten3_reg_151_reg[4]_i_1_n_6 ,\indvar_flatten3_reg_151_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_151_reg[4]_i_1_n_8 ,\indvar_flatten3_reg_151_reg[4]_i_1_n_9 ,\indvar_flatten3_reg_151_reg[4]_i_1_n_10 ,\indvar_flatten3_reg_151_reg[4]_i_1_n_11 }),
        .S(indvar_flatten3_reg_151_reg[7:4]));
  FDRE \indvar_flatten3_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten3_reg_151_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten3_reg_151_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten3_reg_151_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_151_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_151_reg[8]_i_1 
       (.CI(\indvar_flatten3_reg_151_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten3_reg_151_reg[8]_i_1_n_4 ,\indvar_flatten3_reg_151_reg[8]_i_1_n_5 ,\indvar_flatten3_reg_151_reg[8]_i_1_n_6 ,\indvar_flatten3_reg_151_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_151_reg[8]_i_1_n_8 ,\indvar_flatten3_reg_151_reg[8]_i_1_n_9 ,\indvar_flatten3_reg_151_reg[8]_i_1_n_10 ,\indvar_flatten3_reg_151_reg[8]_i_1_n_11 }),
        .S(indvar_flatten3_reg_151_reg[11:8]));
  FDRE \indvar_flatten3_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten3_reg_151_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten3_reg_151_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_173[0]_i_2 
       (.I0(inputBuf_0_V_U_n_14),
        .O(not_exitcond_flatten_fu_287_p2));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_173[0]_i_3 
       (.I0(indvar_flatten_reg_173_reg[0]),
        .I1(inputBuf_0_V_U_n_14),
        .O(\indvar_flatten_reg_173[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_173[12]_i_2 
       (.I0(indvar_flatten_reg_173_reg[14]),
        .I1(inputBuf_0_V_U_n_14),
        .O(\indvar_flatten_reg_173[12]_i_2_n_4 ));
  FDRE \indvar_flatten_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_173_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_173_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_173_reg[0]_i_1_n_4 ,\indvar_flatten_reg_173_reg[0]_i_1_n_5 ,\indvar_flatten_reg_173_reg[0]_i_1_n_6 ,\indvar_flatten_reg_173_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,not_exitcond_flatten_fu_287_p2}),
        .O({\indvar_flatten_reg_173_reg[0]_i_1_n_8 ,\indvar_flatten_reg_173_reg[0]_i_1_n_9 ,\indvar_flatten_reg_173_reg[0]_i_1_n_10 ,\indvar_flatten_reg_173_reg[0]_i_1_n_11 }),
        .S({indvar_flatten_reg_173_reg[3:1],\indvar_flatten_reg_173[0]_i_3_n_4 }));
  FDRE \indvar_flatten_reg_173_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_173_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_173_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten_reg_173_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_173_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_173_reg[8]_i_1_n_4 ),
        .CO({\NLW_indvar_flatten_reg_173_reg[12]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_173_reg[12]_i_1_n_5 ,\indvar_flatten_reg_173_reg[12]_i_1_n_6 ,\indvar_flatten_reg_173_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_173_reg[12]_i_1_n_8 ,\indvar_flatten_reg_173_reg[12]_i_1_n_9 ,\indvar_flatten_reg_173_reg[12]_i_1_n_10 ,\indvar_flatten_reg_173_reg[12]_i_1_n_11 }),
        .S({indvar_flatten_reg_173_reg[15],\indvar_flatten_reg_173[12]_i_2_n_4 ,indvar_flatten_reg_173_reg[13:12]}));
  FDRE \indvar_flatten_reg_173_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_173_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_173_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_173_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_173_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_173_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_173_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_173_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_173_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_173_reg[0]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_173_reg[4]_i_1_n_4 ,\indvar_flatten_reg_173_reg[4]_i_1_n_5 ,\indvar_flatten_reg_173_reg[4]_i_1_n_6 ,\indvar_flatten_reg_173_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_173_reg[4]_i_1_n_8 ,\indvar_flatten_reg_173_reg[4]_i_1_n_9 ,\indvar_flatten_reg_173_reg[4]_i_1_n_10 ,\indvar_flatten_reg_173_reg[4]_i_1_n_11 }),
        .S(indvar_flatten_reg_173_reg[7:4]));
  FDRE \indvar_flatten_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_173_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_173_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_173_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_173_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_173_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_173_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_173_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_173_reg[8]_i_1_n_4 ,\indvar_flatten_reg_173_reg[8]_i_1_n_5 ,\indvar_flatten_reg_173_reg[8]_i_1_n_6 ,\indvar_flatten_reg_173_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_173_reg[8]_i_1_n_8 ,\indvar_flatten_reg_173_reg[8]_i_1_n_9 ,\indvar_flatten_reg_173_reg[8]_i_1_n_10 ,\indvar_flatten_reg_173_reg[8]_i_1_n_11 }),
        .S(indvar_flatten_reg_173_reg[11:8]));
  FDRE \indvar_flatten_reg_173_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(\indvar_flatten_reg_173_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_173_reg[9]),
        .R(ap_CS_fsm_state4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_hbi inputBuf_0_V_U
       (.ADDRBWRADDR(inputBuf_0_V_addr_1_reg_424),
        .D(D),
        .DIADI(DIADI),
        .E(WEA),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .WEBWE(inputBuf_0_V_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_91_V_V_empty_n(cnv_91_V_V_empty_n),
        .cnv_92_V_V_full_n(cnv_92_V_V_full_n),
        .exitcond_flatten3_reg_401(exitcond_flatten3_reg_401),
        .indvar_flatten_reg_173_reg(indvar_flatten_reg_173_reg),
        .\indvar_flatten_reg_173_reg[1]_0 (inputBuf_0_V_U_n_14),
        .indvar_flatten_reg_173_reg_11_sp_1(inputBuf_0_V_U_n_18),
        .indvar_flatten_reg_173_reg_12_sp_1(inputBuf_0_V_U_n_17),
        .indvar_flatten_reg_173_reg_1_sp_1(inputBuf_0_V_U_n_13),
        .indvar_flatten_reg_173_reg_7_sp_1(inputBuf_0_V_U_n_16),
        .\ptr_simd4_reg_195_reg[4] (inputBuf_0_V_U_n_15),
        .ram_reg(\tmp_reg_392_reg_n_4_[0] ),
        .ram_reg_0(ap_enable_reg_pp0_iter1_reg_n_4),
        .ram_reg_1(ap_enable_reg_pp1_iter1_reg_n_4),
        .ram_reg_2(or_cond_mid2_reg_415),
        .ram_reg_3({\ptr_simd_reg_139_reg_n_4_[7] ,\ptr_simd_reg_139_reg_n_4_[6] ,\ptr_simd_reg_139_reg_n_4_[5] ,\ptr_simd_reg_139_reg_n_4_[4] ,\ptr_simd_reg_139_reg_n_4_[3] ,\ptr_simd_reg_139_reg_n_4_[2] ,\ptr_simd_reg_139_reg_n_4_[1] ,\ptr_simd_reg_139_reg_n_4_[0] }),
        .ram_reg_i_25__0(ptr_simd4_reg_195),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_424[0]_i_1 
       (.I0(ptr_simd4_reg_195[0]),
        .I1(inputBuf_0_V_U_n_13),
        .O(ptr_simd4_mid2_fu_331_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_424[4]_i_1 
       (.I0(ptr_simd4_reg_195[4]),
        .I1(inputBuf_0_V_U_n_13),
        .O(ptr_simd4_mid2_fu_331_p3[4]));
  LUT4 #(
    .INIT(16'h0800)) 
    \inputBuf_0_V_addr_1_reg_424[5]_i_1 
       (.I0(\or_cond_mid2_reg_415[0]_i_3_n_4 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I3(inputBuf_0_V_U_n_13),
        .O(\inputBuf_0_V_addr_1_reg_424[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_424[6]_i_1 
       (.I0(ptr_simd4_reg_195[6]),
        .I1(inputBuf_0_V_U_n_13),
        .O(ptr_simd4_mid2_fu_331_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_424[7]_i_1 
       (.I0(ptr_simd4_reg_195[7]),
        .I1(inputBuf_0_V_U_n_13),
        .O(ptr_simd4_mid2_fu_331_p3[7]));
  FDRE \inputBuf_0_V_addr_1_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(ptr_simd4_mid2_fu_331_p3[0]),
        .Q(inputBuf_0_V_addr_1_reg_424[0]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(ptr_simd4_reg_195[1]),
        .Q(inputBuf_0_V_addr_1_reg_424[1]),
        .R(\inputBuf_0_V_addr_1_reg_424[5]_i_1_n_4 ));
  FDRE \inputBuf_0_V_addr_1_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(ptr_simd4_reg_195[2]),
        .Q(inputBuf_0_V_addr_1_reg_424[2]),
        .R(\inputBuf_0_V_addr_1_reg_424[5]_i_1_n_4 ));
  FDRE \inputBuf_0_V_addr_1_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(ptr_simd4_reg_195[3]),
        .Q(inputBuf_0_V_addr_1_reg_424[3]),
        .R(\inputBuf_0_V_addr_1_reg_424[5]_i_1_n_4 ));
  FDRE \inputBuf_0_V_addr_1_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(ptr_simd4_mid2_fu_331_p3[4]),
        .Q(inputBuf_0_V_addr_1_reg_424[4]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(ptr_simd4_reg_195[5]),
        .Q(inputBuf_0_V_addr_1_reg_424[5]),
        .R(\inputBuf_0_V_addr_1_reg_424[5]_i_1_n_4 ));
  FDRE \inputBuf_0_V_addr_1_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(ptr_simd4_mid2_fu_331_p3[6]),
        .Q(inputBuf_0_V_addr_1_reg_424[6]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(ptr_simd4_mid2_fu_331_p3[7]),
        .Q(inputBuf_0_V_addr_1_reg_424[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888F88888888888)) 
    internal_full_n_i_2__6
       (.I0(or_cond_mid2_reg_415),
        .I1(inputBuf_0_V_ce1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\tmp_reg_392_reg_n_4_[0] ),
        .I5(cnv_91_V_V_empty_n),
        .O(\or_cond_mid2_reg_415_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_3__2
       (.I0(Q[1]),
        .I1(Conv1DBuffer_new_1_U0_ap_start),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \nm_reg_184[0]_i_1 
       (.I0(nm_reg_184[0]),
        .I1(inputBuf_0_V_U_n_14),
        .I2(\nm_reg_184[6]_i_3_n_4 ),
        .O(nm_mid2_fu_359_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \nm_reg_184[1]_i_1 
       (.I0(\nm_reg_184[6]_i_3_n_4 ),
        .I1(nm_reg_184[0]),
        .I2(nm_reg_184[1]),
        .I3(inputBuf_0_V_U_n_14),
        .O(nm_mid2_fu_359_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h5CD0D0D0)) 
    \nm_reg_184[2]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(\nm_reg_184[6]_i_3_n_4 ),
        .I2(nm_reg_184[2]),
        .I3(nm_reg_184[0]),
        .I4(nm_reg_184[1]),
        .O(nm_mid2_fu_359_p3[2]));
  LUT6 #(
    .INIT(64'h000000006CCCCCCC)) 
    \nm_reg_184[3]_i_1 
       (.I0(\nm_reg_184[6]_i_3_n_4 ),
        .I1(nm_reg_184[3]),
        .I2(nm_reg_184[0]),
        .I3(nm_reg_184[2]),
        .I4(nm_reg_184[1]),
        .I5(inputBuf_0_V_U_n_14),
        .O(nm_mid2_fu_359_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \nm_reg_184[4]_i_1 
       (.I0(nm_reg_184[4]),
        .I1(inputBuf_0_V_U_n_14),
        .I2(\nm_reg_184[5]_i_2_n_4 ),
        .O(nm_mid2_fu_359_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \nm_reg_184[5]_i_1 
       (.I0(nm_reg_184[4]),
        .I1(\nm_reg_184[5]_i_2_n_4 ),
        .I2(nm_reg_184[5]),
        .I3(inputBuf_0_V_U_n_14),
        .O(nm_mid2_fu_359_p3[5]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \nm_reg_184[5]_i_2 
       (.I0(nm_reg_184[1]),
        .I1(inputBuf_0_V_U_n_14),
        .I2(nm_reg_184[0]),
        .I3(nm_reg_184[3]),
        .I4(nm_reg_184[2]),
        .I5(\nm_reg_184[6]_i_3_n_4 ),
        .O(\nm_reg_184[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    \nm_reg_184[6]_i_1 
       (.I0(\nm_reg_184[6]_i_2_n_4 ),
        .I1(nm_reg_184[4]),
        .I2(nm_reg_184[5]),
        .I3(\nm_reg_184[6]_i_3_n_4 ),
        .I4(nm_reg_184[6]),
        .I5(inputBuf_0_V_U_n_14),
        .O(nm_mid2_fu_359_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \nm_reg_184[6]_i_2 
       (.I0(nm_reg_184[2]),
        .I1(nm_reg_184[3]),
        .I2(nm_reg_184[0]),
        .I3(inputBuf_0_V_U_n_14),
        .I4(nm_reg_184[1]),
        .O(\nm_reg_184[6]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h15)) 
    \nm_reg_184[6]_i_3 
       (.I0(inputBuf_0_V_U_n_15),
        .I1(inputBuf_0_V_U_n_17),
        .I2(\nm_reg_184[6]_i_6_n_4 ),
        .O(\nm_reg_184[6]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \nm_reg_184[6]_i_6 
       (.I0(indvar_flatten_reg_173_reg[2]),
        .I1(indvar_flatten_reg_173_reg[3]),
        .I2(indvar_flatten_reg_173_reg[0]),
        .I3(indvar_flatten_reg_173_reg[1]),
        .I4(inputBuf_0_V_U_n_16),
        .O(\nm_reg_184[6]_i_6_n_4 ));
  FDRE \nm_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(nm_mid2_fu_359_p3[0]),
        .Q(nm_reg_184[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(nm_mid2_fu_359_p3[1]),
        .Q(nm_reg_184[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(nm_mid2_fu_359_p3[2]),
        .Q(nm_reg_184[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(nm_mid2_fu_359_p3[3]),
        .Q(nm_reg_184[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(nm_mid2_fu_359_p3[4]),
        .Q(nm_reg_184[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(nm_mid2_fu_359_p3[5]),
        .Q(nm_reg_184[5]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(nm_mid2_fu_359_p3[6]),
        .Q(nm_reg_184[6]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \op1_assign_reg_162[0]_i_1 
       (.I0(op1_assign_reg_162_reg__0[0]),
        .O(ofm_iter_fu_267_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op1_assign_reg_162[1]_i_1 
       (.I0(op1_assign_reg_162_reg__0[0]),
        .I1(op1_assign_reg_162_reg__0[1]),
        .O(ofm_iter_fu_267_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \op1_assign_reg_162[2]_i_1 
       (.I0(op1_assign_reg_162_reg__0[1]),
        .I1(op1_assign_reg_162_reg__0[0]),
        .I2(op1_assign_reg_162_reg__0[2]),
        .O(ofm_iter_fu_267_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \op1_assign_reg_162[3]_i_1 
       (.I0(op1_assign_reg_162_reg__0[2]),
        .I1(op1_assign_reg_162_reg__0[0]),
        .I2(op1_assign_reg_162_reg__0[1]),
        .I3(op1_assign_reg_162_reg__0[3]),
        .O(ofm_iter_fu_267_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \op1_assign_reg_162[4]_i_1 
       (.I0(op1_assign_reg_162_reg__0[3]),
        .I1(op1_assign_reg_162_reg__0[1]),
        .I2(op1_assign_reg_162_reg__0[0]),
        .I3(op1_assign_reg_162_reg__0[2]),
        .I4(op1_assign_reg_162_reg__0[4]),
        .O(ofm_iter_fu_267_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \op1_assign_reg_162[5]_i_1 
       (.I0(op1_assign_reg_162_reg__0[5]),
        .I1(op1_assign_reg_162_reg__0[2]),
        .I2(op1_assign_reg_162_reg__0[0]),
        .I3(op1_assign_reg_162_reg__0[1]),
        .I4(op1_assign_reg_162_reg__0[3]),
        .I5(op1_assign_reg_162_reg__0[4]),
        .O(ofm_iter_fu_267_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \op1_assign_reg_162[6]_i_1 
       (.I0(\op1_assign_reg_162[9]_i_3_n_4 ),
        .I1(op1_assign_reg_162_reg__0[6]),
        .O(ofm_iter_fu_267_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \op1_assign_reg_162[7]_i_1 
       (.I0(op1_assign_reg_162_reg__0[6]),
        .I1(\op1_assign_reg_162[9]_i_3_n_4 ),
        .I2(op1_assign_reg_162_reg__0[7]),
        .O(ofm_iter_fu_267_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \op1_assign_reg_162[8]_i_1 
       (.I0(op1_assign_reg_162_reg__0[7]),
        .I1(\op1_assign_reg_162[9]_i_3_n_4 ),
        .I2(op1_assign_reg_162_reg__0[6]),
        .I3(op1_assign_reg_162_reg__0[8]),
        .O(ofm_iter_fu_267_p2[8]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \op1_assign_reg_162[9]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I3(inputBuf_0_V_U_n_14),
        .I4(exitcond_flatten3_fu_241_p2),
        .O(op1_assign_reg_162));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \op1_assign_reg_162[9]_i_2 
       (.I0(op1_assign_reg_162_reg__0[9]),
        .I1(op1_assign_reg_162_reg__0[6]),
        .I2(\op1_assign_reg_162[9]_i_3_n_4 ),
        .I3(op1_assign_reg_162_reg__0[7]),
        .I4(op1_assign_reg_162_reg__0[8]),
        .O(ofm_iter_fu_267_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \op1_assign_reg_162[9]_i_3 
       (.I0(op1_assign_reg_162_reg__0[5]),
        .I1(op1_assign_reg_162_reg__0[2]),
        .I2(op1_assign_reg_162_reg__0[0]),
        .I3(op1_assign_reg_162_reg__0[1]),
        .I4(op1_assign_reg_162_reg__0[3]),
        .I5(op1_assign_reg_162_reg__0[4]),
        .O(\op1_assign_reg_162[9]_i_3_n_4 ));
  FDRE \op1_assign_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[0]),
        .Q(op1_assign_reg_162_reg__0[0]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[1]),
        .Q(op1_assign_reg_162_reg__0[1]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[2]),
        .Q(op1_assign_reg_162_reg__0[2]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[3]),
        .Q(op1_assign_reg_162_reg__0[3]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[4]),
        .Q(op1_assign_reg_162_reg__0[4]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[5]),
        .Q(op1_assign_reg_162_reg__0[5]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[6]),
        .Q(op1_assign_reg_162_reg__0[6]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[7]),
        .Q(op1_assign_reg_162_reg__0[7]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[8] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[8]),
        .Q(op1_assign_reg_162_reg__0[8]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_162_reg[9] 
       (.C(ap_clk),
        .CE(op1_assign_reg_162),
        .D(ofm_iter_fu_267_p2[9]),
        .Q(op1_assign_reg_162_reg__0[9]),
        .R(ap_CS_fsm_state4));
  LUT3 #(
    .INIT(8'h08)) 
    \or_cond_mid2_reg_415[0]_i_1 
       (.I0(\or_cond_mid2_reg_415[0]_i_3_n_4 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .O(inputBuf_0_V_addr_1_reg_4240));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_mid2_reg_415[0]_i_10 
       (.I0(\or_cond_mid2_reg_415[0]_i_16_n_4 ),
        .I1(indvar_flatten3_reg_151_reg[10]),
        .I2(indvar_flatten3_reg_151_reg[11]),
        .I3(indvar_flatten3_reg_151_reg[12]),
        .I4(indvar_flatten3_reg_151_reg[13]),
        .O(\or_cond_mid2_reg_415[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \or_cond_mid2_reg_415[0]_i_11 
       (.I0(indvar_flatten3_reg_151_reg[23]),
        .I1(indvar_flatten3_reg_151_reg[1]),
        .I2(\or_cond_mid2_reg_415[0]_i_17_n_4 ),
        .I3(indvar_flatten3_reg_151_reg[20]),
        .I4(indvar_flatten3_reg_151_reg[0]),
        .I5(\or_cond_mid2_reg_415[0]_i_18_n_4 ),
        .O(\or_cond_mid2_reg_415[0]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \or_cond_mid2_reg_415[0]_i_12 
       (.I0(nm_reg_184[4]),
        .I1(nm_reg_184[5]),
        .O(\or_cond_mid2_reg_415[0]_i_12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \or_cond_mid2_reg_415[0]_i_13 
       (.I0(nm_reg_184[1]),
        .I1(nm_reg_184[0]),
        .I2(nm_reg_184[2]),
        .O(\or_cond_mid2_reg_415[0]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \or_cond_mid2_reg_415[0]_i_14 
       (.I0(nm_reg_184[3]),
        .I1(nm_reg_184[2]),
        .O(\or_cond_mid2_reg_415[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h8000FFFFFFFFFFFF)) 
    \or_cond_mid2_reg_415[0]_i_15 
       (.I0(\or_cond_mid2_reg_415[0]_i_19_n_4 ),
        .I1(inputBuf_0_V_U_n_18),
        .I2(\or_cond_mid2_reg_415[0]_i_20_n_4 ),
        .I3(inputBuf_0_V_U_n_16),
        .I4(nm_reg_184[1]),
        .I5(nm_reg_184[0]),
        .O(\or_cond_mid2_reg_415[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_mid2_reg_415[0]_i_16 
       (.I0(indvar_flatten3_reg_151_reg[2]),
        .I1(indvar_flatten3_reg_151_reg[3]),
        .I2(indvar_flatten3_reg_151_reg[4]),
        .I3(indvar_flatten3_reg_151_reg[5]),
        .I4(indvar_flatten3_reg_151_reg[15]),
        .I5(indvar_flatten3_reg_151_reg[14]),
        .O(\or_cond_mid2_reg_415[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_mid2_reg_415[0]_i_17 
       (.I0(indvar_flatten3_reg_151_reg[22]),
        .I1(indvar_flatten3_reg_151_reg[21]),
        .I2(indvar_flatten3_reg_151_reg[19]),
        .I3(indvar_flatten3_reg_151_reg[16]),
        .O(\or_cond_mid2_reg_415[0]_i_17_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_mid2_reg_415[0]_i_18 
       (.I0(indvar_flatten3_reg_151_reg[17]),
        .I1(indvar_flatten3_reg_151_reg[18]),
        .O(\or_cond_mid2_reg_415[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \or_cond_mid2_reg_415[0]_i_19 
       (.I0(indvar_flatten_reg_173_reg[15]),
        .I1(indvar_flatten_reg_173_reg[14]),
        .I2(indvar_flatten_reg_173_reg[13]),
        .I3(indvar_flatten_reg_173_reg[12]),
        .O(\or_cond_mid2_reg_415[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h888888888A888888)) 
    \or_cond_mid2_reg_415[0]_i_2 
       (.I0(\or_cond_mid2_reg_415[0]_i_4_n_4 ),
        .I1(\or_cond_mid2_reg_415[0]_i_5_n_4 ),
        .I2(\or_cond_mid2_reg_415[0]_i_6_n_4 ),
        .I3(\or_cond_mid2_reg_415[0]_i_7_n_4 ),
        .I4(\or_cond_mid2_reg_415[0]_i_8_n_4 ),
        .I5(\or_cond_mid2_reg_415[0]_i_9_n_4 ),
        .O(or_cond_mid2_fu_351_p3));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \or_cond_mid2_reg_415[0]_i_20 
       (.I0(indvar_flatten_reg_173_reg[1]),
        .I1(indvar_flatten_reg_173_reg[0]),
        .I2(indvar_flatten_reg_173_reg[3]),
        .I3(indvar_flatten_reg_173_reg[2]),
        .O(\or_cond_mid2_reg_415[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_mid2_reg_415[0]_i_3 
       (.I0(\or_cond_mid2_reg_415[0]_i_10_n_4 ),
        .I1(\or_cond_mid2_reg_415[0]_i_11_n_4 ),
        .I2(indvar_flatten3_reg_151_reg[9]),
        .I3(indvar_flatten3_reg_151_reg[8]),
        .I4(indvar_flatten3_reg_151_reg[7]),
        .I5(indvar_flatten3_reg_151_reg[6]),
        .O(\or_cond_mid2_reg_415[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h0000DFFF)) 
    \or_cond_mid2_reg_415[0]_i_4 
       (.I0(op1_assign_reg_162_reg__0[6]),
        .I1(\op1_assign_reg_162[9]_i_3_n_4 ),
        .I2(op1_assign_reg_162_reg__0[7]),
        .I3(op1_assign_reg_162_reg__0[8]),
        .I4(op1_assign_reg_162_reg__0[9]),
        .O(\or_cond_mid2_reg_415[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \or_cond_mid2_reg_415[0]_i_5 
       (.I0(\nm_reg_184[6]_i_3_n_4 ),
        .I1(\or_cond_mid2_reg_415[0]_i_12_n_4 ),
        .I2(nm_reg_184[6]),
        .I3(nm_reg_184[3]),
        .I4(\or_cond_mid2_reg_415[0]_i_13_n_4 ),
        .I5(inputBuf_0_V_U_n_14),
        .O(\or_cond_mid2_reg_415[0]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h87FF)) 
    \or_cond_mid2_reg_415[0]_i_6 
       (.I0(nm_reg_184[1]),
        .I1(nm_reg_184[0]),
        .I2(nm_reg_184[2]),
        .I3(\nm_reg_184[6]_i_3_n_4 ),
        .O(\or_cond_mid2_reg_415[0]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \or_cond_mid2_reg_415[0]_i_7 
       (.I0(nm_reg_184[1]),
        .I1(nm_reg_184[3]),
        .I2(nm_reg_184[0]),
        .I3(nm_reg_184[5]),
        .I4(inputBuf_0_V_U_n_14),
        .O(\or_cond_mid2_reg_415[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \or_cond_mid2_reg_415[0]_i_8 
       (.I0(nm_reg_184[4]),
        .I1(nm_reg_184[1]),
        .I2(inputBuf_0_V_U_n_14),
        .I3(nm_reg_184[0]),
        .I4(nm_reg_184[3]),
        .I5(nm_reg_184[2]),
        .O(\or_cond_mid2_reg_415[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E1F0F0F0)) 
    \or_cond_mid2_reg_415[0]_i_9 
       (.I0(\or_cond_mid2_reg_415[0]_i_14_n_4 ),
        .I1(\or_cond_mid2_reg_415[0]_i_15_n_4 ),
        .I2(nm_reg_184[6]),
        .I3(nm_reg_184[4]),
        .I4(nm_reg_184[5]),
        .I5(inputBuf_0_V_U_n_14),
        .O(\or_cond_mid2_reg_415[0]_i_9_n_4 ));
  FDRE \or_cond_mid2_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4240),
        .D(or_cond_mid2_fu_351_p3),
        .Q(or_cond_mid2_reg_415),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptr_simd4_reg_195[0]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(ptr_simd4_reg_195[0]),
        .O(ptr_simd_2_fu_372_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \ptr_simd4_reg_195[1]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(ptr_simd4_reg_195[1]),
        .I2(ptr_simd4_reg_195[0]),
        .O(ptr_simd_2_fu_372_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \ptr_simd4_reg_195[2]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(ptr_simd4_reg_195[0]),
        .I2(ptr_simd4_reg_195[1]),
        .I3(ptr_simd4_reg_195[2]),
        .O(ptr_simd_2_fu_372_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \ptr_simd4_reg_195[3]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(ptr_simd4_reg_195[2]),
        .I2(ptr_simd4_reg_195[1]),
        .I3(ptr_simd4_reg_195[0]),
        .I4(ptr_simd4_reg_195[3]),
        .O(ptr_simd_2_fu_372_p2[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \ptr_simd4_reg_195[4]_i_1 
       (.I0(inputBuf_0_V_U_n_13),
        .I1(ptr_simd4_reg_195[3]),
        .I2(ptr_simd4_reg_195[0]),
        .I3(ptr_simd4_reg_195[1]),
        .I4(ptr_simd4_reg_195[2]),
        .I5(ptr_simd4_reg_195[4]),
        .O(ptr_simd_2_fu_372_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h090C)) 
    \ptr_simd4_reg_195[5]_i_1 
       (.I0(\ptr_simd4_reg_195[7]_i_2_n_4 ),
        .I1(ptr_simd4_reg_195[5]),
        .I2(inputBuf_0_V_U_n_13),
        .I3(ptr_simd4_reg_195[4]),
        .O(ptr_simd_2_fu_372_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0A0A060A)) 
    \ptr_simd4_reg_195[6]_i_1 
       (.I0(ptr_simd4_reg_195[6]),
        .I1(ptr_simd4_reg_195[4]),
        .I2(inputBuf_0_V_U_n_13),
        .I3(ptr_simd4_reg_195[5]),
        .I4(\ptr_simd4_reg_195[7]_i_2_n_4 ),
        .O(ptr_simd_2_fu_372_p2[6]));
  LUT6 #(
    .INIT(64'h0000A6AA0000AAAA)) 
    \ptr_simd4_reg_195[7]_i_1 
       (.I0(ptr_simd4_reg_195[7]),
        .I1(ptr_simd4_reg_195[6]),
        .I2(\ptr_simd4_reg_195[7]_i_2_n_4 ),
        .I3(ptr_simd4_reg_195[5]),
        .I4(inputBuf_0_V_U_n_13),
        .I5(ptr_simd4_reg_195[4]),
        .O(ptr_simd_2_fu_372_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ptr_simd4_reg_195[7]_i_2 
       (.I0(ptr_simd4_reg_195[2]),
        .I1(ptr_simd4_reg_195[1]),
        .I2(ptr_simd4_reg_195[0]),
        .I3(ptr_simd4_reg_195[3]),
        .O(\ptr_simd4_reg_195[7]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \ptr_simd4_reg_195[8]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten3_fu_241_p2),
        .O(indvar_flatten3_reg_1510));
  LUT6 #(
    .INIT(64'h070F0F0F08000000)) 
    \ptr_simd4_reg_195[8]_i_2 
       (.I0(ptr_simd4_reg_195[7]),
        .I1(ptr_simd4_reg_195[4]),
        .I2(inputBuf_0_V_U_n_13),
        .I3(\ptr_simd4_reg_195[8]_i_3_n_4 ),
        .I4(ptr_simd4_reg_195[6]),
        .I5(ptr_simd4_reg_195[8]),
        .O(ptr_simd_2_fu_372_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ptr_simd4_reg_195[8]_i_3 
       (.I0(ptr_simd4_reg_195[5]),
        .I1(ptr_simd4_reg_195[3]),
        .I2(ptr_simd4_reg_195[0]),
        .I3(ptr_simd4_reg_195[1]),
        .I4(ptr_simd4_reg_195[2]),
        .O(\ptr_simd4_reg_195[8]_i_3_n_4 ));
  FDRE \ptr_simd4_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[0]),
        .Q(ptr_simd4_reg_195[0]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[1]),
        .Q(ptr_simd4_reg_195[1]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[2]),
        .Q(ptr_simd4_reg_195[2]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[3]),
        .Q(ptr_simd4_reg_195[3]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[4]),
        .Q(ptr_simd4_reg_195[4]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[5]),
        .Q(ptr_simd4_reg_195[5]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[6]),
        .Q(ptr_simd4_reg_195[6]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[7]),
        .Q(ptr_simd4_reg_195[7]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1510),
        .D(ptr_simd_2_fu_372_p2[8]),
        .Q(ptr_simd4_reg_195[8]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \ptr_simd_1_reg_396[0]_i_1 
       (.I0(\ptr_simd_reg_139_reg_n_4_[0] ),
        .I1(\tmp_reg_392_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ptr_simd_1_reg_396_reg__0[0]),
        .O(ptr_simd_1_fu_212_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ptr_simd_1_reg_396[1]_i_1 
       (.I0(\ptr_simd_reg_139_reg_n_4_[0] ),
        .I1(ptr_simd_1_reg_396_reg__0[0]),
        .I2(\ptr_simd_reg_139_reg_n_4_[1] ),
        .I3(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I4(ptr_simd_1_reg_396_reg__0[1]),
        .O(ptr_simd_1_fu_212_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \ptr_simd_1_reg_396[2]_i_1 
       (.I0(\ptr_simd_1_reg_396[2]_i_2_n_4 ),
        .I1(ptr_simd_1_reg_396_reg__0[1]),
        .I2(\ptr_simd_reg_139_reg_n_4_[1] ),
        .I3(\ptr_simd_reg_139_reg_n_4_[2] ),
        .I4(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_396_reg__0[2]),
        .O(ptr_simd_1_fu_212_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ptr_simd_1_reg_396[2]_i_2 
       (.I0(ptr_simd_1_reg_396_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_392_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_139_reg_n_4_[0] ),
        .O(\ptr_simd_1_reg_396[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_396[3]_i_1 
       (.I0(ptr_simd_1_reg_396_reg__0[2]),
        .I1(\ptr_simd_reg_139_reg_n_4_[2] ),
        .I2(\ptr_simd_1_reg_396[3]_i_2_n_4 ),
        .I3(\ptr_simd_reg_139_reg_n_4_[3] ),
        .I4(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_396_reg__0[3]),
        .O(ptr_simd_1_fu_212_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \ptr_simd_1_reg_396[3]_i_2 
       (.I0(\ptr_simd_reg_139_reg_n_4_[1] ),
        .I1(ptr_simd_1_reg_396_reg__0[1]),
        .I2(\ptr_simd_reg_139_reg_n_4_[0] ),
        .I3(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I4(ptr_simd_1_reg_396_reg__0[0]),
        .O(\ptr_simd_1_reg_396[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_396[4]_i_1 
       (.I0(ptr_simd_1_reg_396_reg__0[3]),
        .I1(\ptr_simd_reg_139_reg_n_4_[3] ),
        .I2(\ptr_simd_1_reg_396[4]_i_2_n_4 ),
        .I3(\ptr_simd_reg_139_reg_n_4_[4] ),
        .I4(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_396_reg__0[4]),
        .O(ptr_simd_1_fu_212_p2[4]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \ptr_simd_1_reg_396[4]_i_2 
       (.I0(\ptr_simd_1_reg_396[2]_i_2_n_4 ),
        .I1(ptr_simd_1_reg_396_reg__0[1]),
        .I2(\ptr_simd_reg_139_reg_n_4_[1] ),
        .I3(\ptr_simd_reg_139_reg_n_4_[2] ),
        .I4(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_396_reg__0[2]),
        .O(\ptr_simd_1_reg_396[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \ptr_simd_1_reg_396[5]_i_1 
       (.I0(\ptr_simd_reg_139_reg_n_4_[5] ),
        .I1(\tmp_reg_392_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(ptr_simd_1_reg_396_reg__0[5]),
        .I4(\ptr_simd_1_reg_396[5]_i_2_n_4 ),
        .O(ptr_simd_1_fu_212_p2[5]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \ptr_simd_1_reg_396[5]_i_2 
       (.I0(\ptr_simd_reg_139_reg_n_4_[4] ),
        .I1(ptr_simd_1_reg_396_reg__0[4]),
        .I2(ptr_simd_1_reg_396_reg__0[3]),
        .I3(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I4(\ptr_simd_reg_139_reg_n_4_[3] ),
        .I5(\ptr_simd_1_reg_396[4]_i_2_n_4 ),
        .O(\ptr_simd_1_reg_396[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \ptr_simd_1_reg_396[6]_i_1 
       (.I0(\ptr_simd_1_reg_396[8]_i_4_n_4 ),
        .I1(\ptr_simd_reg_139_reg_n_4_[6] ),
        .I2(\tmp_reg_392_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ptr_simd_1_reg_396_reg__0[6]),
        .O(ptr_simd_1_fu_212_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_396[7]_i_1 
       (.I0(ptr_simd_1_reg_396_reg__0[6]),
        .I1(\ptr_simd_reg_139_reg_n_4_[6] ),
        .I2(\ptr_simd_1_reg_396[8]_i_4_n_4 ),
        .I3(\ptr_simd_reg_139_reg_n_4_[7] ),
        .I4(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_396_reg__0[7]),
        .O(ptr_simd_1_fu_212_p2[7]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \ptr_simd_1_reg_396[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(cnv_91_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\tmp_reg_392_reg_n_4_[0] ),
        .O(ptr_simd_1_reg_3960));
  LUT6 #(
    .INIT(64'hDFDFDF202020DF20)) 
    \ptr_simd_1_reg_396[8]_i_2 
       (.I0(\ptr_simd_1_reg_396[8]_i_3_n_4 ),
        .I1(\ptr_simd_1_reg_396[8]_i_4_n_4 ),
        .I2(\ptr_simd_1_reg_396[8]_i_5_n_4 ),
        .I3(\ptr_simd_reg_139_reg_n_4_[8] ),
        .I4(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I5(ptr_simd_1_reg_396_reg__0[8]),
        .O(ptr_simd_1_fu_212_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ptr_simd_1_reg_396[8]_i_3 
       (.I0(ptr_simd_1_reg_396_reg__0[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_392_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_139_reg_n_4_[7] ),
        .O(\ptr_simd_1_reg_396[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h757777777F777777)) 
    \ptr_simd_1_reg_396[8]_i_4 
       (.I0(\ptr_simd_1_reg_396[5]_i_2_n_4 ),
        .I1(\ptr_simd_reg_139_reg_n_4_[5] ),
        .I2(\tmp_reg_392_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ptr_simd_1_reg_396_reg__0[5]),
        .O(\ptr_simd_1_reg_396[8]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ptr_simd_1_reg_396[8]_i_5 
       (.I0(ptr_simd_1_reg_396_reg__0[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_392_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_139_reg_n_4_[6] ),
        .O(\ptr_simd_1_reg_396[8]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ptr_simd_1_reg_396[8]_i_6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\tmp_reg_392_reg_n_4_[0] ),
        .O(\ptr_simd_1_reg_396[8]_i_6_n_4 ));
  FDRE \ptr_simd_1_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[0]),
        .Q(ptr_simd_1_reg_396_reg__0[0]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[1]),
        .Q(ptr_simd_1_reg_396_reg__0[1]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[2]),
        .Q(ptr_simd_1_reg_396_reg__0[2]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[3]),
        .Q(ptr_simd_1_reg_396_reg__0[3]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[4]),
        .Q(ptr_simd_1_reg_396_reg__0[4]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[5]),
        .Q(ptr_simd_1_reg_396_reg__0[5]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[6]),
        .Q(ptr_simd_1_reg_396_reg__0[6]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[7]),
        .Q(ptr_simd_1_reg_396_reg__0[7]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_396_reg[8] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3960),
        .D(ptr_simd_1_fu_212_p2[8]),
        .Q(ptr_simd_1_reg_396_reg__0[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE000)) 
    \ptr_simd_reg_139[8]_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DMac_new_1_U0_full_n),
        .I2(Conv1DBuffer_new_1_U0_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[0]),
        .Q(\ptr_simd_reg_139_reg_n_4_[0] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[1]),
        .Q(\ptr_simd_reg_139_reg_n_4_[1] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[2]),
        .Q(\ptr_simd_reg_139_reg_n_4_[2] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[3]),
        .Q(\ptr_simd_reg_139_reg_n_4_[3] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[4]),
        .Q(\ptr_simd_reg_139_reg_n_4_[4] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[5]),
        .Q(\ptr_simd_reg_139_reg_n_4_[5] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[6]),
        .Q(\ptr_simd_reg_139_reg_n_4_[6] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[7]),
        .Q(\ptr_simd_reg_139_reg_n_4_[7] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(WEA),
        .D(ptr_simd_1_reg_396_reg__0[8]),
        .Q(\ptr_simd_reg_139_reg_n_4_[8] ),
        .R(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    ram_reg_i_21__0
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(exitcond_flatten3_reg_401),
        .I2(cnv_92_V_V_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_4),
        .I4(or_cond_mid2_reg_415),
        .I5(cnv_91_V_V_empty_n),
        .O(inputBuf_0_V_ce1));
  LUT6 #(
    .INIT(64'h00000000B0000000)) 
    ram_reg_i_3__0
       (.I0(cnv_91_V_V_empty_n),
        .I1(or_cond_mid2_reg_415),
        .I2(ap_enable_reg_pp1_iter1_reg_n_4),
        .I3(cnv_92_V_V_full_n),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(exitcond_flatten3_reg_401),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    start_once_reg_i_1__5
       (.I0(Q[1]),
        .I1(Conv1DBuffer_new_1_U0_ap_start),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(start_once_reg_i_1__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__5_n_4),
        .Q(start_once_reg_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hBBBB8088)) 
    \tmp_reg_392[0]_i_1 
       (.I0(tmp_fu_206_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(cnv_91_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\tmp_reg_392_reg_n_4_[0] ),
        .O(\tmp_reg_392[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \tmp_reg_392[0]_i_2 
       (.I0(\tmp_reg_392[0]_i_3_n_4 ),
        .I1(ptr_simd_1_reg_396_reg__0[8]),
        .I2(\ptr_simd_1_reg_396[8]_i_6_n_4 ),
        .I3(\ptr_simd_reg_139_reg_n_4_[8] ),
        .I4(\tmp_reg_392[0]_i_4_n_4 ),
        .I5(\ptr_simd_1_reg_396[8]_i_3_n_4 ),
        .O(tmp_fu_206_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_reg_392[0]_i_3 
       (.I0(\tmp_reg_392[0]_i_5_n_4 ),
        .I1(\tmp_reg_392[0]_i_6_n_4 ),
        .I2(\tmp_reg_392[0]_i_7_n_4 ),
        .I3(\ptr_simd_1_reg_396[2]_i_2_n_4 ),
        .I4(\ptr_simd_1_reg_396[8]_i_5_n_4 ),
        .I5(\tmp_reg_392[0]_i_8_n_4 ),
        .O(\tmp_reg_392[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_reg_392[0]_i_4 
       (.I0(ptr_simd_1_reg_396_reg__0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_392_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_139_reg_n_4_[1] ),
        .O(\tmp_reg_392[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_reg_392[0]_i_5 
       (.I0(ptr_simd_1_reg_396_reg__0[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_392_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_139_reg_n_4_[3] ),
        .O(\tmp_reg_392[0]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_reg_392[0]_i_6 
       (.I0(ptr_simd_1_reg_396_reg__0[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_392_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_139_reg_n_4_[4] ),
        .O(\tmp_reg_392[0]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_reg_392[0]_i_7 
       (.I0(ptr_simd_1_reg_396_reg__0[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_392_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_139_reg_n_4_[5] ),
        .O(\tmp_reg_392[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_reg_392[0]_i_8 
       (.I0(ptr_simd_1_reg_396_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_392_reg_n_4_[0] ),
        .I4(\ptr_simd_reg_139_reg_n_4_[2] ),
        .O(\tmp_reg_392[0]_i_8_n_4 ));
  FDRE \tmp_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_392[0]_i_1_n_4 ),
        .Q(\tmp_reg_392_reg_n_4_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_bkb
   (D,
    E,
    \exitcond_flatten4_reg_397_reg[0] ,
    indvar_flatten_reg_169_reg_15_sp_1,
    \indvar_flatten_reg_169_reg[15]_0 ,
    \ptr_simd4_reg_191_reg[2] ,
    indvar_flatten_reg_169_reg_11_sp_1,
    indvar_flatten_reg_169_reg_12_sp_1,
    ap_clk,
    shiftReg_ce,
    Q,
    DIADI,
    WEBWE,
    ram_reg,
    ram_reg_0,
    cnv_87_V_V_empty_n,
    ram_reg_1,
    \nm_reg_180[2]_i_2 ,
    ram_reg_2,
    ap_enable_reg_pp1_iter0,
    indvar_flatten_reg_169_reg,
    ram_reg_3,
    cnv_88_V_V_full_n,
    exitcond_flatten4_reg_397,
    ram_reg_4);
  output [7:0]D;
  output [0:0]E;
  output \exitcond_flatten4_reg_397_reg[0] ;
  output indvar_flatten_reg_169_reg_15_sp_1;
  output \indvar_flatten_reg_169_reg[15]_0 ;
  output \ptr_simd4_reg_191_reg[2] ;
  output indvar_flatten_reg_169_reg_11_sp_1;
  output indvar_flatten_reg_169_reg_12_sp_1;
  input ap_clk;
  input shiftReg_ce;
  input [8:0]Q;
  input [7:0]DIADI;
  input [0:0]WEBWE;
  input ram_reg;
  input ram_reg_0;
  input cnv_87_V_V_empty_n;
  input [1:0]ram_reg_1;
  input [9:0]\nm_reg_180[2]_i_2 ;
  input [8:0]ram_reg_2;
  input ap_enable_reg_pp1_iter0;
  input [16:0]indvar_flatten_reg_169_reg;
  input ram_reg_3;
  input cnv_88_V_V_full_n;
  input exitcond_flatten4_reg_397;
  input ram_reg_4;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_87_V_V_empty_n;
  wire cnv_88_V_V_full_n;
  wire exitcond_flatten4_reg_397;
  wire \exitcond_flatten4_reg_397_reg[0] ;
  wire [16:0]indvar_flatten_reg_169_reg;
  wire \indvar_flatten_reg_169_reg[15]_0 ;
  wire indvar_flatten_reg_169_reg_11_sn_1;
  wire indvar_flatten_reg_169_reg_12_sn_1;
  wire indvar_flatten_reg_169_reg_15_sn_1;
  wire [9:0]\nm_reg_180[2]_i_2 ;
  wire \ptr_simd4_reg_191_reg[2] ;
  wire ram_reg;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire shiftReg_ce;

  assign indvar_flatten_reg_169_reg_11_sp_1 = indvar_flatten_reg_169_reg_11_sn_1;
  assign indvar_flatten_reg_169_reg_12_sp_1 = indvar_flatten_reg_169_reg_12_sn_1;
  assign indvar_flatten_reg_169_reg_15_sp_1 = indvar_flatten_reg_169_reg_15_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_bkb_ram Conv1DBuffer_new_bkb_ram_U
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_87_V_V_empty_n(cnv_87_V_V_empty_n),
        .cnv_88_V_V_full_n(cnv_88_V_V_full_n),
        .exitcond_flatten4_reg_397(exitcond_flatten4_reg_397),
        .\exitcond_flatten4_reg_397_reg[0] (\exitcond_flatten4_reg_397_reg[0] ),
        .indvar_flatten_reg_169_reg(indvar_flatten_reg_169_reg),
        .\indvar_flatten_reg_169_reg[15]_0 (\indvar_flatten_reg_169_reg[15]_0 ),
        .indvar_flatten_reg_169_reg_11_sp_1(indvar_flatten_reg_169_reg_11_sn_1),
        .indvar_flatten_reg_169_reg_12_sp_1(indvar_flatten_reg_169_reg_12_sn_1),
        .indvar_flatten_reg_169_reg_15_sp_1(indvar_flatten_reg_169_reg_15_sn_1),
        .\nm_reg_180[2]_i_2_0 (\nm_reg_180[2]_i_2 ),
        .\ptr_simd4_reg_191_reg[2] (\ptr_simd4_reg_191_reg[2] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .shiftReg_ce(shiftReg_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_bkb_ram
   (D,
    E,
    \exitcond_flatten4_reg_397_reg[0] ,
    indvar_flatten_reg_169_reg_15_sp_1,
    \indvar_flatten_reg_169_reg[15]_0 ,
    \ptr_simd4_reg_191_reg[2] ,
    indvar_flatten_reg_169_reg_11_sp_1,
    indvar_flatten_reg_169_reg_12_sp_1,
    ap_clk,
    shiftReg_ce,
    Q,
    DIADI,
    WEBWE,
    ram_reg_0,
    ram_reg_1,
    cnv_87_V_V_empty_n,
    ram_reg_2,
    \nm_reg_180[2]_i_2_0 ,
    ram_reg_3,
    ap_enable_reg_pp1_iter0,
    indvar_flatten_reg_169_reg,
    ram_reg_4,
    cnv_88_V_V_full_n,
    exitcond_flatten4_reg_397,
    ram_reg_5);
  output [7:0]D;
  output [0:0]E;
  output \exitcond_flatten4_reg_397_reg[0] ;
  output indvar_flatten_reg_169_reg_15_sp_1;
  output \indvar_flatten_reg_169_reg[15]_0 ;
  output \ptr_simd4_reg_191_reg[2] ;
  output indvar_flatten_reg_169_reg_11_sp_1;
  output indvar_flatten_reg_169_reg_12_sp_1;
  input ap_clk;
  input shiftReg_ce;
  input [8:0]Q;
  input [7:0]DIADI;
  input [0:0]WEBWE;
  input ram_reg_0;
  input ram_reg_1;
  input cnv_87_V_V_empty_n;
  input [1:0]ram_reg_2;
  input [9:0]\nm_reg_180[2]_i_2_0 ;
  input [8:0]ram_reg_3;
  input ap_enable_reg_pp1_iter0;
  input [16:0]indvar_flatten_reg_169_reg;
  input ram_reg_4;
  input cnv_88_V_V_full_n;
  input exitcond_flatten4_reg_397;
  input ram_reg_5;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_87_V_V_empty_n;
  wire cnv_88_V_V_full_n;
  wire exitcond_flatten4_reg_397;
  wire \exitcond_flatten4_reg_397_reg[0] ;
  wire [16:0]indvar_flatten_reg_169_reg;
  wire \indvar_flatten_reg_169_reg[15]_0 ;
  wire indvar_flatten_reg_169_reg_11_sn_1;
  wire indvar_flatten_reg_169_reg_12_sn_1;
  wire indvar_flatten_reg_169_reg_15_sn_1;
  wire [8:0]inputBuf_0_V_address0;
  wire inputBuf_0_V_ce0;
  wire inputBuf_0_V_we1;
  wire [9:0]\nm_reg_180[2]_i_2_0 ;
  wire \nm_reg_180[2]_i_3_n_4 ;
  wire \nm_reg_180[6]_i_4_n_4 ;
  wire \nm_reg_180[6]_i_6_n_4 ;
  wire \ptr_simd4_reg_191_reg[2] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire [8:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_24_n_4;
  wire shiftReg_ce;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  assign indvar_flatten_reg_169_reg_11_sp_1 = indvar_flatten_reg_169_reg_11_sn_1;
  assign indvar_flatten_reg_169_reg_12_sp_1 = indvar_flatten_reg_169_reg_12_sn_1;
  assign indvar_flatten_reg_169_reg_15_sp_1 = indvar_flatten_reg_169_reg_15_sn_1;
  LUT5 #(
    .INIT(32'h00000002)) 
    \nm_reg_180[2]_i_2 
       (.I0(\nm_reg_180[2]_i_3_n_4 ),
        .I1(\nm_reg_180[2]_i_2_0 [2]),
        .I2(\nm_reg_180[2]_i_2_0 [3]),
        .I3(\nm_reg_180[2]_i_2_0 [0]),
        .I4(\nm_reg_180[2]_i_2_0 [1]),
        .O(\ptr_simd4_reg_191_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_180[2]_i_3 
       (.I0(\nm_reg_180[2]_i_2_0 [6]),
        .I1(\nm_reg_180[2]_i_2_0 [7]),
        .I2(\nm_reg_180[2]_i_2_0 [4]),
        .I3(\nm_reg_180[2]_i_2_0 [5]),
        .I4(\nm_reg_180[2]_i_2_0 [8]),
        .I5(\nm_reg_180[2]_i_2_0 [9]),
        .O(\nm_reg_180[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \nm_reg_180[6]_i_3 
       (.I0(indvar_flatten_reg_169_reg[15]),
        .I1(\nm_reg_180[6]_i_4_n_4 ),
        .I2(indvar_flatten_reg_169_reg_11_sn_1),
        .I3(\nm_reg_180[6]_i_6_n_4 ),
        .I4(indvar_flatten_reg_169_reg_12_sn_1),
        .O(\indvar_flatten_reg_169_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_180[6]_i_4 
       (.I0(indvar_flatten_reg_169_reg[2]),
        .I1(indvar_flatten_reg_169_reg[10]),
        .I2(indvar_flatten_reg_169_reg[5]),
        .I3(indvar_flatten_reg_169_reg[14]),
        .O(\nm_reg_180[6]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_180[6]_i_5 
       (.I0(indvar_flatten_reg_169_reg[11]),
        .I1(indvar_flatten_reg_169_reg[9]),
        .I2(indvar_flatten_reg_169_reg[1]),
        .I3(indvar_flatten_reg_169_reg[16]),
        .O(indvar_flatten_reg_169_reg_11_sn_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_180[6]_i_6 
       (.I0(indvar_flatten_reg_169_reg[7]),
        .I1(indvar_flatten_reg_169_reg[4]),
        .I2(indvar_flatten_reg_169_reg[6]),
        .I3(indvar_flatten_reg_169_reg[3]),
        .O(\nm_reg_180[6]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_180[6]_i_7 
       (.I0(indvar_flatten_reg_169_reg[12]),
        .I1(indvar_flatten_reg_169_reg[8]),
        .I2(indvar_flatten_reg_169_reg[13]),
        .I3(indvar_flatten_reg_169_reg[0]),
        .O(indvar_flatten_reg_169_reg_12_sn_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,inputBuf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(inputBuf_0_V_ce0),
        .ENBWREN(inputBuf_0_V_we1),
        .REGCEAREGCE(shiftReg_ce),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hC800C800C800FFFF)) 
    ram_reg_i_1
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(cnv_87_V_V_empty_n),
        .I3(ram_reg_2[0]),
        .I4(\exitcond_flatten4_reg_397_reg[0] ),
        .I5(ram_reg_i_24_n_4),
        .O(inputBuf_0_V_ce0));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_10
       (.I0(\nm_reg_180[2]_i_2_0 [2]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[2]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[2]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_11
       (.I0(\nm_reg_180[2]_i_2_0 [1]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[1]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[1]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_12
       (.I0(\nm_reg_180[2]_i_2_0 [0]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[0]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[0]));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    ram_reg_i_2
       (.I0(cnv_87_V_V_empty_n),
        .I1(ram_reg_4),
        .I2(cnv_88_V_V_full_n),
        .I3(exitcond_flatten4_reg_397),
        .I4(ram_reg_2[1]),
        .I5(ram_reg_5),
        .O(inputBuf_0_V_we1));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_21
       (.I0(cnv_87_V_V_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2[0]),
        .O(E));
  LUT5 #(
    .INIT(32'h1010F010)) 
    ram_reg_i_23
       (.I0(exitcond_flatten4_reg_397),
        .I1(cnv_88_V_V_full_n),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(cnv_87_V_V_empty_n),
        .O(\exitcond_flatten4_reg_397_reg[0] ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_24
       (.I0(ram_reg_2[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_24_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_25
       (.I0(\indvar_flatten_reg_169_reg[15]_0 ),
        .I1(\ptr_simd4_reg_191_reg[2] ),
        .O(indvar_flatten_reg_169_reg_15_sn_1));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_4
       (.I0(\nm_reg_180[2]_i_2_0 [8]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[8]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[8]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_5
       (.I0(\nm_reg_180[2]_i_2_0 [7]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[7]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[7]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_6
       (.I0(\nm_reg_180[2]_i_2_0 [6]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[6]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[6]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_7
       (.I0(\nm_reg_180[2]_i_2_0 [5]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[5]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[5]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_8
       (.I0(\nm_reg_180[2]_i_2_0 [4]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[4]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_9
       (.I0(\nm_reg_180[2]_i_2_0 [3]),
        .I1(indvar_flatten_reg_169_reg_15_sn_1),
        .I2(ram_reg_3[3]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_hbi
   (D,
    E,
    indvar_flatten_reg_173_reg_1_sp_1,
    \indvar_flatten_reg_173_reg[1]_0 ,
    \ptr_simd4_reg_195_reg[4] ,
    indvar_flatten_reg_173_reg_7_sp_1,
    indvar_flatten_reg_173_reg_12_sp_1,
    indvar_flatten_reg_173_reg_11_sp_1,
    ap_clk,
    shiftReg_ce,
    ADDRBWRADDR,
    DIADI,
    WEBWE,
    ram_reg,
    ram_reg_0,
    cnv_91_V_V_empty_n,
    Q,
    ram_reg_1,
    cnv_92_V_V_full_n,
    exitcond_flatten3_reg_401,
    ram_reg_2,
    ram_reg_i_25__0,
    ram_reg_3,
    ap_enable_reg_pp1_iter0,
    indvar_flatten_reg_173_reg);
  output [7:0]D;
  output [0:0]E;
  output indvar_flatten_reg_173_reg_1_sp_1;
  output \indvar_flatten_reg_173_reg[1]_0 ;
  output \ptr_simd4_reg_195_reg[4] ;
  output indvar_flatten_reg_173_reg_7_sp_1;
  output indvar_flatten_reg_173_reg_12_sp_1;
  output indvar_flatten_reg_173_reg_11_sp_1;
  input ap_clk;
  input shiftReg_ce;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEBWE;
  input ram_reg;
  input ram_reg_0;
  input cnv_91_V_V_empty_n;
  input [1:0]Q;
  input ram_reg_1;
  input cnv_92_V_V_full_n;
  input exitcond_flatten3_reg_401;
  input ram_reg_2;
  input [8:0]ram_reg_i_25__0;
  input [7:0]ram_reg_3;
  input ap_enable_reg_pp1_iter0;
  input [15:0]indvar_flatten_reg_173_reg;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_91_V_V_empty_n;
  wire cnv_92_V_V_full_n;
  wire exitcond_flatten3_reg_401;
  wire [15:0]indvar_flatten_reg_173_reg;
  wire \indvar_flatten_reg_173_reg[1]_0 ;
  wire indvar_flatten_reg_173_reg_11_sn_1;
  wire indvar_flatten_reg_173_reg_12_sn_1;
  wire indvar_flatten_reg_173_reg_1_sn_1;
  wire indvar_flatten_reg_173_reg_7_sn_1;
  wire \ptr_simd4_reg_195_reg[4] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [8:0]ram_reg_i_25__0;
  wire shiftReg_ce;

  assign indvar_flatten_reg_173_reg_11_sp_1 = indvar_flatten_reg_173_reg_11_sn_1;
  assign indvar_flatten_reg_173_reg_12_sp_1 = indvar_flatten_reg_173_reg_12_sn_1;
  assign indvar_flatten_reg_173_reg_1_sp_1 = indvar_flatten_reg_173_reg_1_sn_1;
  assign indvar_flatten_reg_173_reg_7_sp_1 = indvar_flatten_reg_173_reg_7_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_hbi_ram Conv1DBuffer_new_hbi_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_91_V_V_empty_n(cnv_91_V_V_empty_n),
        .cnv_92_V_V_full_n(cnv_92_V_V_full_n),
        .exitcond_flatten3_reg_401(exitcond_flatten3_reg_401),
        .indvar_flatten_reg_173_reg(indvar_flatten_reg_173_reg),
        .\indvar_flatten_reg_173_reg[1]_0 (\indvar_flatten_reg_173_reg[1]_0 ),
        .indvar_flatten_reg_173_reg_11_sp_1(indvar_flatten_reg_173_reg_11_sn_1),
        .indvar_flatten_reg_173_reg_12_sp_1(indvar_flatten_reg_173_reg_12_sn_1),
        .indvar_flatten_reg_173_reg_1_sp_1(indvar_flatten_reg_173_reg_1_sn_1),
        .indvar_flatten_reg_173_reg_7_sp_1(indvar_flatten_reg_173_reg_7_sn_1),
        .\ptr_simd4_reg_195_reg[4] (\ptr_simd4_reg_195_reg[4] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_i_25__0_0(ram_reg_i_25__0),
        .shiftReg_ce(shiftReg_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_hbi_ram
   (D,
    E,
    indvar_flatten_reg_173_reg_1_sp_1,
    \indvar_flatten_reg_173_reg[1]_0 ,
    \ptr_simd4_reg_195_reg[4] ,
    indvar_flatten_reg_173_reg_7_sp_1,
    indvar_flatten_reg_173_reg_12_sp_1,
    indvar_flatten_reg_173_reg_11_sp_1,
    ap_clk,
    shiftReg_ce,
    ADDRBWRADDR,
    DIADI,
    WEBWE,
    ram_reg_0,
    ram_reg_1,
    cnv_91_V_V_empty_n,
    Q,
    ram_reg_2,
    cnv_92_V_V_full_n,
    exitcond_flatten3_reg_401,
    ram_reg_3,
    ram_reg_i_25__0_0,
    ram_reg_4,
    ap_enable_reg_pp1_iter0,
    indvar_flatten_reg_173_reg);
  output [7:0]D;
  output [0:0]E;
  output indvar_flatten_reg_173_reg_1_sp_1;
  output \indvar_flatten_reg_173_reg[1]_0 ;
  output \ptr_simd4_reg_195_reg[4] ;
  output indvar_flatten_reg_173_reg_7_sp_1;
  output indvar_flatten_reg_173_reg_12_sp_1;
  output indvar_flatten_reg_173_reg_11_sp_1;
  input ap_clk;
  input shiftReg_ce;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]WEBWE;
  input ram_reg_0;
  input ram_reg_1;
  input cnv_91_V_V_empty_n;
  input [1:0]Q;
  input ram_reg_2;
  input cnv_92_V_V_full_n;
  input exitcond_flatten3_reg_401;
  input ram_reg_3;
  input [8:0]ram_reg_i_25__0_0;
  input [7:0]ram_reg_4;
  input ap_enable_reg_pp1_iter0;
  input [15:0]indvar_flatten_reg_173_reg;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_91_V_V_empty_n;
  wire cnv_92_V_V_full_n;
  wire exitcond_flatten3_reg_401;
  wire [15:0]indvar_flatten_reg_173_reg;
  wire \indvar_flatten_reg_173_reg[1]_0 ;
  wire indvar_flatten_reg_173_reg_11_sn_1;
  wire indvar_flatten_reg_173_reg_12_sn_1;
  wire indvar_flatten_reg_173_reg_1_sn_1;
  wire indvar_flatten_reg_173_reg_7_sn_1;
  wire [7:0]inputBuf_0_V_address0;
  wire inputBuf_0_V_ce0;
  wire inputBuf_0_V_we1;
  wire \ptr_simd4_reg_195_reg[4] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_i_22__0_n_4;
  wire ram_reg_i_24__0_n_4;
  wire [8:0]ram_reg_i_25__0_0;
  wire ram_reg_i_26_n_4;
  wire shiftReg_ce;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  assign indvar_flatten_reg_173_reg_11_sp_1 = indvar_flatten_reg_173_reg_11_sn_1;
  assign indvar_flatten_reg_173_reg_12_sp_1 = indvar_flatten_reg_173_reg_12_sn_1;
  assign indvar_flatten_reg_173_reg_1_sp_1 = indvar_flatten_reg_173_reg_1_sn_1;
  assign indvar_flatten_reg_173_reg_7_sp_1 = indvar_flatten_reg_173_reg_7_sn_1;
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_184[6]_i_4 
       (.I0(indvar_flatten_reg_173_reg_7_sn_1),
        .I1(indvar_flatten_reg_173_reg[1]),
        .I2(indvar_flatten_reg_173_reg[0]),
        .I3(indvar_flatten_reg_173_reg[3]),
        .I4(indvar_flatten_reg_173_reg[2]),
        .I5(indvar_flatten_reg_173_reg_12_sn_1),
        .O(\indvar_flatten_reg_173_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \nm_reg_184[6]_i_5 
       (.I0(indvar_flatten_reg_173_reg[12]),
        .I1(indvar_flatten_reg_173_reg[13]),
        .I2(indvar_flatten_reg_173_reg[14]),
        .I3(indvar_flatten_reg_173_reg[15]),
        .I4(indvar_flatten_reg_173_reg_11_sn_1),
        .O(indvar_flatten_reg_173_reg_12_sn_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_184[6]_i_7 
       (.I0(indvar_flatten_reg_173_reg[7]),
        .I1(indvar_flatten_reg_173_reg[6]),
        .I2(indvar_flatten_reg_173_reg[5]),
        .I3(indvar_flatten_reg_173_reg[4]),
        .O(indvar_flatten_reg_173_reg_7_sn_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_184[6]_i_8 
       (.I0(indvar_flatten_reg_173_reg[11]),
        .I1(indvar_flatten_reg_173_reg[10]),
        .I2(indvar_flatten_reg_173_reg[9]),
        .I3(indvar_flatten_reg_173_reg[8]),
        .O(indvar_flatten_reg_173_reg_11_sn_1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,inputBuf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(inputBuf_0_V_ce0),
        .ENBWREN(inputBuf_0_V_we1),
        .REGCEAREGCE(shiftReg_ce),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_10__0
       (.I0(ram_reg_i_25__0_0[1]),
        .I1(indvar_flatten_reg_173_reg_1_sn_1),
        .I2(ram_reg_4[1]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[1]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_11__0
       (.I0(ram_reg_i_25__0_0[0]),
        .I1(indvar_flatten_reg_173_reg_1_sn_1),
        .I2(ram_reg_4[0]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[0]));
  LUT5 #(
    .INIT(32'hFFFFC800)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(cnv_91_V_V_empty_n),
        .I3(Q[0]),
        .I4(ram_reg_i_22__0_n_4),
        .O(inputBuf_0_V_ce0));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_20
       (.I0(cnv_91_V_V_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h4555455545550055)) 
    ram_reg_i_22__0
       (.I0(ram_reg_i_24__0_n_4),
        .I1(cnv_91_V_V_empty_n),
        .I2(ram_reg_3),
        .I3(ram_reg_2),
        .I4(cnv_92_V_V_full_n),
        .I5(exitcond_flatten3_reg_401),
        .O(ram_reg_i_22__0_n_4));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_23__0
       (.I0(\indvar_flatten_reg_173_reg[1]_0 ),
        .I1(\ptr_simd4_reg_195_reg[4] ),
        .O(indvar_flatten_reg_173_reg_1_sn_1));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_24__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_24__0_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_25__0
       (.I0(ram_reg_i_26_n_4),
        .I1(ram_reg_i_25__0_0[4]),
        .I2(ram_reg_i_25__0_0[2]),
        .I3(ram_reg_i_25__0_0[1]),
        .I4(ram_reg_i_25__0_0[0]),
        .O(\ptr_simd4_reg_195_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ram_reg_i_26
       (.I0(ram_reg_i_25__0_0[5]),
        .I1(ram_reg_i_25__0_0[7]),
        .I2(ram_reg_i_25__0_0[8]),
        .I3(ram_reg_i_25__0_0[3]),
        .I4(ram_reg_i_25__0_0[6]),
        .O(ram_reg_i_26_n_4));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    ram_reg_i_2__0
       (.I0(cnv_91_V_V_empty_n),
        .I1(ram_reg_2),
        .I2(cnv_92_V_V_full_n),
        .I3(exitcond_flatten3_reg_401),
        .I4(Q[1]),
        .I5(ram_reg_3),
        .O(inputBuf_0_V_we1));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_4__0
       (.I0(ram_reg_i_25__0_0[7]),
        .I1(indvar_flatten_reg_173_reg_1_sn_1),
        .I2(ram_reg_4[7]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[7]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_5__0
       (.I0(ram_reg_i_25__0_0[6]),
        .I1(indvar_flatten_reg_173_reg_1_sn_1),
        .I2(ram_reg_4[6]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[6]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_6__0
       (.I0(ram_reg_i_25__0_0[5]),
        .I1(indvar_flatten_reg_173_reg_1_sn_1),
        .I2(ram_reg_4[5]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[5]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_7__0
       (.I0(ram_reg_i_25__0_0[4]),
        .I1(indvar_flatten_reg_173_reg_1_sn_1),
        .I2(ram_reg_4[4]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[4]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_8__0
       (.I0(ram_reg_i_25__0_0[3]),
        .I1(indvar_flatten_reg_173_reg_1_sn_1),
        .I2(ram_reg_4[3]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[3]));
  LUT5 #(
    .INIT(32'h22F0F0F0)) 
    ram_reg_i_9__0
       (.I0(ram_reg_i_25__0_0[2]),
        .I1(indvar_flatten_reg_173_reg_1_sn_1),
        .I2(ram_reg_4[2]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new
   (\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ,
    tmp_9_reg_1590_pp0_iter3_reg,
    start_once_reg,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_block_pp0_stage0_subdone,
    Q,
    out,
    DI,
    tmp_6_reg_1585_reg_rep_0_3_0,
    tmp_6_reg_1585_reg_rep_0_5_0,
    tmp_6_reg_1585_reg_rep_0_6_0,
    tmp_6_reg_1585_reg_rep_0_0__0_0,
    tmp_6_reg_1585_reg_rep_0_3__0_0,
    tmp_6_reg_1585_reg_rep_0_6_1,
    tmp_6_reg_1585_reg_rep_0_5__0_0,
    tmp_6_reg_1585_reg_rep_0_2__0_0,
    tmp_6_reg_1585_reg_rep_0_6__0_0,
    tmp_6_reg_1585_reg_rep_0_0__1_0,
    tmp_6_reg_1585_reg_rep_0_3__1_0,
    tmp_6_reg_1585_reg_rep_0_6__0_1,
    tmp_6_reg_1585_reg_rep_0_5__1_0,
    tmp_6_reg_1585_reg_rep_0_2__1_0,
    tmp_6_reg_1585_reg_0_6_0,
    tmp_6_reg_1585_reg_0_0_0,
    tmp_6_reg_1585_reg_0_3_0,
    tmp_6_reg_1585_reg_0_6_1,
    tmp_6_reg_1585_reg_0_5_0,
    tmp_6_reg_1585_reg_0_2_0,
    \tmp_48_reg_1629[0]_i_9_0 ,
    \tmp_28_reg_1624[6]_i_3_0 ,
    tmp_6_reg_1585_reg_rep_0_2__0_1,
    tmp_6_reg_1585_reg_rep_0_2__0_2,
    tmp_6_reg_1585_reg_rep_0_5__0_1,
    tmp_6_reg_1585_reg_rep_0_5__0_2,
    tmp_6_reg_1585_reg_rep_0_6_2,
    tmp_6_reg_1585_reg_rep_0_6_3,
    tmp_6_reg_1585_reg_rep_0_2__1_1,
    tmp_6_reg_1585_reg_rep_0_2__1_2,
    tmp_6_reg_1585_reg_rep_0_5__1_1,
    tmp_6_reg_1585_reg_rep_0_5__1_2,
    tmp_6_reg_1585_reg_rep_0_6__0_2,
    tmp_6_reg_1585_reg_rep_0_6__0_3,
    tmp_6_reg_1585_reg_0_2_1,
    tmp_6_reg_1585_reg_0_2_2,
    tmp_6_reg_1585_reg_0_5_1,
    tmp_6_reg_1585_reg_0_5_2,
    tmp_6_reg_1585_reg_0_6_2,
    tmp_6_reg_1585_reg_0_6_3,
    tmp_6_reg_1585_reg_rep_0_1_0,
    S,
    tmp_6_reg_1585_reg_rep_0_4_0,
    tmp_6_reg_1585_reg_rep_0_4_1,
    tmp_6_reg_1585_reg_rep_0_0__0_1,
    tmp_6_reg_1585_reg_rep_0_3__0_1,
    tmp_6_reg_1585_reg_rep_0_6_4,
    tmp_6_reg_1585_reg_rep_0_0__1_1,
    tmp_6_reg_1585_reg_rep_0_3__1_1,
    tmp_6_reg_1585_reg_rep_0_6__0_4,
    tmp_6_reg_1585_reg_0_0_1,
    tmp_6_reg_1585_reg_0_3_1,
    tmp_6_reg_1585_reg_0_6_4,
    \ap_CS_fsm_reg[0]_0 ,
    E,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    \p_Val2_7_3_reg_1699_reg[7]_0 ,
    ap_clk,
    tmp_14_fu_642_p2,
    D,
    tmp_16_1_fu_712_p2,
    \tmp_33_reg_1654_reg[7]_0 ,
    tmp_16_2_fu_782_p2,
    \tmp_35_reg_1669_reg[7]_0 ,
    tmp_16_3_fu_852_p2,
    SR,
    ap_rst_n,
    Conv1DMac_new_U0_ap_start,
    start_for_Relu1D73_U0_full_n,
    cnv_89PRL_V_V_full_n,
    cnv_88_V_V_empty_n,
    cnv_88_V_V_dout,
    O,
    \tmp_51_reg_1644_reg[0]_0 ,
    \tmp_54_reg_1659_reg[0]_0 ,
    \tmp_57_reg_1674_reg[0]_0 ,
    CO,
    \tmp_48_reg_1629_reg[0]_0 ,
    \tmp_48_reg_1629_reg[0]_1 ,
    \tmp_28_reg_1624_reg[6]_0 ,
    \tmp_51_reg_1644_reg[0]_1 ,
    \tmp_31_reg_1639[3]_i_9 ,
    \tmp_51_reg_1644_reg[0]_2 ,
    \tmp_54_reg_1659_reg[0]_1 ,
    \tmp_33_reg_1654[3]_i_9 ,
    \tmp_54_reg_1659_reg[0]_2 ,
    \tmp_57_reg_1674_reg[0]_1 ,
    \tmp_35_reg_1669[3]_i_9 ,
    \tmp_57_reg_1674_reg[0]_2 ,
    \tmp_48_reg_1629_reg[0]_i_4_0 ,
    \tmp_48_reg_1629_reg[0]_i_4_1 ,
    \tmp_48_reg_1629_reg[0]_i_4_2 ,
    \tmp_48_reg_1629_reg[0]_i_4_3 ,
    \tmp_28_reg_1624_reg[6]_i_4 ,
    \tmp_51_reg_1644_reg[0]_i_3_0 ,
    \tmp_51_reg_1644_reg[0]_i_3_1 ,
    \tmp_51_reg_1644_reg[0]_i_3_2 ,
    \tmp_51_reg_1644_reg[0]_i_3_3 ,
    \tmp_31_reg_1639_reg[7]_i_14_0 ,
    \tmp_31_reg_1639_reg[7]_i_14_1 ,
    \tmp_31_reg_1639_reg[7]_i_14_2 ,
    \tmp_31_reg_1639_reg[7]_i_14_3 ,
    \tmp_54_reg_1659_reg[0]_i_3_0 ,
    \tmp_54_reg_1659_reg[0]_i_3_1 ,
    \tmp_54_reg_1659_reg[0]_i_3_2 ,
    \tmp_54_reg_1659_reg[0]_i_3_3 ,
    \tmp_33_reg_1654_reg[7]_i_11_0 ,
    \tmp_33_reg_1654_reg[7]_i_11_1 ,
    \tmp_33_reg_1654_reg[7]_i_11_2 ,
    \tmp_33_reg_1654_reg[7]_i_11_3 ,
    \tmp_57_reg_1674_reg[0]_i_3_0 ,
    \tmp_57_reg_1674_reg[0]_i_3_1 ,
    \tmp_57_reg_1674_reg[0]_i_3_2 ,
    \tmp_57_reg_1674_reg[0]_i_3_3 ,
    \tmp_35_reg_1669_reg[7]_i_11_0 ,
    \tmp_35_reg_1669_reg[7]_i_11_1 ,
    \tmp_35_reg_1669_reg[7]_i_11_2 ,
    \tmp_35_reg_1669_reg[7]_i_11_3 ,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ResizeStream_U0_ap_start,
    int_ap_idle_reg_2);
  output \exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ;
  output tmp_9_reg_1590_pp0_iter3_reg;
  output start_once_reg;
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter4_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]Q;
  output [5:0]out;
  output [0:0]DI;
  output [1:0]tmp_6_reg_1585_reg_rep_0_3_0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_5_0;
  output [6:0]tmp_6_reg_1585_reg_rep_0_6_0;
  output [1:0]tmp_6_reg_1585_reg_rep_0_0__0_0;
  output [1:0]tmp_6_reg_1585_reg_rep_0_3__0_0;
  output [1:0]tmp_6_reg_1585_reg_rep_0_6_1;
  output [3:0]tmp_6_reg_1585_reg_rep_0_5__0_0;
  output [1:0]tmp_6_reg_1585_reg_rep_0_2__0_0;
  output [6:0]tmp_6_reg_1585_reg_rep_0_6__0_0;
  output [1:0]tmp_6_reg_1585_reg_rep_0_0__1_0;
  output [1:0]tmp_6_reg_1585_reg_rep_0_3__1_0;
  output [1:0]tmp_6_reg_1585_reg_rep_0_6__0_1;
  output [3:0]tmp_6_reg_1585_reg_rep_0_5__1_0;
  output [1:0]tmp_6_reg_1585_reg_rep_0_2__1_0;
  output [6:0]tmp_6_reg_1585_reg_0_6_0;
  output [1:0]tmp_6_reg_1585_reg_0_0_0;
  output [1:0]tmp_6_reg_1585_reg_0_3_0;
  output [1:0]tmp_6_reg_1585_reg_0_6_1;
  output [3:0]tmp_6_reg_1585_reg_0_5_0;
  output [1:0]tmp_6_reg_1585_reg_0_2_0;
  output [1:0]\tmp_48_reg_1629[0]_i_9_0 ;
  output [0:0]\tmp_28_reg_1624[6]_i_3_0 ;
  output [0:0]tmp_6_reg_1585_reg_rep_0_2__0_1;
  output [1:0]tmp_6_reg_1585_reg_rep_0_2__0_2;
  output [0:0]tmp_6_reg_1585_reg_rep_0_5__0_1;
  output [1:0]tmp_6_reg_1585_reg_rep_0_5__0_2;
  output [0:0]tmp_6_reg_1585_reg_rep_0_6_2;
  output [1:0]tmp_6_reg_1585_reg_rep_0_6_3;
  output [0:0]tmp_6_reg_1585_reg_rep_0_2__1_1;
  output [1:0]tmp_6_reg_1585_reg_rep_0_2__1_2;
  output [0:0]tmp_6_reg_1585_reg_rep_0_5__1_1;
  output [1:0]tmp_6_reg_1585_reg_rep_0_5__1_2;
  output [0:0]tmp_6_reg_1585_reg_rep_0_6__0_2;
  output [1:0]tmp_6_reg_1585_reg_rep_0_6__0_3;
  output [0:0]tmp_6_reg_1585_reg_0_2_1;
  output [1:0]tmp_6_reg_1585_reg_0_2_2;
  output [0:0]tmp_6_reg_1585_reg_0_5_1;
  output [1:0]tmp_6_reg_1585_reg_0_5_2;
  output [0:0]tmp_6_reg_1585_reg_0_6_2;
  output [1:0]tmp_6_reg_1585_reg_0_6_3;
  output [0:0]tmp_6_reg_1585_reg_rep_0_1_0;
  output [0:0]S;
  output [0:0]tmp_6_reg_1585_reg_rep_0_4_0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_4_1;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__0_1;
  output [0:0]tmp_6_reg_1585_reg_rep_0_3__0_1;
  output [0:0]tmp_6_reg_1585_reg_rep_0_6_4;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__1_1;
  output [0:0]tmp_6_reg_1585_reg_rep_0_3__1_1;
  output [0:0]tmp_6_reg_1585_reg_rep_0_6__0_4;
  output [0:0]tmp_6_reg_1585_reg_0_0_1;
  output [0:0]tmp_6_reg_1585_reg_0_3_1;
  output [0:0]tmp_6_reg_1585_reg_0_6_4;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]E;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [31:0]\p_Val2_7_3_reg_1699_reg[7]_0 ;
  input ap_clk;
  input tmp_14_fu_642_p2;
  input [7:0]D;
  input tmp_16_1_fu_712_p2;
  input [7:0]\tmp_33_reg_1654_reg[7]_0 ;
  input tmp_16_2_fu_782_p2;
  input [7:0]\tmp_35_reg_1669_reg[7]_0 ;
  input tmp_16_3_fu_852_p2;
  input [0:0]SR;
  input ap_rst_n;
  input Conv1DMac_new_U0_ap_start;
  input start_for_Relu1D73_U0_full_n;
  input cnv_89PRL_V_V_full_n;
  input cnv_88_V_V_empty_n;
  input [7:0]cnv_88_V_V_dout;
  input [3:0]O;
  input [3:0]\tmp_51_reg_1644_reg[0]_0 ;
  input [3:0]\tmp_54_reg_1659_reg[0]_0 ;
  input [3:0]\tmp_57_reg_1674_reg[0]_0 ;
  input [0:0]CO;
  input [3:0]\tmp_48_reg_1629_reg[0]_0 ;
  input [0:0]\tmp_48_reg_1629_reg[0]_1 ;
  input [2:0]\tmp_28_reg_1624_reg[6]_0 ;
  input [0:0]\tmp_51_reg_1644_reg[0]_1 ;
  input [0:0]\tmp_31_reg_1639[3]_i_9 ;
  input [0:0]\tmp_51_reg_1644_reg[0]_2 ;
  input [0:0]\tmp_54_reg_1659_reg[0]_1 ;
  input [0:0]\tmp_33_reg_1654[3]_i_9 ;
  input [0:0]\tmp_54_reg_1659_reg[0]_2 ;
  input [0:0]\tmp_57_reg_1674_reg[0]_1 ;
  input [0:0]\tmp_35_reg_1669[3]_i_9 ;
  input [0:0]\tmp_57_reg_1674_reg[0]_2 ;
  input \tmp_48_reg_1629_reg[0]_i_4_0 ;
  input \tmp_48_reg_1629_reg[0]_i_4_1 ;
  input \tmp_48_reg_1629_reg[0]_i_4_2 ;
  input \tmp_48_reg_1629_reg[0]_i_4_3 ;
  input \tmp_28_reg_1624_reg[6]_i_4 ;
  input \tmp_51_reg_1644_reg[0]_i_3_0 ;
  input \tmp_51_reg_1644_reg[0]_i_3_1 ;
  input \tmp_51_reg_1644_reg[0]_i_3_2 ;
  input \tmp_51_reg_1644_reg[0]_i_3_3 ;
  input \tmp_31_reg_1639_reg[7]_i_14_0 ;
  input \tmp_31_reg_1639_reg[7]_i_14_1 ;
  input \tmp_31_reg_1639_reg[7]_i_14_2 ;
  input \tmp_31_reg_1639_reg[7]_i_14_3 ;
  input \tmp_54_reg_1659_reg[0]_i_3_0 ;
  input \tmp_54_reg_1659_reg[0]_i_3_1 ;
  input \tmp_54_reg_1659_reg[0]_i_3_2 ;
  input \tmp_54_reg_1659_reg[0]_i_3_3 ;
  input \tmp_33_reg_1654_reg[7]_i_11_0 ;
  input \tmp_33_reg_1654_reg[7]_i_11_1 ;
  input \tmp_33_reg_1654_reg[7]_i_11_2 ;
  input \tmp_33_reg_1654_reg[7]_i_11_3 ;
  input \tmp_57_reg_1674_reg[0]_i_3_0 ;
  input \tmp_57_reg_1674_reg[0]_i_3_1 ;
  input \tmp_57_reg_1674_reg[0]_i_3_2 ;
  input \tmp_57_reg_1674_reg[0]_i_3_3 ;
  input \tmp_35_reg_1669_reg[7]_i_11_0 ;
  input \tmp_35_reg_1669_reg[7]_i_11_1 ;
  input \tmp_35_reg_1669_reg[7]_i_11_2 ;
  input \tmp_35_reg_1669_reg[7]_i_11_3 ;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input [0:0]int_ap_idle_reg_1;
  input ResizeStream_U0_ap_start;
  input int_ap_idle_reg_2;

  wire [0:0]CO;
  wire Conv1DMac_new_U0_ap_start;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire ResizeStream_U0_ap_start;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__5_n_4 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire \ap_CS_fsm_reg_n_4_[1] ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_4;
  wire ap_enable_reg_pp0_iter4_i_1_n_4;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_rst_n;
  wire clear;
  wire [7:0]cnv_88_V_V_dout;
  wire cnv_88_V_V_empty_n;
  wire cnv_89PRL_V_V_full_n;
  wire exitcond_flatten2_fu_411_p2;
  wire exitcond_flatten2_reg_1563;
  wire exitcond_flatten2_reg_15630;
  wire \exitcond_flatten2_reg_1563[0]_i_4_n_4 ;
  wire \exitcond_flatten2_reg_1563[0]_i_5_n_4 ;
  wire \exitcond_flatten2_reg_1563[0]_i_6_n_4 ;
  wire \exitcond_flatten2_reg_1563[0]_i_7_n_4 ;
  wire \exitcond_flatten2_reg_1563[0]_i_8_n_4 ;
  wire \exitcond_flatten2_reg_1563[0]_i_9_n_4 ;
  wire \exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ;
  wire exitcond_flatten_fu_423_p2;
  wire \indvar_flatten2_reg_335[0]_i_2_n_4 ;
  wire [24:0]indvar_flatten2_reg_335_reg;
  wire \indvar_flatten2_reg_335_reg[0]_i_1_n_10 ;
  wire \indvar_flatten2_reg_335_reg[0]_i_1_n_11 ;
  wire \indvar_flatten2_reg_335_reg[0]_i_1_n_4 ;
  wire \indvar_flatten2_reg_335_reg[0]_i_1_n_5 ;
  wire \indvar_flatten2_reg_335_reg[0]_i_1_n_6 ;
  wire \indvar_flatten2_reg_335_reg[0]_i_1_n_7 ;
  wire \indvar_flatten2_reg_335_reg[0]_i_1_n_8 ;
  wire \indvar_flatten2_reg_335_reg[0]_i_1_n_9 ;
  wire \indvar_flatten2_reg_335_reg[12]_i_1_n_10 ;
  wire \indvar_flatten2_reg_335_reg[12]_i_1_n_11 ;
  wire \indvar_flatten2_reg_335_reg[12]_i_1_n_4 ;
  wire \indvar_flatten2_reg_335_reg[12]_i_1_n_5 ;
  wire \indvar_flatten2_reg_335_reg[12]_i_1_n_6 ;
  wire \indvar_flatten2_reg_335_reg[12]_i_1_n_7 ;
  wire \indvar_flatten2_reg_335_reg[12]_i_1_n_8 ;
  wire \indvar_flatten2_reg_335_reg[12]_i_1_n_9 ;
  wire \indvar_flatten2_reg_335_reg[16]_i_1_n_10 ;
  wire \indvar_flatten2_reg_335_reg[16]_i_1_n_11 ;
  wire \indvar_flatten2_reg_335_reg[16]_i_1_n_4 ;
  wire \indvar_flatten2_reg_335_reg[16]_i_1_n_5 ;
  wire \indvar_flatten2_reg_335_reg[16]_i_1_n_6 ;
  wire \indvar_flatten2_reg_335_reg[16]_i_1_n_7 ;
  wire \indvar_flatten2_reg_335_reg[16]_i_1_n_8 ;
  wire \indvar_flatten2_reg_335_reg[16]_i_1_n_9 ;
  wire \indvar_flatten2_reg_335_reg[20]_i_1_n_10 ;
  wire \indvar_flatten2_reg_335_reg[20]_i_1_n_11 ;
  wire \indvar_flatten2_reg_335_reg[20]_i_1_n_4 ;
  wire \indvar_flatten2_reg_335_reg[20]_i_1_n_5 ;
  wire \indvar_flatten2_reg_335_reg[20]_i_1_n_6 ;
  wire \indvar_flatten2_reg_335_reg[20]_i_1_n_7 ;
  wire \indvar_flatten2_reg_335_reg[20]_i_1_n_8 ;
  wire \indvar_flatten2_reg_335_reg[20]_i_1_n_9 ;
  wire \indvar_flatten2_reg_335_reg[24]_i_1_n_11 ;
  wire \indvar_flatten2_reg_335_reg[4]_i_1_n_10 ;
  wire \indvar_flatten2_reg_335_reg[4]_i_1_n_11 ;
  wire \indvar_flatten2_reg_335_reg[4]_i_1_n_4 ;
  wire \indvar_flatten2_reg_335_reg[4]_i_1_n_5 ;
  wire \indvar_flatten2_reg_335_reg[4]_i_1_n_6 ;
  wire \indvar_flatten2_reg_335_reg[4]_i_1_n_7 ;
  wire \indvar_flatten2_reg_335_reg[4]_i_1_n_8 ;
  wire \indvar_flatten2_reg_335_reg[4]_i_1_n_9 ;
  wire \indvar_flatten2_reg_335_reg[8]_i_1_n_10 ;
  wire \indvar_flatten2_reg_335_reg[8]_i_1_n_11 ;
  wire \indvar_flatten2_reg_335_reg[8]_i_1_n_4 ;
  wire \indvar_flatten2_reg_335_reg[8]_i_1_n_5 ;
  wire \indvar_flatten2_reg_335_reg[8]_i_1_n_6 ;
  wire \indvar_flatten2_reg_335_reg[8]_i_1_n_7 ;
  wire \indvar_flatten2_reg_335_reg[8]_i_1_n_8 ;
  wire \indvar_flatten2_reg_335_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_346[0]_i_2_n_4 ;
  wire \indvar_flatten_reg_346[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_346[0]_i_4_n_4 ;
  wire \indvar_flatten_reg_346[0]_i_5_n_4 ;
  wire \indvar_flatten_reg_346[0]_i_6_n_4 ;
  wire \indvar_flatten_reg_346[12]_i_2_n_4 ;
  wire \indvar_flatten_reg_346[12]_i_3_n_4 ;
  wire \indvar_flatten_reg_346[12]_i_4_n_4 ;
  wire \indvar_flatten_reg_346[12]_i_5_n_4 ;
  wire \indvar_flatten_reg_346[16]_i_2_n_4 ;
  wire \indvar_flatten_reg_346[4]_i_2_n_4 ;
  wire \indvar_flatten_reg_346[4]_i_3_n_4 ;
  wire \indvar_flatten_reg_346[4]_i_4_n_4 ;
  wire \indvar_flatten_reg_346[4]_i_5_n_4 ;
  wire \indvar_flatten_reg_346[8]_i_2_n_4 ;
  wire \indvar_flatten_reg_346[8]_i_3_n_4 ;
  wire \indvar_flatten_reg_346[8]_i_4_n_4 ;
  wire \indvar_flatten_reg_346[8]_i_5_n_4 ;
  wire [16:0]indvar_flatten_reg_346_reg;
  wire \indvar_flatten_reg_346_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_346_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_346_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_346_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_346_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_346_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_346_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_346_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_346_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_346_reg[12]_i_1_n_11 ;
  wire \indvar_flatten_reg_346_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_346_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_346_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_346_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_346_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_346_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_346_reg[16]_i_1_n_11 ;
  wire \indvar_flatten_reg_346_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_346_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_346_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_346_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_346_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_346_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_346_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_346_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_346_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_346_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_346_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_346_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_346_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_346_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_346_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_346_reg[8]_i_1_n_9 ;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire macRegisters_0_V_2_fu_254;
  wire macRegisters_0_V_2_fu_2540;
  wire \macRegisters_0_V_2_fu_254[3]_i_2_n_4 ;
  wire \macRegisters_0_V_2_fu_254[3]_i_3_n_4 ;
  wire \macRegisters_0_V_2_fu_254[3]_i_4_n_4 ;
  wire \macRegisters_0_V_2_fu_254[3]_i_5_n_4 ;
  wire \macRegisters_0_V_2_fu_254[7]_i_4_n_4 ;
  wire \macRegisters_0_V_2_fu_254[7]_i_5_n_4 ;
  wire \macRegisters_0_V_2_fu_254[7]_i_6_n_4 ;
  wire \macRegisters_0_V_2_fu_254[7]_i_7_n_4 ;
  wire \macRegisters_0_V_2_fu_254[7]_i_8_n_4 ;
  wire \macRegisters_0_V_2_fu_254[7]_i_9_n_4 ;
  wire \macRegisters_0_V_2_fu_254_reg[3]_i_1_n_4 ;
  wire \macRegisters_0_V_2_fu_254_reg[3]_i_1_n_5 ;
  wire \macRegisters_0_V_2_fu_254_reg[3]_i_1_n_6 ;
  wire \macRegisters_0_V_2_fu_254_reg[3]_i_1_n_7 ;
  wire \macRegisters_0_V_2_fu_254_reg[7]_i_3_n_5 ;
  wire \macRegisters_0_V_2_fu_254_reg[7]_i_3_n_6 ;
  wire \macRegisters_0_V_2_fu_254_reg[7]_i_3_n_7 ;
  wire \macRegisters_0_V_2_fu_254_reg_n_4_[0] ;
  wire \macRegisters_0_V_2_fu_254_reg_n_4_[1] ;
  wire \macRegisters_0_V_2_fu_254_reg_n_4_[2] ;
  wire \macRegisters_0_V_2_fu_254_reg_n_4_[3] ;
  wire \macRegisters_0_V_2_fu_254_reg_n_4_[4] ;
  wire \macRegisters_0_V_2_fu_254_reg_n_4_[5] ;
  wire \macRegisters_0_V_2_fu_254_reg_n_4_[6] ;
  wire \macRegisters_0_V_2_fu_254_reg_n_4_[7] ;
  wire [7:0]macRegisters_0_V_fu_887_p2;
  wire [7:0]macRegisters_1_V_2_fu_258;
  wire \macRegisters_1_V_2_fu_258[3]_i_2_n_4 ;
  wire \macRegisters_1_V_2_fu_258[3]_i_3_n_4 ;
  wire \macRegisters_1_V_2_fu_258[3]_i_4_n_4 ;
  wire \macRegisters_1_V_2_fu_258[3]_i_5_n_4 ;
  wire \macRegisters_1_V_2_fu_258[7]_i_2_n_4 ;
  wire \macRegisters_1_V_2_fu_258[7]_i_3_n_4 ;
  wire \macRegisters_1_V_2_fu_258[7]_i_4_n_4 ;
  wire \macRegisters_1_V_2_fu_258[7]_i_5_n_4 ;
  wire \macRegisters_1_V_2_fu_258_reg[3]_i_1_n_4 ;
  wire \macRegisters_1_V_2_fu_258_reg[3]_i_1_n_5 ;
  wire \macRegisters_1_V_2_fu_258_reg[3]_i_1_n_6 ;
  wire \macRegisters_1_V_2_fu_258_reg[3]_i_1_n_7 ;
  wire \macRegisters_1_V_2_fu_258_reg[7]_i_1_n_5 ;
  wire \macRegisters_1_V_2_fu_258_reg[7]_i_1_n_6 ;
  wire \macRegisters_1_V_2_fu_258_reg[7]_i_1_n_7 ;
  wire [7:0]macRegisters_1_V_fu_907_p2;
  wire [7:0]macRegisters_2_V_2_fu_262;
  wire \macRegisters_2_V_2_fu_262[3]_i_2_n_4 ;
  wire \macRegisters_2_V_2_fu_262[3]_i_3_n_4 ;
  wire \macRegisters_2_V_2_fu_262[3]_i_4_n_4 ;
  wire \macRegisters_2_V_2_fu_262[3]_i_5_n_4 ;
  wire \macRegisters_2_V_2_fu_262[7]_i_2_n_4 ;
  wire \macRegisters_2_V_2_fu_262[7]_i_3_n_4 ;
  wire \macRegisters_2_V_2_fu_262[7]_i_4_n_4 ;
  wire \macRegisters_2_V_2_fu_262[7]_i_5_n_4 ;
  wire \macRegisters_2_V_2_fu_262_reg[3]_i_1_n_4 ;
  wire \macRegisters_2_V_2_fu_262_reg[3]_i_1_n_5 ;
  wire \macRegisters_2_V_2_fu_262_reg[3]_i_1_n_6 ;
  wire \macRegisters_2_V_2_fu_262_reg[3]_i_1_n_7 ;
  wire \macRegisters_2_V_2_fu_262_reg[7]_i_1_n_5 ;
  wire \macRegisters_2_V_2_fu_262_reg[7]_i_1_n_6 ;
  wire \macRegisters_2_V_2_fu_262_reg[7]_i_1_n_7 ;
  wire [7:0]macRegisters_2_V_fu_926_p2;
  wire [7:0]macRegisters_3_V_2_fu_266;
  wire \macRegisters_3_V_2_fu_266[3]_i_2_n_4 ;
  wire \macRegisters_3_V_2_fu_266[3]_i_3_n_4 ;
  wire \macRegisters_3_V_2_fu_266[3]_i_4_n_4 ;
  wire \macRegisters_3_V_2_fu_266[3]_i_5_n_4 ;
  wire \macRegisters_3_V_2_fu_266[7]_i_2_n_4 ;
  wire \macRegisters_3_V_2_fu_266[7]_i_3_n_4 ;
  wire \macRegisters_3_V_2_fu_266[7]_i_4_n_4 ;
  wire \macRegisters_3_V_2_fu_266[7]_i_5_n_4 ;
  wire \macRegisters_3_V_2_fu_266_reg[3]_i_1_n_4 ;
  wire \macRegisters_3_V_2_fu_266_reg[3]_i_1_n_5 ;
  wire \macRegisters_3_V_2_fu_266_reg[3]_i_1_n_6 ;
  wire \macRegisters_3_V_2_fu_266_reg[3]_i_1_n_7 ;
  wire \macRegisters_3_V_2_fu_266_reg[7]_i_1_n_5 ;
  wire \macRegisters_3_V_2_fu_266_reg[7]_i_1_n_6 ;
  wire \macRegisters_3_V_2_fu_266_reg[7]_i_1_n_7 ;
  wire [7:0]macRegisters_3_V_fu_945_p2;
  wire \nm_reg_357[0]_i_1_n_4 ;
  wire \nm_reg_357[1]_i_1_n_4 ;
  wire \nm_reg_357[2]_i_1_n_4 ;
  wire \nm_reg_357[3]_i_1_n_4 ;
  wire \nm_reg_357[3]_i_2_n_4 ;
  wire \nm_reg_357[4]_i_1_n_4 ;
  wire \nm_reg_357[4]_i_2_n_4 ;
  wire \nm_reg_357[5]_i_1_n_4 ;
  wire \nm_reg_357[5]_i_2_n_4 ;
  wire \nm_reg_357[5]_i_3_n_4 ;
  wire \nm_reg_357[5]_i_6_n_4 ;
  wire \nm_reg_357[5]_i_7_n_4 ;
  wire \nm_reg_357[5]_i_8_n_4 ;
  wire \nm_reg_357_reg_n_4_[0] ;
  wire \nm_reg_357_reg_n_4_[1] ;
  wire \nm_reg_357_reg_n_4_[2] ;
  wire \nm_reg_357_reg_n_4_[3] ;
  wire \nm_reg_357_reg_n_4_[4] ;
  wire \nm_reg_357_reg_n_4_[5] ;
  wire [3:3]nm_t_mid2_fu_511_p3;
  wire nm_t_mid2_reg_15720;
  wire \nm_t_mid2_reg_1572[0]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1572[1]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1572[2]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1572[3]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1572[4]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1572[5]_i_1_n_4 ;
  wire [5:0]nm_t_mid2_reg_1572_pp0_iter1_reg;
  wire \nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ;
  wire \nm_t_mid2_reg_1572_reg_n_4_[0] ;
  wire \nm_t_mid2_reg_1572_reg_n_4_[1] ;
  wire \nm_t_mid2_reg_1572_reg_n_4_[2] ;
  wire \nm_t_mid2_reg_1572_reg_n_4_[3] ;
  wire \nm_t_mid2_reg_1572_reg_n_4_[4] ;
  wire \nm_t_mid2_reg_1572_reg_n_4_[5] ;
  wire [5:0]out;
  wire p_0_in;
  wire p_0_in1_out;
  wire p_0_in6_out;
  wire p_1_in;
  wire p_1_in2_in0;
  wire p_2_in;
  wire p_3_in1_in;
  wire p_4_in;
  wire [7:0]p_Val2_7_1_fu_1242_p2;
  wire p_Val2_7_1_reg_16890;
  wire \p_Val2_7_1_reg_1689[3]_i_2_n_4 ;
  wire \p_Val2_7_1_reg_1689[3]_i_3_n_4 ;
  wire \p_Val2_7_1_reg_1689[3]_i_4_n_4 ;
  wire \p_Val2_7_1_reg_1689[3]_i_5_n_4 ;
  wire \p_Val2_7_1_reg_1689[7]_i_2_n_4 ;
  wire \p_Val2_7_1_reg_1689[7]_i_3_n_4 ;
  wire \p_Val2_7_1_reg_1689[7]_i_4_n_4 ;
  wire \p_Val2_7_1_reg_1689[7]_i_5_n_4 ;
  wire \p_Val2_7_1_reg_1689_reg[3]_i_1_n_4 ;
  wire \p_Val2_7_1_reg_1689_reg[3]_i_1_n_5 ;
  wire \p_Val2_7_1_reg_1689_reg[3]_i_1_n_6 ;
  wire \p_Val2_7_1_reg_1689_reg[3]_i_1_n_7 ;
  wire \p_Val2_7_1_reg_1689_reg[7]_i_1_n_5 ;
  wire \p_Val2_7_1_reg_1689_reg[7]_i_1_n_6 ;
  wire \p_Val2_7_1_reg_1689_reg[7]_i_1_n_7 ;
  wire [7:0]p_Val2_7_2_fu_1381_p2;
  wire \p_Val2_7_2_reg_1694[3]_i_2_n_4 ;
  wire \p_Val2_7_2_reg_1694[3]_i_3_n_4 ;
  wire \p_Val2_7_2_reg_1694[3]_i_4_n_4 ;
  wire \p_Val2_7_2_reg_1694[3]_i_5_n_4 ;
  wire \p_Val2_7_2_reg_1694[7]_i_2_n_4 ;
  wire \p_Val2_7_2_reg_1694[7]_i_3_n_4 ;
  wire \p_Val2_7_2_reg_1694[7]_i_4_n_4 ;
  wire \p_Val2_7_2_reg_1694[7]_i_5_n_4 ;
  wire \p_Val2_7_2_reg_1694_reg[3]_i_1_n_4 ;
  wire \p_Val2_7_2_reg_1694_reg[3]_i_1_n_5 ;
  wire \p_Val2_7_2_reg_1694_reg[3]_i_1_n_6 ;
  wire \p_Val2_7_2_reg_1694_reg[3]_i_1_n_7 ;
  wire \p_Val2_7_2_reg_1694_reg[7]_i_1_n_5 ;
  wire \p_Val2_7_2_reg_1694_reg[7]_i_1_n_6 ;
  wire \p_Val2_7_2_reg_1694_reg[7]_i_1_n_7 ;
  wire [7:0]p_Val2_7_3_fu_1520_p2;
  wire \p_Val2_7_3_reg_1699[3]_i_2_n_4 ;
  wire \p_Val2_7_3_reg_1699[3]_i_3_n_4 ;
  wire \p_Val2_7_3_reg_1699[3]_i_4_n_4 ;
  wire \p_Val2_7_3_reg_1699[3]_i_5_n_4 ;
  wire \p_Val2_7_3_reg_1699[7]_i_2_n_4 ;
  wire \p_Val2_7_3_reg_1699[7]_i_3_n_4 ;
  wire \p_Val2_7_3_reg_1699[7]_i_4_n_4 ;
  wire \p_Val2_7_3_reg_1699[7]_i_5_n_4 ;
  wire \p_Val2_7_3_reg_1699_reg[3]_i_1_n_4 ;
  wire \p_Val2_7_3_reg_1699_reg[3]_i_1_n_5 ;
  wire \p_Val2_7_3_reg_1699_reg[3]_i_1_n_6 ;
  wire \p_Val2_7_3_reg_1699_reg[3]_i_1_n_7 ;
  wire [31:0]\p_Val2_7_3_reg_1699_reg[7]_0 ;
  wire \p_Val2_7_3_reg_1699_reg[7]_i_1_n_5 ;
  wire \p_Val2_7_3_reg_1699_reg[7]_i_1_n_6 ;
  wire \p_Val2_7_3_reg_1699_reg[7]_i_1_n_7 ;
  wire [7:0]p_Val2_7_fu_1103_p2;
  wire \p_Val2_7_reg_1684[3]_i_2_n_4 ;
  wire \p_Val2_7_reg_1684[3]_i_3_n_4 ;
  wire \p_Val2_7_reg_1684[3]_i_4_n_4 ;
  wire \p_Val2_7_reg_1684[3]_i_5_n_4 ;
  wire \p_Val2_7_reg_1684[7]_i_3_n_4 ;
  wire \p_Val2_7_reg_1684[7]_i_4_n_4 ;
  wire \p_Val2_7_reg_1684[7]_i_5_n_4 ;
  wire \p_Val2_7_reg_1684[7]_i_6_n_4 ;
  wire \p_Val2_7_reg_1684_reg[3]_i_1_n_4 ;
  wire \p_Val2_7_reg_1684_reg[3]_i_1_n_5 ;
  wire \p_Val2_7_reg_1684_reg[3]_i_1_n_6 ;
  wire \p_Val2_7_reg_1684_reg[3]_i_1_n_7 ;
  wire \p_Val2_7_reg_1684_reg[7]_i_2_n_5 ;
  wire \p_Val2_7_reg_1684_reg[7]_i_2_n_6 ;
  wire \p_Val2_7_reg_1684_reg[7]_i_2_n_7 ;
  wire sel;
  wire [9:9]sel0;
  wire [7:0]sel0__0;
  wire [9:0]sf_1_fu_543_p2;
  wire [9:0]sf_reg_368;
  wire \sf_reg_368[5]_i_2_n_4 ;
  wire \sf_reg_368[8]_i_2_n_4 ;
  wire \sf_reg_368[9]_i_4_n_4 ;
  wire \sf_reg_368[9]_i_6_n_4 ;
  wire \sf_reg_368[9]_i_7_n_4 ;
  wire start_for_Relu1D73_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_4;
  wire tmp_14_fu_642_p2;
  wire tmp_14_reg_1634;
  wire tmp_14_reg_16340;
  wire tmp_16_1_fu_712_p2;
  wire tmp_16_1_reg_1649;
  wire tmp_16_2_fu_782_p2;
  wire tmp_16_2_reg_1664;
  wire tmp_16_3_fu_852_p2;
  wire tmp_16_3_reg_1679;
  wire [6:0]tmp_28_reg_1624;
  wire \tmp_28_reg_1624[3]_i_2_n_4 ;
  wire \tmp_28_reg_1624[3]_i_3_n_4 ;
  wire \tmp_28_reg_1624[3]_i_4_n_4 ;
  wire \tmp_28_reg_1624[3]_i_5_n_4 ;
  wire \tmp_28_reg_1624[3]_i_6_n_4 ;
  wire \tmp_28_reg_1624[3]_i_7_n_4 ;
  wire \tmp_28_reg_1624[3]_i_8_n_4 ;
  wire \tmp_28_reg_1624[3]_i_9_n_4 ;
  wire \tmp_28_reg_1624[6]_i_18_n_4 ;
  wire \tmp_28_reg_1624[6]_i_19_n_4 ;
  wire \tmp_28_reg_1624[6]_i_20_n_4 ;
  wire \tmp_28_reg_1624[6]_i_21_n_4 ;
  wire [0:0]\tmp_28_reg_1624[6]_i_3_0 ;
  wire \tmp_28_reg_1624[6]_i_3_n_4 ;
  wire \tmp_28_reg_1624_reg[3]_i_1_n_10 ;
  wire \tmp_28_reg_1624_reg[3]_i_1_n_11 ;
  wire \tmp_28_reg_1624_reg[3]_i_1_n_4 ;
  wire \tmp_28_reg_1624_reg[3]_i_1_n_5 ;
  wire \tmp_28_reg_1624_reg[3]_i_1_n_6 ;
  wire \tmp_28_reg_1624_reg[3]_i_1_n_7 ;
  wire \tmp_28_reg_1624_reg[3]_i_1_n_8 ;
  wire \tmp_28_reg_1624_reg[3]_i_1_n_9 ;
  wire [2:0]\tmp_28_reg_1624_reg[6]_0 ;
  wire \tmp_28_reg_1624_reg[6]_i_1_n_10 ;
  wire \tmp_28_reg_1624_reg[6]_i_1_n_11 ;
  wire \tmp_28_reg_1624_reg[6]_i_1_n_6 ;
  wire \tmp_28_reg_1624_reg[6]_i_1_n_7 ;
  wire \tmp_28_reg_1624_reg[6]_i_4 ;
  wire \tmp_28_reg_1624_reg[6]_i_9_n_10 ;
  wire \tmp_28_reg_1624_reg[6]_i_9_n_11 ;
  wire \tmp_28_reg_1624_reg[6]_i_9_n_5 ;
  wire \tmp_28_reg_1624_reg[6]_i_9_n_7 ;
  wire [7:0]tmp_31_reg_1639;
  wire \tmp_31_reg_1639[3]_i_15_n_4 ;
  wire [0:0]\tmp_31_reg_1639[3]_i_9 ;
  wire \tmp_31_reg_1639[7]_i_18_n_4 ;
  wire \tmp_31_reg_1639[7]_i_19_n_4 ;
  wire \tmp_31_reg_1639[7]_i_20_n_4 ;
  wire \tmp_31_reg_1639[7]_i_21_n_4 ;
  wire \tmp_31_reg_1639[7]_i_22_n_4 ;
  wire \tmp_31_reg_1639[7]_i_23_n_4 ;
  wire \tmp_31_reg_1639[7]_i_24_n_4 ;
  wire \tmp_31_reg_1639[7]_i_25_n_4 ;
  wire \tmp_31_reg_1639[7]_i_26_n_4 ;
  wire \tmp_31_reg_1639[7]_i_27_n_4 ;
  wire \tmp_31_reg_1639[7]_i_28_n_4 ;
  wire \tmp_31_reg_1639[7]_i_29_n_4 ;
  wire \tmp_31_reg_1639[7]_i_30_n_4 ;
  wire \tmp_31_reg_1639[7]_i_31_n_4 ;
  wire \tmp_31_reg_1639[7]_i_32_n_4 ;
  wire \tmp_31_reg_1639[7]_i_33_n_4 ;
  wire \tmp_31_reg_1639_reg[7]_i_10_n_7 ;
  wire \tmp_31_reg_1639_reg[7]_i_13_n_7 ;
  wire \tmp_31_reg_1639_reg[7]_i_14_0 ;
  wire \tmp_31_reg_1639_reg[7]_i_14_1 ;
  wire \tmp_31_reg_1639_reg[7]_i_14_2 ;
  wire \tmp_31_reg_1639_reg[7]_i_14_3 ;
  wire \tmp_31_reg_1639_reg[7]_i_14_n_4 ;
  wire \tmp_31_reg_1639_reg[7]_i_14_n_5 ;
  wire \tmp_31_reg_1639_reg[7]_i_14_n_6 ;
  wire \tmp_31_reg_1639_reg[7]_i_14_n_7 ;
  wire [7:0]tmp_33_reg_1654;
  wire \tmp_33_reg_1654[3]_i_12_n_4 ;
  wire [0:0]\tmp_33_reg_1654[3]_i_9 ;
  wire \tmp_33_reg_1654[7]_i_14_n_4 ;
  wire \tmp_33_reg_1654[7]_i_15_n_4 ;
  wire \tmp_33_reg_1654[7]_i_16_n_4 ;
  wire \tmp_33_reg_1654[7]_i_17_n_4 ;
  wire \tmp_33_reg_1654[7]_i_18_n_4 ;
  wire \tmp_33_reg_1654[7]_i_19_n_4 ;
  wire \tmp_33_reg_1654[7]_i_20_n_4 ;
  wire \tmp_33_reg_1654[7]_i_21_n_4 ;
  wire \tmp_33_reg_1654[7]_i_22_n_4 ;
  wire \tmp_33_reg_1654[7]_i_23_n_4 ;
  wire \tmp_33_reg_1654[7]_i_24_n_4 ;
  wire \tmp_33_reg_1654[7]_i_25_n_4 ;
  wire \tmp_33_reg_1654[7]_i_26_n_4 ;
  wire \tmp_33_reg_1654[7]_i_27_n_4 ;
  wire \tmp_33_reg_1654[7]_i_28_n_4 ;
  wire \tmp_33_reg_1654[7]_i_29_n_4 ;
  wire [7:0]\tmp_33_reg_1654_reg[7]_0 ;
  wire \tmp_33_reg_1654_reg[7]_i_10_n_7 ;
  wire \tmp_33_reg_1654_reg[7]_i_11_0 ;
  wire \tmp_33_reg_1654_reg[7]_i_11_1 ;
  wire \tmp_33_reg_1654_reg[7]_i_11_2 ;
  wire \tmp_33_reg_1654_reg[7]_i_11_3 ;
  wire \tmp_33_reg_1654_reg[7]_i_11_n_4 ;
  wire \tmp_33_reg_1654_reg[7]_i_11_n_5 ;
  wire \tmp_33_reg_1654_reg[7]_i_11_n_6 ;
  wire \tmp_33_reg_1654_reg[7]_i_11_n_7 ;
  wire \tmp_33_reg_1654_reg[7]_i_9_n_7 ;
  wire [7:0]tmp_35_reg_1669;
  wire \tmp_35_reg_1669[3]_i_12_n_4 ;
  wire [0:0]\tmp_35_reg_1669[3]_i_9 ;
  wire \tmp_35_reg_1669[7]_i_14_n_4 ;
  wire \tmp_35_reg_1669[7]_i_15_n_4 ;
  wire \tmp_35_reg_1669[7]_i_16_n_4 ;
  wire \tmp_35_reg_1669[7]_i_17_n_4 ;
  wire \tmp_35_reg_1669[7]_i_18_n_4 ;
  wire \tmp_35_reg_1669[7]_i_19_n_4 ;
  wire \tmp_35_reg_1669[7]_i_20_n_4 ;
  wire \tmp_35_reg_1669[7]_i_21_n_4 ;
  wire \tmp_35_reg_1669[7]_i_22_n_4 ;
  wire \tmp_35_reg_1669[7]_i_23_n_4 ;
  wire \tmp_35_reg_1669[7]_i_24_n_4 ;
  wire \tmp_35_reg_1669[7]_i_25_n_4 ;
  wire \tmp_35_reg_1669[7]_i_26_n_4 ;
  wire \tmp_35_reg_1669[7]_i_27_n_4 ;
  wire \tmp_35_reg_1669[7]_i_28_n_4 ;
  wire \tmp_35_reg_1669[7]_i_29_n_4 ;
  wire [7:0]\tmp_35_reg_1669_reg[7]_0 ;
  wire \tmp_35_reg_1669_reg[7]_i_10_n_7 ;
  wire \tmp_35_reg_1669_reg[7]_i_11_0 ;
  wire \tmp_35_reg_1669_reg[7]_i_11_1 ;
  wire \tmp_35_reg_1669_reg[7]_i_11_2 ;
  wire \tmp_35_reg_1669_reg[7]_i_11_3 ;
  wire \tmp_35_reg_1669_reg[7]_i_11_n_4 ;
  wire \tmp_35_reg_1669_reg[7]_i_11_n_5 ;
  wire \tmp_35_reg_1669_reg[7]_i_11_n_6 ;
  wire \tmp_35_reg_1669_reg[7]_i_11_n_7 ;
  wire \tmp_35_reg_1669_reg[7]_i_9_n_7 ;
  wire [7:0]tmp_36_fu_970_p66;
  wire [7:0]tmp_37_fu_1109_p66;
  wire [7:0]tmp_38_fu_1248_p66;
  wire [7:0]tmp_39_fu_1387_p66;
  wire [14:10]tmp_3_mid2_fu_503_p3;
  wire tmp_48_reg_1629;
  wire \tmp_48_reg_1629[0]_i_17_n_4 ;
  wire \tmp_48_reg_1629[0]_i_18_n_4 ;
  wire \tmp_48_reg_1629[0]_i_19_n_4 ;
  wire \tmp_48_reg_1629[0]_i_20_n_4 ;
  wire \tmp_48_reg_1629[0]_i_21_n_4 ;
  wire \tmp_48_reg_1629[0]_i_22_n_4 ;
  wire \tmp_48_reg_1629[0]_i_23_n_4 ;
  wire \tmp_48_reg_1629[0]_i_24_n_4 ;
  wire \tmp_48_reg_1629[0]_i_6_n_4 ;
  wire \tmp_48_reg_1629[0]_i_7_n_4 ;
  wire \tmp_48_reg_1629[0]_i_8_n_4 ;
  wire [1:0]\tmp_48_reg_1629[0]_i_9_0 ;
  wire \tmp_48_reg_1629[0]_i_9_n_4 ;
  wire [3:0]\tmp_48_reg_1629_reg[0]_0 ;
  wire [0:0]\tmp_48_reg_1629_reg[0]_1 ;
  wire \tmp_48_reg_1629_reg[0]_i_2_n_4 ;
  wire \tmp_48_reg_1629_reg[0]_i_2_n_5 ;
  wire \tmp_48_reg_1629_reg[0]_i_2_n_6 ;
  wire \tmp_48_reg_1629_reg[0]_i_2_n_7 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_0 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_1 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_2 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_3 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_n_10 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_n_11 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_n_4 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_n_5 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_n_6 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_n_7 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_n_8 ;
  wire \tmp_48_reg_1629_reg[0]_i_4_n_9 ;
  wire tmp_51_reg_1644;
  wire \tmp_51_reg_1644[0]_i_10_n_4 ;
  wire \tmp_51_reg_1644[0]_i_11_n_4 ;
  wire \tmp_51_reg_1644[0]_i_12_n_4 ;
  wire \tmp_51_reg_1644[0]_i_13_n_4 ;
  wire \tmp_51_reg_1644[0]_i_14_n_4 ;
  wire \tmp_51_reg_1644[0]_i_15_n_4 ;
  wire \tmp_51_reg_1644[0]_i_16_n_4 ;
  wire \tmp_51_reg_1644[0]_i_2_n_4 ;
  wire \tmp_51_reg_1644[0]_i_5_n_4 ;
  wire \tmp_51_reg_1644[0]_i_6_n_4 ;
  wire \tmp_51_reg_1644[0]_i_7_n_4 ;
  wire \tmp_51_reg_1644[0]_i_9_n_4 ;
  wire [3:0]\tmp_51_reg_1644_reg[0]_0 ;
  wire [0:0]\tmp_51_reg_1644_reg[0]_1 ;
  wire [0:0]\tmp_51_reg_1644_reg[0]_2 ;
  wire \tmp_51_reg_1644_reg[0]_i_1_n_5 ;
  wire \tmp_51_reg_1644_reg[0]_i_1_n_6 ;
  wire \tmp_51_reg_1644_reg[0]_i_1_n_7 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_0 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_1 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_2 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_3 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_n_10 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_n_11 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_n_4 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_n_5 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_n_6 ;
  wire \tmp_51_reg_1644_reg[0]_i_3_n_7 ;
  wire [6:6]tmp_52_fu_684_p1;
  wire [3:3]tmp_52_fu_684_p1__0;
  wire tmp_54_reg_1659;
  wire \tmp_54_reg_1659[0]_i_10_n_4 ;
  wire \tmp_54_reg_1659[0]_i_11_n_4 ;
  wire \tmp_54_reg_1659[0]_i_12_n_4 ;
  wire \tmp_54_reg_1659[0]_i_13_n_4 ;
  wire \tmp_54_reg_1659[0]_i_14_n_4 ;
  wire \tmp_54_reg_1659[0]_i_15_n_4 ;
  wire \tmp_54_reg_1659[0]_i_16_n_4 ;
  wire \tmp_54_reg_1659[0]_i_2_n_4 ;
  wire \tmp_54_reg_1659[0]_i_5_n_4 ;
  wire \tmp_54_reg_1659[0]_i_6_n_4 ;
  wire \tmp_54_reg_1659[0]_i_7_n_4 ;
  wire \tmp_54_reg_1659[0]_i_9_n_4 ;
  wire [3:0]\tmp_54_reg_1659_reg[0]_0 ;
  wire [0:0]\tmp_54_reg_1659_reg[0]_1 ;
  wire [0:0]\tmp_54_reg_1659_reg[0]_2 ;
  wire \tmp_54_reg_1659_reg[0]_i_1_n_5 ;
  wire \tmp_54_reg_1659_reg[0]_i_1_n_6 ;
  wire \tmp_54_reg_1659_reg[0]_i_1_n_7 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_0 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_1 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_2 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_3 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_n_10 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_n_11 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_n_4 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_n_5 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_n_6 ;
  wire \tmp_54_reg_1659_reg[0]_i_3_n_7 ;
  wire [6:6]tmp_55_fu_754_p1;
  wire [3:3]tmp_55_fu_754_p1__0;
  wire tmp_57_reg_1674;
  wire \tmp_57_reg_1674[0]_i_10_n_4 ;
  wire \tmp_57_reg_1674[0]_i_11_n_4 ;
  wire \tmp_57_reg_1674[0]_i_12_n_4 ;
  wire \tmp_57_reg_1674[0]_i_13_n_4 ;
  wire \tmp_57_reg_1674[0]_i_14_n_4 ;
  wire \tmp_57_reg_1674[0]_i_15_n_4 ;
  wire \tmp_57_reg_1674[0]_i_16_n_4 ;
  wire \tmp_57_reg_1674[0]_i_2_n_4 ;
  wire \tmp_57_reg_1674[0]_i_5_n_4 ;
  wire \tmp_57_reg_1674[0]_i_6_n_4 ;
  wire \tmp_57_reg_1674[0]_i_7_n_4 ;
  wire \tmp_57_reg_1674[0]_i_9_n_4 ;
  wire [3:0]\tmp_57_reg_1674_reg[0]_0 ;
  wire [0:0]\tmp_57_reg_1674_reg[0]_1 ;
  wire [0:0]\tmp_57_reg_1674_reg[0]_2 ;
  wire \tmp_57_reg_1674_reg[0]_i_1_n_5 ;
  wire \tmp_57_reg_1674_reg[0]_i_1_n_6 ;
  wire \tmp_57_reg_1674_reg[0]_i_1_n_7 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_0 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_1 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_2 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_3 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_n_10 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_n_11 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_n_4 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_n_5 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_n_6 ;
  wire \tmp_57_reg_1674_reg[0]_i_3_n_7 ;
  wire [6:6]tmp_58_fu_824_p1;
  wire [3:3]tmp_58_fu_824_p1__0;
  wire [14:8]tmp_6_fu_531_p2;
  wire [1:0]tmp_6_reg_1585_reg_0_0_0;
  wire [0:0]tmp_6_reg_1585_reg_0_0_1;
  wire [1:0]tmp_6_reg_1585_reg_0_2_0;
  wire [0:0]tmp_6_reg_1585_reg_0_2_1;
  wire [1:0]tmp_6_reg_1585_reg_0_2_2;
  wire [1:0]tmp_6_reg_1585_reg_0_3_0;
  wire [0:0]tmp_6_reg_1585_reg_0_3_1;
  wire [3:0]tmp_6_reg_1585_reg_0_5_0;
  wire [0:0]tmp_6_reg_1585_reg_0_5_1;
  wire [1:0]tmp_6_reg_1585_reg_0_5_2;
  wire [6:0]tmp_6_reg_1585_reg_0_6_0;
  wire [1:0]tmp_6_reg_1585_reg_0_6_1;
  wire [0:0]tmp_6_reg_1585_reg_0_6_2;
  wire [1:0]tmp_6_reg_1585_reg_0_6_3;
  wire [0:0]tmp_6_reg_1585_reg_0_6_4;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_0__0_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__0_1;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_0__1_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__1_1;
  wire tmp_6_reg_1585_reg_rep_0_0_i_16_n_4;
  wire tmp_6_reg_1585_reg_rep_0_0_i_19_n_4;
  wire tmp_6_reg_1585_reg_rep_0_0_i_20_n_4;
  wire tmp_6_reg_1585_reg_rep_0_0_i_3_n_6;
  wire tmp_6_reg_1585_reg_rep_0_0_i_3_n_7;
  wire tmp_6_reg_1585_reg_rep_0_0_i_4_n_4;
  wire tmp_6_reg_1585_reg_rep_0_0_i_4_n_5;
  wire tmp_6_reg_1585_reg_rep_0_0_i_4_n_6;
  wire tmp_6_reg_1585_reg_rep_0_0_i_4_n_7;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_1_0;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_2__0_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_2__0_1;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_2__0_2;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_2__1_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_2__1_1;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_2__1_2;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_3_0;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_3__0_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_3__0_1;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_3__1_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_3__1_1;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_4_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_4_1;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_5_0;
  wire [3:0]tmp_6_reg_1585_reg_rep_0_5__0_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_5__0_1;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_5__0_2;
  wire [3:0]tmp_6_reg_1585_reg_rep_0_5__1_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_5__1_1;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_5__1_2;
  wire [6:0]tmp_6_reg_1585_reg_rep_0_6_0;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_6_1;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_6_2;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_6_3;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_6_4;
  wire [6:0]tmp_6_reg_1585_reg_rep_0_6__0_0;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_6__0_1;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_6__0_2;
  wire [1:0]tmp_6_reg_1585_reg_rep_0_6__0_3;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_6__0_4;
  wire \tmp_9_reg_1590[0]_i_1_n_4 ;
  wire \tmp_9_reg_1590[0]_i_2_n_4 ;
  wire \tmp_9_reg_1590[0]_i_3_n_4 ;
  wire tmp_9_reg_1590_pp0_iter1_reg;
  wire tmp_9_reg_1590_pp0_iter2_reg;
  wire tmp_9_reg_1590_pp0_iter3_reg;
  wire \tmp_9_reg_1590_reg_n_4_[0] ;
  wire weights20_m_weights_1_ce0;
  wire [3:0]\NLW_indvar_flatten2_reg_335_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten2_reg_335_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_reg_346_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_346_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_0_V_2_fu_254_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_1_V_2_fu_258_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_2_V_2_fu_262_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_3_V_2_fu_266_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_1_reg_1689_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_2_reg_1694_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_3_reg_1699_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_reg_1684_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_28_reg_1624_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_28_reg_1624_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_28_reg_1624_reg[6]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_28_reg_1624_reg[6]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_31_reg_1639_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_31_reg_1639_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_31_reg_1639_reg[7]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_31_reg_1639_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_33_reg_1654_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_33_reg_1654_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_33_reg_1654_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_33_reg_1654_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_35_reg_1669_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_35_reg_1669_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_35_reg_1669_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_35_reg_1669_reg[7]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_48_reg_1629_reg[0]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_51_reg_1644_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_54_reg_1659_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_57_reg_1674_reg[0]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_6_reg_1585_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_0__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_0__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_0__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_0__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_0__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_0__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_0__1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_0__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_0__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_0__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_0__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_0__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_0__1_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_tmp_6_reg_1585_reg_rep_0_0_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_6_reg_1585_reg_rep_0_0_i_3_O_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_1__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_1__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_1__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_1__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_1__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_1__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_1__1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_1__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_1__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_1__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_1__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_1__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_1__1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_2__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_2__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_2__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_2__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_2__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_2__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_2__1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_2__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_2__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_2__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_2__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_2__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_2__1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_3__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_3__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_3__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_3__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_3__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_3__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_3__1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_3__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_3__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_3__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_3__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_3__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_3__1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_4__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_4__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_4__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_4__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_4__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_4__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_4__1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_4__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_4__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_4__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_4__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_4__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_4__1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_5__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_5__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_5__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_5__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_5__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_5__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_5__1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_5__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_5__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_5__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_5__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_5__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_5__1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_6_reg_1585_reg_rep_0_6__0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_tmp_6_reg_1585_reg_rep_0_6__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_6_reg_1585_reg_rep_0_6__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_6__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_6_reg_1585_reg_rep_0_6__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_6_reg_1585_reg_rep_0_6__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_6_reg_1585_reg_rep_0_6__0_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(tmp_9_reg_1590_pp0_iter3_reg),
        .I2(cnv_89PRL_V_V_full_n),
        .I3(\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_88_V_V_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg_n_4_[1] ),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Relu1D73_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAFFFF88808880)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(Conv1DMac_new_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D73_U0_full_n),
        .I4(\ap_CS_fsm[2]_i_2__5_n_4 ),
        .I5(\ap_CS_fsm_reg_n_4_[1] ),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[1] ),
        .I1(\ap_CS_fsm[2]_i_2__5_n_4 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0040004055550040)) 
    \ap_CS_fsm[2]_i_2__5 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten2_fu_411_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_enable_reg_pp0_iter4_reg_0),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[2]_i_2__5_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_4_[1] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\macRegisters_0_V_2_fu_254[7]_i_4_n_4 ),
        .I3(exitcond_flatten2_fu_411_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg_n_4_[1] ),
        .O(ap_enable_reg_pp0_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB010A000)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten2_fu_411_p2),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\macRegisters_0_V_2_fu_254[7]_i_4_n_4 ),
        .O(ap_enable_reg_pp0_iter4_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter4_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten2_reg_1563[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten2_reg_15630));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \exitcond_flatten2_reg_1563[0]_i_2 
       (.I0(\exitcond_flatten2_reg_1563[0]_i_4_n_4 ),
        .I1(\exitcond_flatten2_reg_1563[0]_i_5_n_4 ),
        .I2(\exitcond_flatten2_reg_1563[0]_i_6_n_4 ),
        .I3(\exitcond_flatten2_reg_1563[0]_i_7_n_4 ),
        .I4(\exitcond_flatten2_reg_1563[0]_i_8_n_4 ),
        .I5(\exitcond_flatten2_reg_1563[0]_i_9_n_4 ),
        .O(exitcond_flatten2_fu_411_p2));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \exitcond_flatten2_reg_1563[0]_i_3 
       (.I0(cnv_88_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ),
        .I3(cnv_89PRL_V_V_full_n),
        .I4(tmp_9_reg_1590_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_0),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten2_reg_1563[0]_i_4 
       (.I0(indvar_flatten2_reg_335_reg[16]),
        .I1(indvar_flatten2_reg_335_reg[15]),
        .I2(indvar_flatten2_reg_335_reg[14]),
        .I3(indvar_flatten2_reg_335_reg[13]),
        .O(\exitcond_flatten2_reg_1563[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten2_reg_1563[0]_i_5 
       (.I0(indvar_flatten2_reg_335_reg[12]),
        .I1(indvar_flatten2_reg_335_reg[11]),
        .I2(indvar_flatten2_reg_335_reg[10]),
        .I3(indvar_flatten2_reg_335_reg[9]),
        .O(\exitcond_flatten2_reg_1563[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten2_reg_1563[0]_i_6 
       (.I0(indvar_flatten2_reg_335_reg[2]),
        .I1(indvar_flatten2_reg_335_reg[1]),
        .I2(indvar_flatten2_reg_335_reg[4]),
        .I3(indvar_flatten2_reg_335_reg[3]),
        .O(\exitcond_flatten2_reg_1563[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten2_reg_1563[0]_i_7 
       (.I0(indvar_flatten2_reg_335_reg[8]),
        .I1(indvar_flatten2_reg_335_reg[7]),
        .I2(indvar_flatten2_reg_335_reg[6]),
        .I3(indvar_flatten2_reg_335_reg[5]),
        .O(\exitcond_flatten2_reg_1563[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \exitcond_flatten2_reg_1563[0]_i_8 
       (.I0(indvar_flatten2_reg_335_reg[19]),
        .I1(indvar_flatten2_reg_335_reg[20]),
        .I2(indvar_flatten2_reg_335_reg[21]),
        .I3(indvar_flatten2_reg_335_reg[22]),
        .O(\exitcond_flatten2_reg_1563[0]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \exitcond_flatten2_reg_1563[0]_i_9 
       (.I0(indvar_flatten2_reg_335_reg[24]),
        .I1(indvar_flatten2_reg_335_reg[23]),
        .I2(indvar_flatten2_reg_335_reg[0]),
        .I3(indvar_flatten2_reg_335_reg[17]),
        .I4(indvar_flatten2_reg_335_reg[18]),
        .O(\exitcond_flatten2_reg_1563[0]_i_9_n_4 ));
  FDRE \exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(exitcond_flatten2_reg_1563),
        .Q(\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \exitcond_flatten2_reg_1563_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(exitcond_flatten2_fu_411_p2),
        .Q(exitcond_flatten2_reg_1563),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten2_reg_335[0]_i_2 
       (.I0(indvar_flatten2_reg_335_reg[0]),
        .O(\indvar_flatten2_reg_335[0]_i_2_n_4 ));
  FDRE \indvar_flatten2_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_335_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten2_reg_335_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten2_reg_335_reg[0]_i_1_n_4 ,\indvar_flatten2_reg_335_reg[0]_i_1_n_5 ,\indvar_flatten2_reg_335_reg[0]_i_1_n_6 ,\indvar_flatten2_reg_335_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten2_reg_335_reg[0]_i_1_n_8 ,\indvar_flatten2_reg_335_reg[0]_i_1_n_9 ,\indvar_flatten2_reg_335_reg[0]_i_1_n_10 ,\indvar_flatten2_reg_335_reg[0]_i_1_n_11 }),
        .S({indvar_flatten2_reg_335_reg[3:1],\indvar_flatten2_reg_335[0]_i_2_n_4 }));
  FDRE \indvar_flatten2_reg_335_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_335_reg[10]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_335_reg[11]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_335_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten2_reg_335_reg[12]_i_1 
       (.CI(\indvar_flatten2_reg_335_reg[8]_i_1_n_4 ),
        .CO({\indvar_flatten2_reg_335_reg[12]_i_1_n_4 ,\indvar_flatten2_reg_335_reg[12]_i_1_n_5 ,\indvar_flatten2_reg_335_reg[12]_i_1_n_6 ,\indvar_flatten2_reg_335_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_335_reg[12]_i_1_n_8 ,\indvar_flatten2_reg_335_reg[12]_i_1_n_9 ,\indvar_flatten2_reg_335_reg[12]_i_1_n_10 ,\indvar_flatten2_reg_335_reg[12]_i_1_n_11 }),
        .S(indvar_flatten2_reg_335_reg[15:12]));
  FDRE \indvar_flatten2_reg_335_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_335_reg[13]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_335_reg[14]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_335_reg[15]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_335_reg[16]),
        .R(clear));
  CARRY4 \indvar_flatten2_reg_335_reg[16]_i_1 
       (.CI(\indvar_flatten2_reg_335_reg[12]_i_1_n_4 ),
        .CO({\indvar_flatten2_reg_335_reg[16]_i_1_n_4 ,\indvar_flatten2_reg_335_reg[16]_i_1_n_5 ,\indvar_flatten2_reg_335_reg[16]_i_1_n_6 ,\indvar_flatten2_reg_335_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_335_reg[16]_i_1_n_8 ,\indvar_flatten2_reg_335_reg[16]_i_1_n_9 ,\indvar_flatten2_reg_335_reg[16]_i_1_n_10 ,\indvar_flatten2_reg_335_reg[16]_i_1_n_11 }),
        .S(indvar_flatten2_reg_335_reg[19:16]));
  FDRE \indvar_flatten2_reg_335_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_335_reg[17]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_335_reg[18]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_335_reg[19]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_335_reg[1]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_335_reg[20]),
        .R(clear));
  CARRY4 \indvar_flatten2_reg_335_reg[20]_i_1 
       (.CI(\indvar_flatten2_reg_335_reg[16]_i_1_n_4 ),
        .CO({\indvar_flatten2_reg_335_reg[20]_i_1_n_4 ,\indvar_flatten2_reg_335_reg[20]_i_1_n_5 ,\indvar_flatten2_reg_335_reg[20]_i_1_n_6 ,\indvar_flatten2_reg_335_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_335_reg[20]_i_1_n_8 ,\indvar_flatten2_reg_335_reg[20]_i_1_n_9 ,\indvar_flatten2_reg_335_reg[20]_i_1_n_10 ,\indvar_flatten2_reg_335_reg[20]_i_1_n_11 }),
        .S(indvar_flatten2_reg_335_reg[23:20]));
  FDRE \indvar_flatten2_reg_335_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_335_reg[21]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_335_reg[22]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_335_reg[23]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[24]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_335_reg[24]),
        .R(clear));
  CARRY4 \indvar_flatten2_reg_335_reg[24]_i_1 
       (.CI(\indvar_flatten2_reg_335_reg[20]_i_1_n_4 ),
        .CO(\NLW_indvar_flatten2_reg_335_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten2_reg_335_reg[24]_i_1_O_UNCONNECTED [3:1],\indvar_flatten2_reg_335_reg[24]_i_1_n_11 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten2_reg_335_reg[24]}));
  FDRE \indvar_flatten2_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_335_reg[2]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_335_reg[3]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_335_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten2_reg_335_reg[4]_i_1 
       (.CI(\indvar_flatten2_reg_335_reg[0]_i_1_n_4 ),
        .CO({\indvar_flatten2_reg_335_reg[4]_i_1_n_4 ,\indvar_flatten2_reg_335_reg[4]_i_1_n_5 ,\indvar_flatten2_reg_335_reg[4]_i_1_n_6 ,\indvar_flatten2_reg_335_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_335_reg[4]_i_1_n_8 ,\indvar_flatten2_reg_335_reg[4]_i_1_n_9 ,\indvar_flatten2_reg_335_reg[4]_i_1_n_10 ,\indvar_flatten2_reg_335_reg[4]_i_1_n_11 }),
        .S(indvar_flatten2_reg_335_reg[7:4]));
  FDRE \indvar_flatten2_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_335_reg[5]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_335_reg[6]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_335_reg[7]),
        .R(clear));
  FDRE \indvar_flatten2_reg_335_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_335_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten2_reg_335_reg[8]_i_1 
       (.CI(\indvar_flatten2_reg_335_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten2_reg_335_reg[8]_i_1_n_4 ,\indvar_flatten2_reg_335_reg[8]_i_1_n_5 ,\indvar_flatten2_reg_335_reg[8]_i_1_n_6 ,\indvar_flatten2_reg_335_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_335_reg[8]_i_1_n_8 ,\indvar_flatten2_reg_335_reg[8]_i_1_n_9 ,\indvar_flatten2_reg_335_reg[8]_i_1_n_10 ,\indvar_flatten2_reg_335_reg[8]_i_1_n_11 }),
        .S(indvar_flatten2_reg_335_reg[11:8]));
  FDRE \indvar_flatten2_reg_335_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten2_reg_335_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_335_reg[9]),
        .R(clear));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_346[0]_i_2 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(indvar_flatten_reg_346_reg[0]),
        .O(\indvar_flatten_reg_346[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[0]_i_3 
       (.I0(indvar_flatten_reg_346_reg[3]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[0]_i_4 
       (.I0(indvar_flatten_reg_346_reg[2]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[0]_i_5 
       (.I0(indvar_flatten_reg_346_reg[1]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_346[0]_i_6 
       (.I0(indvar_flatten_reg_346_reg[0]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[12]_i_2 
       (.I0(indvar_flatten_reg_346_reg[15]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[12]_i_3 
       (.I0(indvar_flatten_reg_346_reg[14]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[12]_i_4 
       (.I0(indvar_flatten_reg_346_reg[13]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[12]_i_5 
       (.I0(indvar_flatten_reg_346_reg[12]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[16]_i_2 
       (.I0(indvar_flatten_reg_346_reg[16]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[16]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[4]_i_2 
       (.I0(indvar_flatten_reg_346_reg[7]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[4]_i_3 
       (.I0(indvar_flatten_reg_346_reg[6]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[4]_i_4 
       (.I0(indvar_flatten_reg_346_reg[5]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[4]_i_5 
       (.I0(indvar_flatten_reg_346_reg[4]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[8]_i_2 
       (.I0(indvar_flatten_reg_346_reg[11]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[8]_i_3 
       (.I0(indvar_flatten_reg_346_reg[10]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[8]_i_4 
       (.I0(indvar_flatten_reg_346_reg[9]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_346[8]_i_5 
       (.I0(indvar_flatten_reg_346_reg[8]),
        .I1(exitcond_flatten_fu_423_p2),
        .O(\indvar_flatten_reg_346[8]_i_5_n_4 ));
  FDRE \indvar_flatten_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_346_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_346_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_346_reg[0]_i_1_n_4 ,\indvar_flatten_reg_346_reg[0]_i_1_n_5 ,\indvar_flatten_reg_346_reg[0]_i_1_n_6 ,\indvar_flatten_reg_346_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_346[0]_i_2_n_4 }),
        .O({\indvar_flatten_reg_346_reg[0]_i_1_n_8 ,\indvar_flatten_reg_346_reg[0]_i_1_n_9 ,\indvar_flatten_reg_346_reg[0]_i_1_n_10 ,\indvar_flatten_reg_346_reg[0]_i_1_n_11 }),
        .S({\indvar_flatten_reg_346[0]_i_3_n_4 ,\indvar_flatten_reg_346[0]_i_4_n_4 ,\indvar_flatten_reg_346[0]_i_5_n_4 ,\indvar_flatten_reg_346[0]_i_6_n_4 }));
  FDRE \indvar_flatten_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_346_reg[10]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_346_reg[11]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten_reg_346_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_346_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_346_reg[8]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_346_reg[12]_i_1_n_4 ,\indvar_flatten_reg_346_reg[12]_i_1_n_5 ,\indvar_flatten_reg_346_reg[12]_i_1_n_6 ,\indvar_flatten_reg_346_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_346_reg[12]_i_1_n_8 ,\indvar_flatten_reg_346_reg[12]_i_1_n_9 ,\indvar_flatten_reg_346_reg[12]_i_1_n_10 ,\indvar_flatten_reg_346_reg[12]_i_1_n_11 }),
        .S({\indvar_flatten_reg_346[12]_i_2_n_4 ,\indvar_flatten_reg_346[12]_i_3_n_4 ,\indvar_flatten_reg_346[12]_i_4_n_4 ,\indvar_flatten_reg_346[12]_i_5_n_4 }));
  FDRE \indvar_flatten_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_346_reg[13]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_346_reg[14]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_346_reg[15]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten_reg_346_reg[16]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_346_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_346_reg[12]_i_1_n_4 ),
        .CO(\NLW_indvar_flatten_reg_346_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_346_reg[16]_i_1_O_UNCONNECTED [3:1],\indvar_flatten_reg_346_reg[16]_i_1_n_11 }),
        .S({1'b0,1'b0,1'b0,\indvar_flatten_reg_346[16]_i_2_n_4 }));
  FDRE \indvar_flatten_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_346_reg[1]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_346_reg[2]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_346_reg[3]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_346_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_346_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_346_reg[0]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_346_reg[4]_i_1_n_4 ,\indvar_flatten_reg_346_reg[4]_i_1_n_5 ,\indvar_flatten_reg_346_reg[4]_i_1_n_6 ,\indvar_flatten_reg_346_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_346_reg[4]_i_1_n_8 ,\indvar_flatten_reg_346_reg[4]_i_1_n_9 ,\indvar_flatten_reg_346_reg[4]_i_1_n_10 ,\indvar_flatten_reg_346_reg[4]_i_1_n_11 }),
        .S({\indvar_flatten_reg_346[4]_i_2_n_4 ,\indvar_flatten_reg_346[4]_i_3_n_4 ,\indvar_flatten_reg_346[4]_i_4_n_4 ,\indvar_flatten_reg_346[4]_i_5_n_4 }));
  FDRE \indvar_flatten_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_346_reg[5]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_346_reg[6]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_346_reg[7]),
        .R(clear));
  FDRE \indvar_flatten_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_346_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_346_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_346_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_346_reg[8]_i_1_n_4 ,\indvar_flatten_reg_346_reg[8]_i_1_n_5 ,\indvar_flatten_reg_346_reg[8]_i_1_n_6 ,\indvar_flatten_reg_346_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_346_reg[8]_i_1_n_8 ,\indvar_flatten_reg_346_reg[8]_i_1_n_9 ,\indvar_flatten_reg_346_reg[8]_i_1_n_10 ,\indvar_flatten_reg_346_reg[8]_i_1_n_11 }),
        .S({\indvar_flatten_reg_346[8]_i_2_n_4 ,\indvar_flatten_reg_346[8]_i_3_n_4 ,\indvar_flatten_reg_346[8]_i_4_n_4 ,\indvar_flatten_reg_346[8]_i_5_n_4 }));
  FDRE \indvar_flatten_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_346_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_346_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    int_ap_idle_i_3
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(ResizeStream_U0_ap_start),
        .I5(int_ap_idle_reg_2),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h04FFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(cnv_88_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ),
        .I3(cnv_89PRL_V_V_full_n),
        .I4(tmp_9_reg_1590_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_0),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hF7FFF7F7F7F7F7F7)) 
    \mOutPtr[1]_i_2__1 
       (.I0(cnv_88_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ),
        .I3(cnv_89PRL_V_V_full_n),
        .I4(tmp_9_reg_1590_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_0),
        .O(internal_empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_254[3]_i_2 
       (.I0(tmp_28_reg_1624[3]),
        .I1(\macRegisters_0_V_2_fu_254_reg_n_4_[3] ),
        .O(\macRegisters_0_V_2_fu_254[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_254[3]_i_3 
       (.I0(tmp_28_reg_1624[2]),
        .I1(\macRegisters_0_V_2_fu_254_reg_n_4_[2] ),
        .O(\macRegisters_0_V_2_fu_254[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_254[3]_i_4 
       (.I0(tmp_28_reg_1624[1]),
        .I1(\macRegisters_0_V_2_fu_254_reg_n_4_[1] ),
        .O(\macRegisters_0_V_2_fu_254[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_0_V_2_fu_254[3]_i_5 
       (.I0(tmp_28_reg_1624[0]),
        .I1(tmp_48_reg_1629),
        .I2(tmp_14_reg_1634),
        .O(\macRegisters_0_V_2_fu_254[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h7545)) 
    \macRegisters_0_V_2_fu_254[7]_i_1 
       (.I0(\macRegisters_0_V_2_fu_254[7]_i_4_n_4 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(tmp_9_reg_1590_pp0_iter2_reg),
        .O(macRegisters_0_V_2_fu_254));
  LUT3 #(
    .INIT(8'h02)) 
    \macRegisters_0_V_2_fu_254[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_9_reg_1590_pp0_iter2_reg),
        .O(macRegisters_0_V_2_fu_2540));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \macRegisters_0_V_2_fu_254[7]_i_4 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(Conv1DMac_new_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D73_U0_full_n),
        .O(\macRegisters_0_V_2_fu_254[7]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_0_V_2_fu_254[7]_i_5 
       (.I0(\macRegisters_0_V_2_fu_254_reg_n_4_[6] ),
        .O(\macRegisters_0_V_2_fu_254[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_0_V_2_fu_254[7]_i_6 
       (.I0(\macRegisters_0_V_2_fu_254_reg_n_4_[6] ),
        .I1(\macRegisters_0_V_2_fu_254_reg_n_4_[7] ),
        .O(\macRegisters_0_V_2_fu_254[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_254[7]_i_7 
       (.I0(\macRegisters_0_V_2_fu_254_reg_n_4_[6] ),
        .I1(tmp_28_reg_1624[6]),
        .O(\macRegisters_0_V_2_fu_254[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_254[7]_i_8 
       (.I0(tmp_28_reg_1624[5]),
        .I1(\macRegisters_0_V_2_fu_254_reg_n_4_[5] ),
        .O(\macRegisters_0_V_2_fu_254[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_254[7]_i_9 
       (.I0(tmp_28_reg_1624[4]),
        .I1(\macRegisters_0_V_2_fu_254_reg_n_4_[4] ),
        .O(\macRegisters_0_V_2_fu_254[7]_i_9_n_4 ));
  FDRE \macRegisters_0_V_2_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_0_V_fu_887_p2[0]),
        .Q(\macRegisters_0_V_2_fu_254_reg_n_4_[0] ),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_0_V_2_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_0_V_fu_887_p2[1]),
        .Q(\macRegisters_0_V_2_fu_254_reg_n_4_[1] ),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_0_V_2_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_0_V_fu_887_p2[2]),
        .Q(\macRegisters_0_V_2_fu_254_reg_n_4_[2] ),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_0_V_2_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_0_V_fu_887_p2[3]),
        .Q(\macRegisters_0_V_2_fu_254_reg_n_4_[3] ),
        .R(macRegisters_0_V_2_fu_254));
  CARRY4 \macRegisters_0_V_2_fu_254_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_0_V_2_fu_254_reg[3]_i_1_n_4 ,\macRegisters_0_V_2_fu_254_reg[3]_i_1_n_5 ,\macRegisters_0_V_2_fu_254_reg[3]_i_1_n_6 ,\macRegisters_0_V_2_fu_254_reg[3]_i_1_n_7 }),
        .CYINIT(\macRegisters_0_V_2_fu_254_reg_n_4_[0] ),
        .DI(tmp_28_reg_1624[3:0]),
        .O(macRegisters_0_V_fu_887_p2[3:0]),
        .S({\macRegisters_0_V_2_fu_254[3]_i_2_n_4 ,\macRegisters_0_V_2_fu_254[3]_i_3_n_4 ,\macRegisters_0_V_2_fu_254[3]_i_4_n_4 ,\macRegisters_0_V_2_fu_254[3]_i_5_n_4 }));
  FDRE \macRegisters_0_V_2_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_0_V_fu_887_p2[4]),
        .Q(\macRegisters_0_V_2_fu_254_reg_n_4_[4] ),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_0_V_2_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_0_V_fu_887_p2[5]),
        .Q(\macRegisters_0_V_2_fu_254_reg_n_4_[5] ),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_0_V_2_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_0_V_fu_887_p2[6]),
        .Q(\macRegisters_0_V_2_fu_254_reg_n_4_[6] ),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_0_V_2_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_0_V_fu_887_p2[7]),
        .Q(\macRegisters_0_V_2_fu_254_reg_n_4_[7] ),
        .R(macRegisters_0_V_2_fu_254));
  CARRY4 \macRegisters_0_V_2_fu_254_reg[7]_i_3 
       (.CI(\macRegisters_0_V_2_fu_254_reg[3]_i_1_n_4 ),
        .CO({\NLW_macRegisters_0_V_2_fu_254_reg[7]_i_3_CO_UNCONNECTED [3],\macRegisters_0_V_2_fu_254_reg[7]_i_3_n_5 ,\macRegisters_0_V_2_fu_254_reg[7]_i_3_n_6 ,\macRegisters_0_V_2_fu_254_reg[7]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\macRegisters_0_V_2_fu_254[7]_i_5_n_4 ,tmp_28_reg_1624[5:4]}),
        .O(macRegisters_0_V_fu_887_p2[7:4]),
        .S({\macRegisters_0_V_2_fu_254[7]_i_6_n_4 ,\macRegisters_0_V_2_fu_254[7]_i_7_n_4 ,\macRegisters_0_V_2_fu_254[7]_i_8_n_4 ,\macRegisters_0_V_2_fu_254[7]_i_9_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_258[3]_i_2 
       (.I0(tmp_31_reg_1639[3]),
        .I1(macRegisters_1_V_2_fu_258[3]),
        .O(\macRegisters_1_V_2_fu_258[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_258[3]_i_3 
       (.I0(tmp_31_reg_1639[2]),
        .I1(macRegisters_1_V_2_fu_258[2]),
        .O(\macRegisters_1_V_2_fu_258[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_258[3]_i_4 
       (.I0(tmp_31_reg_1639[1]),
        .I1(macRegisters_1_V_2_fu_258[1]),
        .O(\macRegisters_1_V_2_fu_258[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_1_V_2_fu_258[3]_i_5 
       (.I0(tmp_31_reg_1639[0]),
        .I1(tmp_51_reg_1644),
        .I2(tmp_16_1_reg_1649),
        .O(\macRegisters_1_V_2_fu_258[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_258[7]_i_2 
       (.I0(tmp_31_reg_1639[7]),
        .I1(macRegisters_1_V_2_fu_258[7]),
        .O(\macRegisters_1_V_2_fu_258[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_258[7]_i_3 
       (.I0(tmp_31_reg_1639[6]),
        .I1(macRegisters_1_V_2_fu_258[6]),
        .O(\macRegisters_1_V_2_fu_258[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_258[7]_i_4 
       (.I0(tmp_31_reg_1639[5]),
        .I1(macRegisters_1_V_2_fu_258[5]),
        .O(\macRegisters_1_V_2_fu_258[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_258[7]_i_5 
       (.I0(tmp_31_reg_1639[4]),
        .I1(macRegisters_1_V_2_fu_258[4]),
        .O(\macRegisters_1_V_2_fu_258[7]_i_5_n_4 ));
  FDRE \macRegisters_1_V_2_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_1_V_fu_907_p2[0]),
        .Q(macRegisters_1_V_2_fu_258[0]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_1_V_2_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_1_V_fu_907_p2[1]),
        .Q(macRegisters_1_V_2_fu_258[1]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_1_V_2_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_1_V_fu_907_p2[2]),
        .Q(macRegisters_1_V_2_fu_258[2]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_1_V_2_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_1_V_fu_907_p2[3]),
        .Q(macRegisters_1_V_2_fu_258[3]),
        .R(macRegisters_0_V_2_fu_254));
  CARRY4 \macRegisters_1_V_2_fu_258_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_1_V_2_fu_258_reg[3]_i_1_n_4 ,\macRegisters_1_V_2_fu_258_reg[3]_i_1_n_5 ,\macRegisters_1_V_2_fu_258_reg[3]_i_1_n_6 ,\macRegisters_1_V_2_fu_258_reg[3]_i_1_n_7 }),
        .CYINIT(macRegisters_1_V_2_fu_258[0]),
        .DI(tmp_31_reg_1639[3:0]),
        .O(macRegisters_1_V_fu_907_p2[3:0]),
        .S({\macRegisters_1_V_2_fu_258[3]_i_2_n_4 ,\macRegisters_1_V_2_fu_258[3]_i_3_n_4 ,\macRegisters_1_V_2_fu_258[3]_i_4_n_4 ,\macRegisters_1_V_2_fu_258[3]_i_5_n_4 }));
  FDRE \macRegisters_1_V_2_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_1_V_fu_907_p2[4]),
        .Q(macRegisters_1_V_2_fu_258[4]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_1_V_2_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_1_V_fu_907_p2[5]),
        .Q(macRegisters_1_V_2_fu_258[5]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_1_V_2_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_1_V_fu_907_p2[6]),
        .Q(macRegisters_1_V_2_fu_258[6]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_1_V_2_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_1_V_fu_907_p2[7]),
        .Q(macRegisters_1_V_2_fu_258[7]),
        .R(macRegisters_0_V_2_fu_254));
  CARRY4 \macRegisters_1_V_2_fu_258_reg[7]_i_1 
       (.CI(\macRegisters_1_V_2_fu_258_reg[3]_i_1_n_4 ),
        .CO({\NLW_macRegisters_1_V_2_fu_258_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_1_V_2_fu_258_reg[7]_i_1_n_5 ,\macRegisters_1_V_2_fu_258_reg[7]_i_1_n_6 ,\macRegisters_1_V_2_fu_258_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_31_reg_1639[6:4]}),
        .O(macRegisters_1_V_fu_907_p2[7:4]),
        .S({\macRegisters_1_V_2_fu_258[7]_i_2_n_4 ,\macRegisters_1_V_2_fu_258[7]_i_3_n_4 ,\macRegisters_1_V_2_fu_258[7]_i_4_n_4 ,\macRegisters_1_V_2_fu_258[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_262[3]_i_2 
       (.I0(tmp_33_reg_1654[3]),
        .I1(macRegisters_2_V_2_fu_262[3]),
        .O(\macRegisters_2_V_2_fu_262[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_262[3]_i_3 
       (.I0(tmp_33_reg_1654[2]),
        .I1(macRegisters_2_V_2_fu_262[2]),
        .O(\macRegisters_2_V_2_fu_262[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_262[3]_i_4 
       (.I0(tmp_33_reg_1654[1]),
        .I1(macRegisters_2_V_2_fu_262[1]),
        .O(\macRegisters_2_V_2_fu_262[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_2_V_2_fu_262[3]_i_5 
       (.I0(tmp_33_reg_1654[0]),
        .I1(tmp_54_reg_1659),
        .I2(tmp_16_2_reg_1664),
        .O(\macRegisters_2_V_2_fu_262[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_262[7]_i_2 
       (.I0(tmp_33_reg_1654[7]),
        .I1(macRegisters_2_V_2_fu_262[7]),
        .O(\macRegisters_2_V_2_fu_262[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_262[7]_i_3 
       (.I0(tmp_33_reg_1654[6]),
        .I1(macRegisters_2_V_2_fu_262[6]),
        .O(\macRegisters_2_V_2_fu_262[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_262[7]_i_4 
       (.I0(tmp_33_reg_1654[5]),
        .I1(macRegisters_2_V_2_fu_262[5]),
        .O(\macRegisters_2_V_2_fu_262[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_262[7]_i_5 
       (.I0(tmp_33_reg_1654[4]),
        .I1(macRegisters_2_V_2_fu_262[4]),
        .O(\macRegisters_2_V_2_fu_262[7]_i_5_n_4 ));
  FDRE \macRegisters_2_V_2_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_2_V_fu_926_p2[0]),
        .Q(macRegisters_2_V_2_fu_262[0]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_2_V_2_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_2_V_fu_926_p2[1]),
        .Q(macRegisters_2_V_2_fu_262[1]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_2_V_2_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_2_V_fu_926_p2[2]),
        .Q(macRegisters_2_V_2_fu_262[2]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_2_V_2_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_2_V_fu_926_p2[3]),
        .Q(macRegisters_2_V_2_fu_262[3]),
        .R(macRegisters_0_V_2_fu_254));
  CARRY4 \macRegisters_2_V_2_fu_262_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_2_V_2_fu_262_reg[3]_i_1_n_4 ,\macRegisters_2_V_2_fu_262_reg[3]_i_1_n_5 ,\macRegisters_2_V_2_fu_262_reg[3]_i_1_n_6 ,\macRegisters_2_V_2_fu_262_reg[3]_i_1_n_7 }),
        .CYINIT(macRegisters_2_V_2_fu_262[0]),
        .DI(tmp_33_reg_1654[3:0]),
        .O(macRegisters_2_V_fu_926_p2[3:0]),
        .S({\macRegisters_2_V_2_fu_262[3]_i_2_n_4 ,\macRegisters_2_V_2_fu_262[3]_i_3_n_4 ,\macRegisters_2_V_2_fu_262[3]_i_4_n_4 ,\macRegisters_2_V_2_fu_262[3]_i_5_n_4 }));
  FDRE \macRegisters_2_V_2_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_2_V_fu_926_p2[4]),
        .Q(macRegisters_2_V_2_fu_262[4]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_2_V_2_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_2_V_fu_926_p2[5]),
        .Q(macRegisters_2_V_2_fu_262[5]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_2_V_2_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_2_V_fu_926_p2[6]),
        .Q(macRegisters_2_V_2_fu_262[6]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_2_V_2_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_2_V_fu_926_p2[7]),
        .Q(macRegisters_2_V_2_fu_262[7]),
        .R(macRegisters_0_V_2_fu_254));
  CARRY4 \macRegisters_2_V_2_fu_262_reg[7]_i_1 
       (.CI(\macRegisters_2_V_2_fu_262_reg[3]_i_1_n_4 ),
        .CO({\NLW_macRegisters_2_V_2_fu_262_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_2_V_2_fu_262_reg[7]_i_1_n_5 ,\macRegisters_2_V_2_fu_262_reg[7]_i_1_n_6 ,\macRegisters_2_V_2_fu_262_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_33_reg_1654[6:4]}),
        .O(macRegisters_2_V_fu_926_p2[7:4]),
        .S({\macRegisters_2_V_2_fu_262[7]_i_2_n_4 ,\macRegisters_2_V_2_fu_262[7]_i_3_n_4 ,\macRegisters_2_V_2_fu_262[7]_i_4_n_4 ,\macRegisters_2_V_2_fu_262[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_266[3]_i_2 
       (.I0(tmp_35_reg_1669[3]),
        .I1(macRegisters_3_V_2_fu_266[3]),
        .O(\macRegisters_3_V_2_fu_266[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_266[3]_i_3 
       (.I0(tmp_35_reg_1669[2]),
        .I1(macRegisters_3_V_2_fu_266[2]),
        .O(\macRegisters_3_V_2_fu_266[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_266[3]_i_4 
       (.I0(tmp_35_reg_1669[1]),
        .I1(macRegisters_3_V_2_fu_266[1]),
        .O(\macRegisters_3_V_2_fu_266[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_3_V_2_fu_266[3]_i_5 
       (.I0(tmp_35_reg_1669[0]),
        .I1(tmp_57_reg_1674),
        .I2(tmp_16_3_reg_1679),
        .O(\macRegisters_3_V_2_fu_266[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_266[7]_i_2 
       (.I0(tmp_35_reg_1669[7]),
        .I1(macRegisters_3_V_2_fu_266[7]),
        .O(\macRegisters_3_V_2_fu_266[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_266[7]_i_3 
       (.I0(tmp_35_reg_1669[6]),
        .I1(macRegisters_3_V_2_fu_266[6]),
        .O(\macRegisters_3_V_2_fu_266[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_266[7]_i_4 
       (.I0(tmp_35_reg_1669[5]),
        .I1(macRegisters_3_V_2_fu_266[5]),
        .O(\macRegisters_3_V_2_fu_266[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_266[7]_i_5 
       (.I0(tmp_35_reg_1669[4]),
        .I1(macRegisters_3_V_2_fu_266[4]),
        .O(\macRegisters_3_V_2_fu_266[7]_i_5_n_4 ));
  FDRE \macRegisters_3_V_2_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_3_V_fu_945_p2[0]),
        .Q(macRegisters_3_V_2_fu_266[0]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_3_V_2_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_3_V_fu_945_p2[1]),
        .Q(macRegisters_3_V_2_fu_266[1]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_3_V_2_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_3_V_fu_945_p2[2]),
        .Q(macRegisters_3_V_2_fu_266[2]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_3_V_2_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_3_V_fu_945_p2[3]),
        .Q(macRegisters_3_V_2_fu_266[3]),
        .R(macRegisters_0_V_2_fu_254));
  CARRY4 \macRegisters_3_V_2_fu_266_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_3_V_2_fu_266_reg[3]_i_1_n_4 ,\macRegisters_3_V_2_fu_266_reg[3]_i_1_n_5 ,\macRegisters_3_V_2_fu_266_reg[3]_i_1_n_6 ,\macRegisters_3_V_2_fu_266_reg[3]_i_1_n_7 }),
        .CYINIT(macRegisters_3_V_2_fu_266[0]),
        .DI(tmp_35_reg_1669[3:0]),
        .O(macRegisters_3_V_fu_945_p2[3:0]),
        .S({\macRegisters_3_V_2_fu_266[3]_i_2_n_4 ,\macRegisters_3_V_2_fu_266[3]_i_3_n_4 ,\macRegisters_3_V_2_fu_266[3]_i_4_n_4 ,\macRegisters_3_V_2_fu_266[3]_i_5_n_4 }));
  FDRE \macRegisters_3_V_2_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_3_V_fu_945_p2[4]),
        .Q(macRegisters_3_V_2_fu_266[4]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_3_V_2_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_3_V_fu_945_p2[5]),
        .Q(macRegisters_3_V_2_fu_266[5]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_3_V_2_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_3_V_fu_945_p2[6]),
        .Q(macRegisters_3_V_2_fu_266[6]),
        .R(macRegisters_0_V_2_fu_254));
  FDRE \macRegisters_3_V_2_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_2540),
        .D(macRegisters_3_V_fu_945_p2[7]),
        .Q(macRegisters_3_V_2_fu_266[7]),
        .R(macRegisters_0_V_2_fu_254));
  CARRY4 \macRegisters_3_V_2_fu_266_reg[7]_i_1 
       (.CI(\macRegisters_3_V_2_fu_266_reg[3]_i_1_n_4 ),
        .CO({\NLW_macRegisters_3_V_2_fu_266_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_3_V_2_fu_266_reg[7]_i_1_n_5 ,\macRegisters_3_V_2_fu_266_reg[7]_i_1_n_6 ,\macRegisters_3_V_2_fu_266_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_35_reg_1669[6:4]}),
        .O(macRegisters_3_V_fu_945_p2[7:4]),
        .S({\macRegisters_3_V_2_fu_266[7]_i_2_n_4 ,\macRegisters_3_V_2_fu_266[7]_i_3_n_4 ,\macRegisters_3_V_2_fu_266[7]_i_4_n_4 ,\macRegisters_3_V_2_fu_266[7]_i_5_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hD200)) 
    \nm_reg_357[0]_i_1 
       (.I0(\nm_reg_357_reg_n_4_[0] ),
        .I1(exitcond_flatten_fu_423_p2),
        .I2(p_0_in6_out),
        .I3(sel),
        .O(\nm_reg_357[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h006000C0)) 
    \nm_reg_357[1]_i_1 
       (.I0(\nm_reg_357_reg_n_4_[0] ),
        .I1(\nm_reg_357_reg_n_4_[1] ),
        .I2(sel),
        .I3(exitcond_flatten_fu_423_p2),
        .I4(p_0_in6_out),
        .O(\nm_reg_357[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h000078000000F000)) 
    \nm_reg_357[2]_i_1 
       (.I0(\nm_reg_357_reg_n_4_[1] ),
        .I1(\nm_reg_357_reg_n_4_[0] ),
        .I2(\nm_reg_357_reg_n_4_[2] ),
        .I3(sel),
        .I4(exitcond_flatten_fu_423_p2),
        .I5(p_0_in6_out),
        .O(\nm_reg_357[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_357[3]_i_1 
       (.I0(\nm_reg_357[3]_i_2_n_4 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_357_reg_n_4_[3] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_357[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_reg_357[3]_i_2 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(\nm_reg_357_reg_n_4_[2] ),
        .I2(\nm_reg_357_reg_n_4_[0] ),
        .I3(\nm_reg_357_reg_n_4_[1] ),
        .I4(\nm_reg_357_reg_n_4_[3] ),
        .O(\nm_reg_357[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_357[4]_i_1 
       (.I0(\nm_reg_357[4]_i_2_n_4 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_357_reg_n_4_[4] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_357[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h1222222222222222)) 
    \nm_reg_357[4]_i_2 
       (.I0(\nm_reg_357_reg_n_4_[4] ),
        .I1(exitcond_flatten_fu_423_p2),
        .I2(\nm_reg_357_reg_n_4_[3] ),
        .I3(\nm_reg_357_reg_n_4_[2] ),
        .I4(\nm_reg_357_reg_n_4_[0] ),
        .I5(\nm_reg_357_reg_n_4_[1] ),
        .O(\nm_reg_357[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \nm_reg_357[5]_i_1 
       (.I0(sel),
        .I1(start_for_Relu1D73_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(\nm_reg_357[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h000078000000F000)) 
    \nm_reg_357[5]_i_2 
       (.I0(\nm_reg_357[5]_i_3_n_4 ),
        .I1(\nm_reg_357_reg_n_4_[4] ),
        .I2(\nm_reg_357_reg_n_4_[5] ),
        .I3(sel),
        .I4(exitcond_flatten_fu_423_p2),
        .I5(p_0_in6_out),
        .O(\nm_reg_357[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \nm_reg_357[5]_i_3 
       (.I0(\nm_reg_357_reg_n_4_[1] ),
        .I1(\nm_reg_357_reg_n_4_[0] ),
        .I2(\nm_reg_357_reg_n_4_[2] ),
        .I3(\nm_reg_357_reg_n_4_[3] ),
        .I4(exitcond_flatten_fu_423_p2),
        .O(\nm_reg_357[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \nm_reg_357[5]_i_4 
       (.I0(indvar_flatten_reg_346_reg[2]),
        .I1(indvar_flatten_reg_346_reg[1]),
        .I2(indvar_flatten_reg_346_reg[0]),
        .I3(\nm_reg_357[5]_i_6_n_4 ),
        .I4(\nm_reg_357[5]_i_7_n_4 ),
        .I5(\nm_reg_357[5]_i_8_n_4 ),
        .O(exitcond_flatten_fu_423_p2));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \nm_reg_357[5]_i_5 
       (.I0(sf_reg_368[1]),
        .I1(sf_reg_368[0]),
        .I2(sf_reg_368[3]),
        .I3(sf_reg_368[2]),
        .I4(\sf_reg_368[9]_i_7_n_4 ),
        .I5(exitcond_flatten_fu_423_p2),
        .O(p_0_in6_out));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_357[5]_i_6 
       (.I0(indvar_flatten_reg_346_reg[6]),
        .I1(indvar_flatten_reg_346_reg[5]),
        .I2(indvar_flatten_reg_346_reg[4]),
        .I3(indvar_flatten_reg_346_reg[3]),
        .O(\nm_reg_357[5]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_357[5]_i_7 
       (.I0(indvar_flatten_reg_346_reg[10]),
        .I1(indvar_flatten_reg_346_reg[9]),
        .I2(indvar_flatten_reg_346_reg[8]),
        .I3(indvar_flatten_reg_346_reg[7]),
        .O(\nm_reg_357[5]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_357[5]_i_8 
       (.I0(indvar_flatten_reg_346_reg[11]),
        .I1(indvar_flatten_reg_346_reg[12]),
        .I2(indvar_flatten_reg_346_reg[13]),
        .I3(indvar_flatten_reg_346_reg[14]),
        .I4(indvar_flatten_reg_346_reg[16]),
        .I5(indvar_flatten_reg_346_reg[15]),
        .O(\nm_reg_357[5]_i_8_n_4 ));
  FDRE \nm_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(\nm_reg_357[5]_i_1_n_4 ),
        .D(\nm_reg_357[0]_i_1_n_4 ),
        .Q(\nm_reg_357_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \nm_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(\nm_reg_357[5]_i_1_n_4 ),
        .D(\nm_reg_357[1]_i_1_n_4 ),
        .Q(\nm_reg_357_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \nm_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(\nm_reg_357[5]_i_1_n_4 ),
        .D(\nm_reg_357[2]_i_1_n_4 ),
        .Q(\nm_reg_357_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \nm_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(\nm_reg_357[5]_i_1_n_4 ),
        .D(\nm_reg_357[3]_i_1_n_4 ),
        .Q(\nm_reg_357_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \nm_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(\nm_reg_357[5]_i_1_n_4 ),
        .D(\nm_reg_357[4]_i_1_n_4 ),
        .Q(\nm_reg_357_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \nm_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(\nm_reg_357[5]_i_1_n_4 ),
        .D(\nm_reg_357[5]_i_2_n_4 ),
        .Q(\nm_reg_357_reg_n_4_[5] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9C)) 
    \nm_t_mid2_reg_1572[0]_i_1 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_357_reg_n_4_[0] ),
        .O(\nm_t_mid2_reg_1572[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \nm_t_mid2_reg_1572[1]_i_1 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_357_reg_n_4_[0] ),
        .I3(\nm_reg_357_reg_n_4_[1] ),
        .O(\nm_t_mid2_reg_1572[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_t_mid2_reg_1572[2]_i_1 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_357_reg_n_4_[1] ),
        .I3(\nm_reg_357_reg_n_4_[0] ),
        .I4(\nm_reg_357_reg_n_4_[2] ),
        .O(\nm_t_mid2_reg_1572[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \nm_t_mid2_reg_1572[3]_i_1 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(p_0_in6_out),
        .I2(nm_t_mid2_fu_511_p3),
        .O(\nm_t_mid2_reg_1572[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h1555FFFF40000000)) 
    \nm_t_mid2_reg_1572[3]_i_2 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(\nm_reg_357_reg_n_4_[2] ),
        .I2(\nm_reg_357_reg_n_4_[0] ),
        .I3(\nm_reg_357_reg_n_4_[1] ),
        .I4(p_0_in6_out),
        .I5(\nm_reg_357_reg_n_4_[3] ),
        .O(nm_t_mid2_fu_511_p3));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hD1C0)) 
    \nm_t_mid2_reg_1572[4]_i_1 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_357[4]_i_2_n_4 ),
        .I3(\nm_reg_357_reg_n_4_[4] ),
        .O(\nm_t_mid2_reg_1572[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_t_mid2_reg_1572[5]_i_1 
       (.I0(exitcond_flatten_fu_423_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_357[5]_i_3_n_4 ),
        .I3(\nm_reg_357_reg_n_4_[4] ),
        .I4(\nm_reg_357_reg_n_4_[5] ),
        .O(\nm_t_mid2_reg_1572[5]_i_1_n_4 ));
  FDRE \nm_t_mid2_reg_1572_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(\nm_t_mid2_reg_1572_reg_n_4_[0] ),
        .Q(nm_t_mid2_reg_1572_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(\nm_t_mid2_reg_1572_reg_n_4_[1] ),
        .Q(nm_t_mid2_reg_1572_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(\nm_t_mid2_reg_1572_reg_n_4_[2] ),
        .Q(nm_t_mid2_reg_1572_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(\nm_t_mid2_reg_1572_reg_n_4_[3] ),
        .Q(nm_t_mid2_reg_1572_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(\nm_t_mid2_reg_1572_reg_n_4_[4] ),
        .Q(nm_t_mid2_reg_1572_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(\nm_t_mid2_reg_1572_reg_n_4_[5] ),
        .Q(nm_t_mid2_reg_1572_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1572_pp0_iter1_reg[0]),
        .Q(p_1_in2_in0),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1572_pp0_iter1_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1572_pp0_iter1_reg[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1572_pp0_iter1_reg[3]),
        .Q(p_3_in1_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1572_pp0_iter1_reg[4]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1572_pp0_iter1_reg[5]),
        .Q(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_reg[0] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15720),
        .D(\nm_t_mid2_reg_1572[0]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1572_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_reg[1] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15720),
        .D(\nm_t_mid2_reg_1572[1]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1572_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_reg[2] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15720),
        .D(\nm_t_mid2_reg_1572[2]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1572_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_reg[3] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15720),
        .D(\nm_t_mid2_reg_1572[3]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1572_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_reg[4] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15720),
        .D(\nm_t_mid2_reg_1572[4]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1572_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1572_reg[5] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15720),
        .D(\nm_t_mid2_reg_1572[5]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1572_reg_n_4_[5] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_1_reg_1689[3]_i_2 
       (.I0(macRegisters_1_V_fu_907_p2[3]),
        .I1(tmp_37_fu_1109_p66[3]),
        .O(\p_Val2_7_1_reg_1689[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_1_reg_1689[3]_i_3 
       (.I0(macRegisters_1_V_fu_907_p2[2]),
        .I1(tmp_37_fu_1109_p66[2]),
        .O(\p_Val2_7_1_reg_1689[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_1_reg_1689[3]_i_4 
       (.I0(macRegisters_1_V_fu_907_p2[1]),
        .I1(tmp_37_fu_1109_p66[1]),
        .O(\p_Val2_7_1_reg_1689[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_1_reg_1689[3]_i_5 
       (.I0(macRegisters_1_V_fu_907_p2[0]),
        .I1(tmp_37_fu_1109_p66[0]),
        .O(\p_Val2_7_1_reg_1689[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hF77C5EE295DB0D2B)) 
    \p_Val2_7_1_reg_1689[3]_i_6 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_1_in2_in0),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(tmp_37_fu_1109_p66[3]));
  LUT6 #(
    .INIT(64'h63D9F26C81BD2951)) 
    \p_Val2_7_1_reg_1689[3]_i_7 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_1_in),
        .I3(p_3_in1_in),
        .I4(p_1_in2_in0),
        .I5(p_2_in),
        .O(tmp_37_fu_1109_p66[2]));
  LUT6 #(
    .INIT(64'hBF6666130B7E7DD8)) 
    \p_Val2_7_1_reg_1689[3]_i_8 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in2_in0),
        .I5(p_1_in),
        .O(tmp_37_fu_1109_p66[1]));
  LUT6 #(
    .INIT(64'h15914AB8BDA2DCF0)) 
    \p_Val2_7_1_reg_1689[3]_i_9 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in2_in0),
        .I5(p_1_in),
        .O(tmp_37_fu_1109_p66[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_1_reg_1689[7]_i_2 
       (.I0(macRegisters_1_V_fu_907_p2[7]),
        .I1(tmp_37_fu_1109_p66[7]),
        .O(\p_Val2_7_1_reg_1689[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_1_reg_1689[7]_i_3 
       (.I0(macRegisters_1_V_fu_907_p2[6]),
        .I1(tmp_37_fu_1109_p66[7]),
        .O(\p_Val2_7_1_reg_1689[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_1_reg_1689[7]_i_4 
       (.I0(macRegisters_1_V_fu_907_p2[5]),
        .I1(tmp_37_fu_1109_p66[7]),
        .O(\p_Val2_7_1_reg_1689[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_1_reg_1689[7]_i_5 
       (.I0(macRegisters_1_V_fu_907_p2[4]),
        .I1(tmp_37_fu_1109_p66[4]),
        .O(\p_Val2_7_1_reg_1689[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0497480C74A26C15)) 
    \p_Val2_7_1_reg_1689[7]_i_6 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in),
        .I5(p_1_in2_in0),
        .O(tmp_37_fu_1109_p66[7]));
  LUT6 #(
    .INIT(64'h949641E24A8C7455)) 
    \p_Val2_7_1_reg_1689[7]_i_7 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in2_in0),
        .I5(p_1_in),
        .O(tmp_37_fu_1109_p66[4]));
  FDRE \p_Val2_7_1_reg_1689_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_1_fu_1242_p2[0]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_7_1_reg_1689_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_1_fu_1242_p2[1]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \p_Val2_7_1_reg_1689_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_1_fu_1242_p2[2]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_7_1_reg_1689_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_1_fu_1242_p2[3]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [11]),
        .R(1'b0));
  CARRY4 \p_Val2_7_1_reg_1689_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_1_reg_1689_reg[3]_i_1_n_4 ,\p_Val2_7_1_reg_1689_reg[3]_i_1_n_5 ,\p_Val2_7_1_reg_1689_reg[3]_i_1_n_6 ,\p_Val2_7_1_reg_1689_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(macRegisters_1_V_fu_907_p2[3:0]),
        .O(p_Val2_7_1_fu_1242_p2[3:0]),
        .S({\p_Val2_7_1_reg_1689[3]_i_2_n_4 ,\p_Val2_7_1_reg_1689[3]_i_3_n_4 ,\p_Val2_7_1_reg_1689[3]_i_4_n_4 ,\p_Val2_7_1_reg_1689[3]_i_5_n_4 }));
  FDRE \p_Val2_7_1_reg_1689_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_1_fu_1242_p2[4]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_7_1_reg_1689_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_1_fu_1242_p2[5]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_7_1_reg_1689_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_1_fu_1242_p2[6]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_7_1_reg_1689_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_1_fu_1242_p2[7]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [15]),
        .R(1'b0));
  CARRY4 \p_Val2_7_1_reg_1689_reg[7]_i_1 
       (.CI(\p_Val2_7_1_reg_1689_reg[3]_i_1_n_4 ),
        .CO({\NLW_p_Val2_7_1_reg_1689_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_7_1_reg_1689_reg[7]_i_1_n_5 ,\p_Val2_7_1_reg_1689_reg[7]_i_1_n_6 ,\p_Val2_7_1_reg_1689_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_1_V_fu_907_p2[6:4]}),
        .O(p_Val2_7_1_fu_1242_p2[7:4]),
        .S({\p_Val2_7_1_reg_1689[7]_i_2_n_4 ,\p_Val2_7_1_reg_1689[7]_i_3_n_4 ,\p_Val2_7_1_reg_1689[7]_i_4_n_4 ,\p_Val2_7_1_reg_1689[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_1694[3]_i_2 
       (.I0(macRegisters_2_V_fu_926_p2[3]),
        .I1(tmp_38_fu_1248_p66[3]),
        .O(\p_Val2_7_2_reg_1694[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_1694[3]_i_3 
       (.I0(macRegisters_2_V_fu_926_p2[2]),
        .I1(tmp_38_fu_1248_p66[2]),
        .O(\p_Val2_7_2_reg_1694[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_1694[3]_i_4 
       (.I0(macRegisters_2_V_fu_926_p2[1]),
        .I1(tmp_38_fu_1248_p66[1]),
        .O(\p_Val2_7_2_reg_1694[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_1694[3]_i_5 
       (.I0(macRegisters_2_V_fu_926_p2[0]),
        .I1(tmp_38_fu_1248_p66[0]),
        .O(\p_Val2_7_2_reg_1694[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hE552B501DB624AAE)) 
    \p_Val2_7_2_reg_1694[3]_i_6 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(p_1_in2_in0),
        .O(tmp_38_fu_1248_p66[3]));
  LUT6 #(
    .INIT(64'hDCCCA8ECE022E067)) 
    \p_Val2_7_2_reg_1694[3]_i_7 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_1_in2_in0),
        .I4(p_2_in),
        .I5(p_1_in),
        .O(tmp_38_fu_1248_p66[2]));
  LUT6 #(
    .INIT(64'hD1B58F5966C78DC6)) 
    \p_Val2_7_2_reg_1694[3]_i_8 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_1_in2_in0),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(tmp_38_fu_1248_p66[1]));
  LUT6 #(
    .INIT(64'h93590A2A5A245BDB)) 
    \p_Val2_7_2_reg_1694[3]_i_9 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_1_in),
        .I3(p_3_in1_in),
        .I4(p_1_in2_in0),
        .I5(p_2_in),
        .O(tmp_38_fu_1248_p66[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_1694[7]_i_2 
       (.I0(macRegisters_2_V_fu_926_p2[7]),
        .I1(tmp_38_fu_1248_p66[7]),
        .O(\p_Val2_7_2_reg_1694[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_1694[7]_i_3 
       (.I0(macRegisters_2_V_fu_926_p2[6]),
        .I1(tmp_38_fu_1248_p66[7]),
        .O(\p_Val2_7_2_reg_1694[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_1694[7]_i_4 
       (.I0(macRegisters_2_V_fu_926_p2[5]),
        .I1(tmp_38_fu_1248_p66[5]),
        .O(\p_Val2_7_2_reg_1694[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_2_reg_1694[7]_i_5 
       (.I0(macRegisters_2_V_fu_926_p2[4]),
        .I1(tmp_38_fu_1248_p66[4]),
        .O(\p_Val2_7_2_reg_1694[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6D728501D3A24AA8)) 
    \p_Val2_7_2_reg_1694[7]_i_6 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(p_1_in2_in0),
        .O(tmp_38_fu_1248_p66[7]));
  LUT6 #(
    .INIT(64'h6D72850593A24AA8)) 
    \p_Val2_7_2_reg_1694[7]_i_7 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(p_1_in2_in0),
        .O(tmp_38_fu_1248_p66[5]));
  LUT6 #(
    .INIT(64'h4D937E6EA65F121B)) 
    \p_Val2_7_2_reg_1694[7]_i_8 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_1_in2_in0),
        .I3(p_3_in1_in),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(tmp_38_fu_1248_p66[4]));
  FDRE \p_Val2_7_2_reg_1694_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_2_fu_1381_p2[0]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_1694_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_2_fu_1381_p2[1]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_1694_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_2_fu_1381_p2[2]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_1694_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_2_fu_1381_p2[3]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [19]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_1694_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_2_reg_1694_reg[3]_i_1_n_4 ,\p_Val2_7_2_reg_1694_reg[3]_i_1_n_5 ,\p_Val2_7_2_reg_1694_reg[3]_i_1_n_6 ,\p_Val2_7_2_reg_1694_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(macRegisters_2_V_fu_926_p2[3:0]),
        .O(p_Val2_7_2_fu_1381_p2[3:0]),
        .S({\p_Val2_7_2_reg_1694[3]_i_2_n_4 ,\p_Val2_7_2_reg_1694[3]_i_3_n_4 ,\p_Val2_7_2_reg_1694[3]_i_4_n_4 ,\p_Val2_7_2_reg_1694[3]_i_5_n_4 }));
  FDRE \p_Val2_7_2_reg_1694_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_2_fu_1381_p2[4]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_1694_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_2_fu_1381_p2[5]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_1694_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_2_fu_1381_p2[6]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_7_2_reg_1694_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_2_fu_1381_p2[7]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [23]),
        .R(1'b0));
  CARRY4 \p_Val2_7_2_reg_1694_reg[7]_i_1 
       (.CI(\p_Val2_7_2_reg_1694_reg[3]_i_1_n_4 ),
        .CO({\NLW_p_Val2_7_2_reg_1694_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_7_2_reg_1694_reg[7]_i_1_n_5 ,\p_Val2_7_2_reg_1694_reg[7]_i_1_n_6 ,\p_Val2_7_2_reg_1694_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_2_V_fu_926_p2[6:4]}),
        .O(p_Val2_7_2_fu_1381_p2[7:4]),
        .S({\p_Val2_7_2_reg_1694[7]_i_2_n_4 ,\p_Val2_7_2_reg_1694[7]_i_3_n_4 ,\p_Val2_7_2_reg_1694[7]_i_4_n_4 ,\p_Val2_7_2_reg_1694[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_1699[3]_i_2 
       (.I0(macRegisters_3_V_fu_945_p2[3]),
        .I1(tmp_39_fu_1387_p66[3]),
        .O(\p_Val2_7_3_reg_1699[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_1699[3]_i_3 
       (.I0(macRegisters_3_V_fu_945_p2[2]),
        .I1(tmp_39_fu_1387_p66[2]),
        .O(\p_Val2_7_3_reg_1699[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_1699[3]_i_4 
       (.I0(macRegisters_3_V_fu_945_p2[1]),
        .I1(tmp_39_fu_1387_p66[1]),
        .O(\p_Val2_7_3_reg_1699[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_1699[3]_i_5 
       (.I0(macRegisters_3_V_fu_945_p2[0]),
        .I1(tmp_39_fu_1387_p66[0]),
        .O(\p_Val2_7_3_reg_1699[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h741ABA160CB280BB)) 
    \p_Val2_7_3_reg_1699[3]_i_6 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_2_in),
        .I3(p_1_in2_in0),
        .I4(p_3_in1_in),
        .I5(p_1_in),
        .O(tmp_39_fu_1387_p66[3]));
  LUT6 #(
    .INIT(64'hBBF7336070D88F44)) 
    \p_Val2_7_3_reg_1699[3]_i_7 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_1_in2_in0),
        .I3(p_2_in),
        .I4(p_1_in),
        .I5(p_3_in1_in),
        .O(tmp_39_fu_1387_p66[2]));
  LUT6 #(
    .INIT(64'h451EA23DC36F3151)) 
    \p_Val2_7_3_reg_1699[3]_i_8 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_1_in2_in0),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(tmp_39_fu_1387_p66[1]));
  LUT6 #(
    .INIT(64'h8935E7C219A48C35)) 
    \p_Val2_7_3_reg_1699[3]_i_9 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_1_in2_in0),
        .I3(p_3_in1_in),
        .I4(p_2_in),
        .I5(p_1_in),
        .O(tmp_39_fu_1387_p66[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_1699[7]_i_2 
       (.I0(macRegisters_3_V_fu_945_p2[7]),
        .I1(tmp_39_fu_1387_p66[7]),
        .O(\p_Val2_7_3_reg_1699[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_1699[7]_i_3 
       (.I0(macRegisters_3_V_fu_945_p2[6]),
        .I1(tmp_39_fu_1387_p66[7]),
        .O(\p_Val2_7_3_reg_1699[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_1699[7]_i_4 
       (.I0(macRegisters_3_V_fu_945_p2[5]),
        .I1(tmp_39_fu_1387_p66[5]),
        .O(\p_Val2_7_3_reg_1699[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_3_reg_1699[7]_i_5 
       (.I0(macRegisters_3_V_fu_945_p2[4]),
        .I1(tmp_39_fu_1387_p66[4]),
        .O(\p_Val2_7_3_reg_1699[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h18D6100000703208)) 
    \p_Val2_7_3_reg_1699[7]_i_6 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in2_in0),
        .I5(p_1_in),
        .O(tmp_39_fu_1387_p66[7]));
  LUT6 #(
    .INIT(64'h18D6100000701208)) 
    \p_Val2_7_3_reg_1699[7]_i_7 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in2_in0),
        .I5(p_1_in),
        .O(tmp_39_fu_1387_p66[5]));
  LUT6 #(
    .INIT(64'h18D753180C4E3208)) 
    \p_Val2_7_3_reg_1699[7]_i_8 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in2_in0),
        .I5(p_1_in),
        .O(tmp_39_fu_1387_p66[4]));
  FDRE \p_Val2_7_3_reg_1699_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_3_fu_1520_p2[0]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [24]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_1699_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_3_fu_1520_p2[1]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [25]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_1699_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_3_fu_1520_p2[2]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [26]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_1699_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_3_fu_1520_p2[3]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [27]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_1699_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_3_reg_1699_reg[3]_i_1_n_4 ,\p_Val2_7_3_reg_1699_reg[3]_i_1_n_5 ,\p_Val2_7_3_reg_1699_reg[3]_i_1_n_6 ,\p_Val2_7_3_reg_1699_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(macRegisters_3_V_fu_945_p2[3:0]),
        .O(p_Val2_7_3_fu_1520_p2[3:0]),
        .S({\p_Val2_7_3_reg_1699[3]_i_2_n_4 ,\p_Val2_7_3_reg_1699[3]_i_3_n_4 ,\p_Val2_7_3_reg_1699[3]_i_4_n_4 ,\p_Val2_7_3_reg_1699[3]_i_5_n_4 }));
  FDRE \p_Val2_7_3_reg_1699_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_3_fu_1520_p2[4]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [28]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_1699_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_3_fu_1520_p2[5]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [29]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_1699_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_3_fu_1520_p2[6]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [30]),
        .R(1'b0));
  FDRE \p_Val2_7_3_reg_1699_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_3_fu_1520_p2[7]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [31]),
        .R(1'b0));
  CARRY4 \p_Val2_7_3_reg_1699_reg[7]_i_1 
       (.CI(\p_Val2_7_3_reg_1699_reg[3]_i_1_n_4 ),
        .CO({\NLW_p_Val2_7_3_reg_1699_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_7_3_reg_1699_reg[7]_i_1_n_5 ,\p_Val2_7_3_reg_1699_reg[7]_i_1_n_6 ,\p_Val2_7_3_reg_1699_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_3_V_fu_945_p2[6:4]}),
        .O(p_Val2_7_3_fu_1520_p2[7:4]),
        .S({\p_Val2_7_3_reg_1699[7]_i_2_n_4 ,\p_Val2_7_3_reg_1699[7]_i_3_n_4 ,\p_Val2_7_3_reg_1699[7]_i_4_n_4 ,\p_Val2_7_3_reg_1699[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_1684[3]_i_2 
       (.I0(macRegisters_0_V_fu_887_p2[3]),
        .I1(tmp_36_fu_970_p66[3]),
        .O(\p_Val2_7_reg_1684[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_1684[3]_i_3 
       (.I0(macRegisters_0_V_fu_887_p2[2]),
        .I1(tmp_36_fu_970_p66[2]),
        .O(\p_Val2_7_reg_1684[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_1684[3]_i_4 
       (.I0(macRegisters_0_V_fu_887_p2[1]),
        .I1(tmp_36_fu_970_p66[1]),
        .O(\p_Val2_7_reg_1684[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_1684[3]_i_5 
       (.I0(macRegisters_0_V_fu_887_p2[0]),
        .I1(tmp_36_fu_970_p66[0]),
        .O(\p_Val2_7_reg_1684[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAE14E568EAEE28EF)) 
    \p_Val2_7_reg_1684[3]_i_6 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in2_in0),
        .I5(p_1_in),
        .O(tmp_36_fu_970_p66[3]));
  LUT6 #(
    .INIT(64'h3DCEFCE731A3B33B)) 
    \p_Val2_7_reg_1684[3]_i_7 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_1_in2_in0),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(tmp_36_fu_970_p66[2]));
  LUT6 #(
    .INIT(64'hA69BA947FF35A5F6)) 
    \p_Val2_7_reg_1684[3]_i_8 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in2_in0),
        .I5(p_1_in),
        .O(tmp_36_fu_970_p66[1]));
  LUT6 #(
    .INIT(64'h8002E54249C7B0FA)) 
    \p_Val2_7_reg_1684[3]_i_9 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in1_in),
        .I3(p_2_in),
        .I4(p_1_in),
        .I5(p_1_in2_in0),
        .O(tmp_36_fu_970_p66[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_reg_1684[7]_i_1 
       (.I0(tmp_9_reg_1590_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_7_1_reg_16890));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_1684[7]_i_3 
       (.I0(macRegisters_0_V_fu_887_p2[7]),
        .I1(tmp_36_fu_970_p66[7]),
        .O(\p_Val2_7_reg_1684[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_1684[7]_i_4 
       (.I0(macRegisters_0_V_fu_887_p2[6]),
        .I1(tmp_36_fu_970_p66[7]),
        .O(\p_Val2_7_reg_1684[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_1684[7]_i_5 
       (.I0(macRegisters_0_V_fu_887_p2[5]),
        .I1(tmp_36_fu_970_p66[7]),
        .O(\p_Val2_7_reg_1684[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_7_reg_1684[7]_i_6 
       (.I0(macRegisters_0_V_fu_887_p2[4]),
        .I1(tmp_36_fu_970_p66[4]),
        .O(\p_Val2_7_reg_1684[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h07E278FAE0881A22)) 
    \p_Val2_7_reg_1684[7]_i_7 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_2_in),
        .I2(p_4_in),
        .I3(p_3_in1_in),
        .I4(p_1_in),
        .I5(p_1_in2_in0),
        .O(tmp_36_fu_970_p66[7]));
  LUT6 #(
    .INIT(64'h05E278FAE0E8122A)) 
    \p_Val2_7_reg_1684[7]_i_8 
       (.I0(\nm_t_mid2_reg_1572_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_2_in),
        .I2(p_4_in),
        .I3(p_3_in1_in),
        .I4(p_1_in),
        .I5(p_1_in2_in0),
        .O(tmp_36_fu_970_p66[4]));
  FDRE \p_Val2_7_reg_1684_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_fu_1103_p2[0]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1684_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_fu_1103_p2[1]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1684_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_fu_1103_p2[2]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1684_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_fu_1103_p2[3]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_1684_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_reg_1684_reg[3]_i_1_n_4 ,\p_Val2_7_reg_1684_reg[3]_i_1_n_5 ,\p_Val2_7_reg_1684_reg[3]_i_1_n_6 ,\p_Val2_7_reg_1684_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(macRegisters_0_V_fu_887_p2[3:0]),
        .O(p_Val2_7_fu_1103_p2[3:0]),
        .S({\p_Val2_7_reg_1684[3]_i_2_n_4 ,\p_Val2_7_reg_1684[3]_i_3_n_4 ,\p_Val2_7_reg_1684[3]_i_4_n_4 ,\p_Val2_7_reg_1684[3]_i_5_n_4 }));
  FDRE \p_Val2_7_reg_1684_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_fu_1103_p2[4]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1684_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_fu_1103_p2[5]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1684_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_fu_1103_p2[6]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1684_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_7_1_reg_16890),
        .D(p_Val2_7_fu_1103_p2[7]),
        .Q(\p_Val2_7_3_reg_1699_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_1684_reg[7]_i_2 
       (.CI(\p_Val2_7_reg_1684_reg[3]_i_1_n_4 ),
        .CO({\NLW_p_Val2_7_reg_1684_reg[7]_i_2_CO_UNCONNECTED [3],\p_Val2_7_reg_1684_reg[7]_i_2_n_5 ,\p_Val2_7_reg_1684_reg[7]_i_2_n_6 ,\p_Val2_7_reg_1684_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_0_V_fu_887_p2[6:4]}),
        .O(p_Val2_7_fu_1103_p2[7:4]),
        .S({\p_Val2_7_reg_1684[7]_i_3_n_4 ,\p_Val2_7_reg_1684[7]_i_4_n_4 ,\p_Val2_7_reg_1684[7]_i_5_n_4 ,\p_Val2_7_reg_1684[7]_i_6_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sf_reg_368[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_368[0]),
        .O(sf_1_fu_543_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sf_reg_368[1]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_368[1]),
        .I2(sf_reg_368[0]),
        .O(sf_1_fu_543_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \sf_reg_368[2]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_368[0]),
        .I2(sf_reg_368[1]),
        .I3(sf_reg_368[2]),
        .O(sf_1_fu_543_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \sf_reg_368[3]_i_1 
       (.I0(sf_reg_368[3]),
        .I1(p_0_in1_out),
        .I2(sf_reg_368[2]),
        .I3(sf_reg_368[0]),
        .I4(sf_reg_368[1]),
        .O(sf_1_fu_543_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \sf_reg_368[4]_i_1 
       (.I0(sf_reg_368[1]),
        .I1(sf_reg_368[0]),
        .I2(sf_reg_368[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_368[3]),
        .I5(sf_reg_368[4]),
        .O(sf_1_fu_543_p2[4]));
  LUT6 #(
    .INIT(64'h009A00AA00AA00AA)) 
    \sf_reg_368[5]_i_1 
       (.I0(sf_reg_368[5]),
        .I1(\sf_reg_368[5]_i_2_n_4 ),
        .I2(sf_reg_368[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_368[4]),
        .I5(sf_reg_368[3]),
        .O(sf_1_fu_543_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sf_reg_368[5]_i_2 
       (.I0(sf_reg_368[1]),
        .I1(sf_reg_368[0]),
        .O(\sf_reg_368[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \sf_reg_368[6]_i_1 
       (.I0(\sf_reg_368[8]_i_2_n_4 ),
        .I1(sf_reg_368[5]),
        .I2(p_0_in1_out),
        .I3(sf_reg_368[6]),
        .O(sf_1_fu_543_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \sf_reg_368[7]_i_1 
       (.I0(sf_reg_368[7]),
        .I1(\sf_reg_368[8]_i_2_n_4 ),
        .I2(sf_reg_368[6]),
        .I3(sf_reg_368[5]),
        .I4(p_0_in1_out),
        .O(sf_1_fu_543_p2[7]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \sf_reg_368[8]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_368[5]),
        .I2(sf_reg_368[6]),
        .I3(\sf_reg_368[8]_i_2_n_4 ),
        .I4(sf_reg_368[7]),
        .I5(sf_reg_368[8]),
        .O(sf_1_fu_543_p2[8]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \sf_reg_368[8]_i_2 
       (.I0(sf_reg_368[3]),
        .I1(sf_reg_368[4]),
        .I2(p_0_in1_out),
        .I3(sf_reg_368[2]),
        .I4(sf_reg_368[0]),
        .I5(sf_reg_368[1]),
        .O(\sf_reg_368[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \sf_reg_368[9]_i_1 
       (.I0(start_for_Relu1D73_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(sel),
        .O(clear));
  LUT2 #(
    .INIT(4'h8)) 
    \sf_reg_368[9]_i_2 
       (.I0(nm_t_mid2_reg_15720),
        .I1(ap_enable_reg_pp0_iter0),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \sf_reg_368[9]_i_3 
       (.I0(\sf_reg_368[9]_i_4_n_4 ),
        .I1(sf_reg_368[7]),
        .I2(sf_reg_368[8]),
        .I3(p_0_in1_out),
        .I4(sf_reg_368[9]),
        .O(sf_1_fu_543_p2[9]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \sf_reg_368[9]_i_4 
       (.I0(sf_reg_368[5]),
        .I1(sf_reg_368[6]),
        .I2(\sf_reg_368[9]_i_6_n_4 ),
        .I3(p_0_in1_out),
        .I4(sf_reg_368[4]),
        .I5(sf_reg_368[3]),
        .O(\sf_reg_368[9]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \sf_reg_368[9]_i_5 
       (.I0(\sf_reg_368[9]_i_7_n_4 ),
        .I1(sf_reg_368[2]),
        .I2(sf_reg_368[3]),
        .I3(sf_reg_368[0]),
        .I4(sf_reg_368[1]),
        .I5(exitcond_flatten_fu_423_p2),
        .O(p_0_in1_out));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sf_reg_368[9]_i_6 
       (.I0(sf_reg_368[2]),
        .I1(sf_reg_368[0]),
        .I2(sf_reg_368[1]),
        .O(\sf_reg_368[9]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \sf_reg_368[9]_i_7 
       (.I0(sf_reg_368[4]),
        .I1(sf_reg_368[5]),
        .I2(sf_reg_368[6]),
        .I3(sf_reg_368[7]),
        .I4(sf_reg_368[8]),
        .I5(sf_reg_368[9]),
        .O(\sf_reg_368[9]_i_7_n_4 ));
  FDRE \sf_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[0]),
        .Q(sf_reg_368[0]),
        .R(clear));
  FDRE \sf_reg_368_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[1]),
        .Q(sf_reg_368[1]),
        .R(clear));
  FDRE \sf_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[2]),
        .Q(sf_reg_368[2]),
        .R(clear));
  FDRE \sf_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[3]),
        .Q(sf_reg_368[3]),
        .R(clear));
  FDRE \sf_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[4]),
        .Q(sf_reg_368[4]),
        .R(clear));
  FDRE \sf_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[5]),
        .Q(sf_reg_368[5]),
        .R(clear));
  FDRE \sf_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[6]),
        .Q(sf_reg_368[6]),
        .R(clear));
  FDRE \sf_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[7]),
        .Q(sf_reg_368[7]),
        .R(clear));
  FDRE \sf_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[8]),
        .Q(sf_reg_368[8]),
        .R(clear));
  FDRE \sf_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_543_p2[9]),
        .Q(sf_reg_368[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1
       (.I0(Conv1DMac_new_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Relu1D73_U0_full_n),
        .I3(Q),
        .O(start_once_reg_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_4),
        .Q(start_once_reg),
        .R(SR));
  FDRE \tmp_14_reg_1634_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(tmp_14_fu_642_p2),
        .Q(tmp_14_reg_1634),
        .R(1'b0));
  FDRE \tmp_16_1_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(tmp_16_1_fu_712_p2),
        .Q(tmp_16_1_reg_1649),
        .R(1'b0));
  FDRE \tmp_16_2_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(tmp_16_2_fu_782_p2),
        .Q(tmp_16_2_reg_1664),
        .R(1'b0));
  FDRE \tmp_16_3_reg_1679_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(tmp_16_3_fu_852_p2),
        .Q(tmp_16_3_reg_1679),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_28_reg_1624[3]_i_2 
       (.I0(O[2]),
        .I1(\tmp_28_reg_1624_reg[6]_i_9_n_10 ),
        .O(\tmp_28_reg_1624[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_28_reg_1624[3]_i_3 
       (.I0(O[1]),
        .I1(\tmp_28_reg_1624_reg[6]_i_9_n_11 ),
        .O(\tmp_28_reg_1624[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_reg_1624[3]_i_4 
       (.I0(O[0]),
        .I1(\tmp_48_reg_1629_reg[0]_i_4_n_8 ),
        .O(\tmp_28_reg_1624[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_28_reg_1624[3]_i_5 
       (.I0(\tmp_48_reg_1629_reg[0]_i_4_n_8 ),
        .I1(O[0]),
        .O(\tmp_28_reg_1624[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_28_reg_1624[3]_i_6 
       (.I0(\tmp_28_reg_1624_reg[6]_i_9_n_10 ),
        .I1(O[2]),
        .I2(\tmp_28_reg_1624_reg[6]_i_9_n_5 ),
        .I3(O[3]),
        .O(\tmp_28_reg_1624[3]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_28_reg_1624[3]_i_7 
       (.I0(\tmp_28_reg_1624_reg[6]_i_9_n_11 ),
        .I1(O[1]),
        .I2(\tmp_28_reg_1624_reg[6]_i_9_n_10 ),
        .I3(O[2]),
        .O(\tmp_28_reg_1624[3]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \tmp_28_reg_1624[3]_i_8 
       (.I0(\tmp_48_reg_1629_reg[0]_i_4_n_8 ),
        .I1(O[0]),
        .I2(\tmp_28_reg_1624_reg[6]_i_9_n_11 ),
        .I3(O[1]),
        .O(\tmp_28_reg_1624[3]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \tmp_28_reg_1624[3]_i_9 
       (.I0(O[0]),
        .I1(\tmp_48_reg_1629_reg[0]_i_4_n_8 ),
        .I2(\tmp_48_reg_1629_reg[0]_i_4_n_9 ),
        .I3(\tmp_48_reg_1629_reg[0]_0 [3]),
        .O(\tmp_28_reg_1624[3]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp_28_reg_1624[6]_i_13 
       (.I0(out[5]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(out[4]),
        .I3(cnv_88_V_V_dout[2]),
        .I4(cnv_88_V_V_dout[3]),
        .I5(out[3]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_28_reg_1624[6]_i_17 
       (.I0(DI),
        .I1(\tmp_28_reg_1624_reg[6]_i_4 ),
        .I2(cnv_88_V_V_dout[3]),
        .I3(out[4]),
        .I4(cnv_88_V_V_dout[2]),
        .I5(out[5]),
        .O(tmp_6_reg_1585_reg_rep_0_4_0));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_28_reg_1624[6]_i_18 
       (.I0(out[2]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(out[1]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_28_reg_1624[6]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_28_reg_1624[6]_i_19 
       (.I0(out[1]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(out[2]),
        .I3(cnv_88_V_V_dout[6]),
        .I4(out[0]),
        .I5(cnv_88_V_V_dout[7]),
        .O(\tmp_28_reg_1624[6]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_28_reg_1624[6]_i_20 
       (.I0(out[1]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(out[2]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_28_reg_1624[6]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_28_reg_1624[6]_i_21 
       (.I0(out[0]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(cnv_88_V_V_dout[7]),
        .I3(out[1]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(out[2]),
        .O(\tmp_28_reg_1624[6]_i_21_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_28_reg_1624[6]_i_3 
       (.I0(\tmp_28_reg_1624_reg[6]_i_9_n_5 ),
        .I1(O[3]),
        .I2(\tmp_28_reg_1624_reg[6]_0 [0]),
        .O(\tmp_28_reg_1624[6]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \tmp_28_reg_1624[6]_i_5 
       (.I0(out[5]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(out[4]),
        .I3(cnv_88_V_V_dout[7]),
        .O(tmp_6_reg_1585_reg_rep_0_5_0));
  LUT4 #(
    .INIT(16'hE53F)) 
    \tmp_28_reg_1624[6]_i_7 
       (.I0(out[4]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(out[5]),
        .I3(cnv_88_V_V_dout[7]),
        .O(tmp_6_reg_1585_reg_rep_0_4_1));
  FDRE \tmp_28_reg_1624_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_28_reg_1624_reg[3]_i_1_n_11 ),
        .Q(tmp_28_reg_1624[0]),
        .R(1'b0));
  FDRE \tmp_28_reg_1624_reg[1] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_28_reg_1624_reg[3]_i_1_n_10 ),
        .Q(tmp_28_reg_1624[1]),
        .R(1'b0));
  FDRE \tmp_28_reg_1624_reg[2] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_28_reg_1624_reg[3]_i_1_n_9 ),
        .Q(tmp_28_reg_1624[2]),
        .R(1'b0));
  FDRE \tmp_28_reg_1624_reg[3] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_28_reg_1624_reg[3]_i_1_n_8 ),
        .Q(tmp_28_reg_1624[3]),
        .R(1'b0));
  CARRY4 \tmp_28_reg_1624_reg[3]_i_1 
       (.CI(\tmp_48_reg_1629_reg[0]_i_2_n_4 ),
        .CO({\tmp_28_reg_1624_reg[3]_i_1_n_4 ,\tmp_28_reg_1624_reg[3]_i_1_n_5 ,\tmp_28_reg_1624_reg[3]_i_1_n_6 ,\tmp_28_reg_1624_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_reg_1624[3]_i_2_n_4 ,\tmp_28_reg_1624[3]_i_3_n_4 ,\tmp_28_reg_1624[3]_i_4_n_4 ,\tmp_28_reg_1624[3]_i_5_n_4 }),
        .O({\tmp_28_reg_1624_reg[3]_i_1_n_8 ,\tmp_28_reg_1624_reg[3]_i_1_n_9 ,\tmp_28_reg_1624_reg[3]_i_1_n_10 ,\tmp_28_reg_1624_reg[3]_i_1_n_11 }),
        .S({\tmp_28_reg_1624[3]_i_6_n_4 ,\tmp_28_reg_1624[3]_i_7_n_4 ,\tmp_28_reg_1624[3]_i_8_n_4 ,\tmp_28_reg_1624[3]_i_9_n_4 }));
  FDRE \tmp_28_reg_1624_reg[4] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_28_reg_1624_reg[6]_i_1_n_11 ),
        .Q(tmp_28_reg_1624[4]),
        .R(1'b0));
  FDRE \tmp_28_reg_1624_reg[5] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_28_reg_1624_reg[6]_i_1_n_10 ),
        .Q(tmp_28_reg_1624[5]),
        .R(1'b0));
  FDRE \tmp_28_reg_1624_reg[6] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_28_reg_1624[6]_i_3_0 ),
        .Q(tmp_28_reg_1624[6]),
        .R(1'b0));
  CARRY4 \tmp_28_reg_1624_reg[6]_i_1 
       (.CI(\tmp_28_reg_1624_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_28_reg_1624_reg[6]_i_1_CO_UNCONNECTED [3:2],\tmp_28_reg_1624_reg[6]_i_1_n_6 ,\tmp_28_reg_1624_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_28_reg_1624_reg[6]_0 [0]}),
        .O({\NLW_tmp_28_reg_1624_reg[6]_i_1_O_UNCONNECTED [3],\tmp_28_reg_1624[6]_i_3_0 ,\tmp_28_reg_1624_reg[6]_i_1_n_10 ,\tmp_28_reg_1624_reg[6]_i_1_n_11 }),
        .S({1'b0,\tmp_28_reg_1624_reg[6]_0 [2:1],\tmp_28_reg_1624[6]_i_3_n_4 }));
  CARRY4 \tmp_28_reg_1624_reg[6]_i_9 
       (.CI(\tmp_48_reg_1629_reg[0]_i_4_n_4 ),
        .CO({\NLW_tmp_28_reg_1624_reg[6]_i_9_CO_UNCONNECTED [3],\tmp_28_reg_1624_reg[6]_i_9_n_5 ,\NLW_tmp_28_reg_1624_reg[6]_i_9_CO_UNCONNECTED [1],\tmp_28_reg_1624_reg[6]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_28_reg_1624[6]_i_18_n_4 ,\tmp_28_reg_1624[6]_i_19_n_4 }),
        .O({\NLW_tmp_28_reg_1624_reg[6]_i_9_O_UNCONNECTED [3:2],\tmp_28_reg_1624_reg[6]_i_9_n_10 ,\tmp_28_reg_1624_reg[6]_i_9_n_11 }),
        .S({1'b0,1'b1,\tmp_28_reg_1624[6]_i_20_n_4 ,\tmp_28_reg_1624[6]_i_21_n_4 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_31_reg_1639[3]_i_15 
       (.I0(tmp_6_reg_1585_reg_rep_0_5__0_0[0]),
        .I1(tmp_6_reg_1585_reg_rep_0_2__0_0[1]),
        .O(\tmp_31_reg_1639[3]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_31_reg_1639[3]_i_16 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I3(cnv_88_V_V_dout[1]),
        .I4(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I5(cnv_88_V_V_dout[2]),
        .O(tmp_6_reg_1585_reg_rep_0_3__0_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_31_reg_1639[3]_i_17 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_3__0_0[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_31_reg_1639[3]_i_21 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_3__0_1));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_31_reg_1639[3]_i_4 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[6]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_5__0_0[0]),
        .I3(tmp_6_reg_1585_reg_rep_0_2__0_0[1]),
        .O(tmp_6_reg_1585_reg_rep_0_6_1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_31_reg_1639[3]_i_5 
       (.I0(\tmp_51_reg_1644_reg[0]_0 [3]),
        .I1(tmp_6_reg_1585_reg_rep_0_2__0_0[0]),
        .O(tmp_6_reg_1585_reg_rep_0_6_1[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_31_reg_1639[3]_i_8 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_1[1]),
        .I1(tmp_6_reg_1585_reg_rep_0_6_0[6]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(tmp_6_reg_1585_reg_rep_0_2__0_2[0]),
        .I4(tmp_6_reg_1585_reg_rep_0_5__0_0[1]),
        .I5(\tmp_31_reg_1639[3]_i_15_n_4 ),
        .O(tmp_6_reg_1585_reg_rep_0_6_4));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_31_reg_1639[7]_i_18 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_31_reg_1639[7]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_31_reg_1639[7]_i_19 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I3(cnv_88_V_V_dout[6]),
        .I4(cnv_88_V_V_dout[7]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .O(\tmp_31_reg_1639[7]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_31_reg_1639[7]_i_20 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_31_reg_1639[7]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_31_reg_1639[7]_i_21 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(cnv_88_V_V_dout[7]),
        .I3(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .O(\tmp_31_reg_1639[7]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_31_reg_1639[7]_i_22 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_31_reg_1639[7]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_31_reg_1639[7]_i_23 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I3(cnv_88_V_V_dout[6]),
        .I4(cnv_88_V_V_dout[7]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .O(\tmp_31_reg_1639[7]_i_23_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_31_reg_1639[7]_i_24 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_31_reg_1639[7]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_31_reg_1639[7]_i_25 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(cnv_88_V_V_dout[7]),
        .I3(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .O(\tmp_31_reg_1639[7]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_31_reg_1639[7]_i_26 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .O(\tmp_31_reg_1639[7]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_31_reg_1639[7]_i_27 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(cnv_88_V_V_dout[5]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .O(\tmp_31_reg_1639[7]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_31_reg_1639[7]_i_28 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I1(cnv_88_V_V_dout[2]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .O(\tmp_31_reg_1639[7]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_31_reg_1639[7]_i_29 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[2]),
        .I4(cnv_88_V_V_dout[3]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .O(\tmp_31_reg_1639[7]_i_29_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_31_reg_1639[7]_i_30 
       (.I0(\tmp_31_reg_1639[7]_i_26_n_4 ),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I5(\tmp_31_reg_1639_reg[7]_i_14_3 ),
        .O(\tmp_31_reg_1639[7]_i_30_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_31_reg_1639[7]_i_31 
       (.I0(\tmp_31_reg_1639[7]_i_27_n_4 ),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I5(\tmp_31_reg_1639_reg[7]_i_14_2 ),
        .O(\tmp_31_reg_1639[7]_i_31_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_31_reg_1639[7]_i_32 
       (.I0(\tmp_31_reg_1639[7]_i_28_n_4 ),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[4]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I5(\tmp_31_reg_1639_reg[7]_i_14_1 ),
        .O(\tmp_31_reg_1639[7]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_31_reg_1639[7]_i_33 
       (.I0(\tmp_31_reg_1639[7]_i_29_n_4 ),
        .I1(tmp_6_reg_1585_reg_rep_0_6_0[5]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(\tmp_31_reg_1639_reg[7]_i_14_0 ),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[3]),
        .O(\tmp_31_reg_1639[7]_i_33_n_4 ));
  FDRE \tmp_31_reg_1639_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(D[0]),
        .Q(tmp_31_reg_1639[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[1] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(D[1]),
        .Q(tmp_31_reg_1639[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[2] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(D[2]),
        .Q(tmp_31_reg_1639[2]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[3] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(D[3]),
        .Q(tmp_31_reg_1639[3]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[4] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(D[4]),
        .Q(tmp_31_reg_1639[4]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[5] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(D[5]),
        .Q(tmp_31_reg_1639[5]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[6] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(D[6]),
        .Q(tmp_31_reg_1639[6]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[7] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(D[7]),
        .Q(tmp_31_reg_1639[7]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[7]_i_10 
       (.CI(\tmp_31_reg_1639_reg[7]_i_14_n_4 ),
        .CO({\NLW_tmp_31_reg_1639_reg[7]_i_10_CO_UNCONNECTED [3],tmp_6_reg_1585_reg_rep_0_5__0_1,\NLW_tmp_31_reg_1639_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_31_reg_1639_reg[7]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_31_reg_1639[7]_i_18_n_4 ,\tmp_31_reg_1639[7]_i_19_n_4 }),
        .O({\NLW_tmp_31_reg_1639_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_6_reg_1585_reg_rep_0_5__0_2}),
        .S({1'b0,1'b1,\tmp_31_reg_1639[7]_i_20_n_4 ,\tmp_31_reg_1639[7]_i_21_n_4 }));
  CARRY4 \tmp_31_reg_1639_reg[7]_i_13 
       (.CI(\tmp_51_reg_1644_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_31_reg_1639_reg[7]_i_13_CO_UNCONNECTED [3],tmp_6_reg_1585_reg_rep_0_2__0_1,\NLW_tmp_31_reg_1639_reg[7]_i_13_CO_UNCONNECTED [1],\tmp_31_reg_1639_reg[7]_i_13_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_31_reg_1639[7]_i_22_n_4 ,\tmp_31_reg_1639[7]_i_23_n_4 }),
        .O({\NLW_tmp_31_reg_1639_reg[7]_i_13_O_UNCONNECTED [3:2],tmp_6_reg_1585_reg_rep_0_2__0_2}),
        .S({1'b0,1'b1,\tmp_31_reg_1639[7]_i_24_n_4 ,\tmp_31_reg_1639[7]_i_25_n_4 }));
  CARRY4 \tmp_31_reg_1639_reg[7]_i_14 
       (.CI(\tmp_31_reg_1639[3]_i_9 ),
        .CO({\tmp_31_reg_1639_reg[7]_i_14_n_4 ,\tmp_31_reg_1639_reg[7]_i_14_n_5 ,\tmp_31_reg_1639_reg[7]_i_14_n_6 ,\tmp_31_reg_1639_reg[7]_i_14_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_31_reg_1639[7]_i_26_n_4 ,\tmp_31_reg_1639[7]_i_27_n_4 ,\tmp_31_reg_1639[7]_i_28_n_4 ,\tmp_31_reg_1639[7]_i_29_n_4 }),
        .O(tmp_6_reg_1585_reg_rep_0_5__0_0),
        .S({\tmp_31_reg_1639[7]_i_30_n_4 ,\tmp_31_reg_1639[7]_i_31_n_4 ,\tmp_31_reg_1639[7]_i_32_n_4 ,\tmp_31_reg_1639[7]_i_33_n_4 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_33_reg_1654[3]_i_12 
       (.I0(tmp_6_reg_1585_reg_rep_0_5__1_0[0]),
        .I1(tmp_6_reg_1585_reg_rep_0_2__1_0[1]),
        .O(\tmp_33_reg_1654[3]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_33_reg_1654[3]_i_13 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I3(cnv_88_V_V_dout[1]),
        .I4(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I5(cnv_88_V_V_dout[2]),
        .O(tmp_6_reg_1585_reg_rep_0_3__1_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_33_reg_1654[3]_i_14 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_3__1_0[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_33_reg_1654[3]_i_18 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_3__1_1));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_33_reg_1654[3]_i_4 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[6]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_5__1_0[0]),
        .I3(tmp_6_reg_1585_reg_rep_0_2__1_0[1]),
        .O(tmp_6_reg_1585_reg_rep_0_6__0_1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_33_reg_1654[3]_i_5 
       (.I0(\tmp_54_reg_1659_reg[0]_0 [3]),
        .I1(tmp_6_reg_1585_reg_rep_0_2__1_0[0]),
        .O(tmp_6_reg_1585_reg_rep_0_6__0_1[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_33_reg_1654[3]_i_8 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_1[1]),
        .I1(tmp_6_reg_1585_reg_rep_0_6__0_0[6]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(tmp_6_reg_1585_reg_rep_0_2__1_2[0]),
        .I4(tmp_6_reg_1585_reg_rep_0_5__1_0[1]),
        .I5(\tmp_33_reg_1654[3]_i_12_n_4 ),
        .O(tmp_6_reg_1585_reg_rep_0_6__0_4));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_33_reg_1654[7]_i_14 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_33_reg_1654[7]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_33_reg_1654[7]_i_15 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I3(cnv_88_V_V_dout[6]),
        .I4(cnv_88_V_V_dout[7]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .O(\tmp_33_reg_1654[7]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_33_reg_1654[7]_i_16 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_33_reg_1654[7]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_33_reg_1654[7]_i_17 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(cnv_88_V_V_dout[7]),
        .I3(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .O(\tmp_33_reg_1654[7]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_33_reg_1654[7]_i_18 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_33_reg_1654[7]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_33_reg_1654[7]_i_19 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I3(cnv_88_V_V_dout[6]),
        .I4(cnv_88_V_V_dout[7]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .O(\tmp_33_reg_1654[7]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_33_reg_1654[7]_i_20 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_33_reg_1654[7]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_33_reg_1654[7]_i_21 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(cnv_88_V_V_dout[7]),
        .I3(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .O(\tmp_33_reg_1654[7]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_33_reg_1654[7]_i_22 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .O(\tmp_33_reg_1654[7]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_33_reg_1654[7]_i_23 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(cnv_88_V_V_dout[5]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .O(\tmp_33_reg_1654[7]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_33_reg_1654[7]_i_24 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I1(cnv_88_V_V_dout[2]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .O(\tmp_33_reg_1654[7]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_33_reg_1654[7]_i_25 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[2]),
        .I4(cnv_88_V_V_dout[3]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .O(\tmp_33_reg_1654[7]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_33_reg_1654[7]_i_26 
       (.I0(\tmp_33_reg_1654[7]_i_22_n_4 ),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I5(\tmp_33_reg_1654_reg[7]_i_11_3 ),
        .O(\tmp_33_reg_1654[7]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_33_reg_1654[7]_i_27 
       (.I0(\tmp_33_reg_1654[7]_i_23_n_4 ),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I5(\tmp_33_reg_1654_reg[7]_i_11_2 ),
        .O(\tmp_33_reg_1654[7]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_33_reg_1654[7]_i_28 
       (.I0(\tmp_33_reg_1654[7]_i_24_n_4 ),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[4]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I5(\tmp_33_reg_1654_reg[7]_i_11_1 ),
        .O(\tmp_33_reg_1654[7]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_33_reg_1654[7]_i_29 
       (.I0(\tmp_33_reg_1654[7]_i_25_n_4 ),
        .I1(tmp_6_reg_1585_reg_rep_0_6__0_0[5]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(\tmp_33_reg_1654_reg[7]_i_11_0 ),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[3]),
        .O(\tmp_33_reg_1654[7]_i_29_n_4 ));
  FDRE \tmp_33_reg_1654_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_33_reg_1654_reg[7]_0 [0]),
        .Q(tmp_33_reg_1654[0]),
        .R(1'b0));
  FDRE \tmp_33_reg_1654_reg[1] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_33_reg_1654_reg[7]_0 [1]),
        .Q(tmp_33_reg_1654[1]),
        .R(1'b0));
  FDRE \tmp_33_reg_1654_reg[2] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_33_reg_1654_reg[7]_0 [2]),
        .Q(tmp_33_reg_1654[2]),
        .R(1'b0));
  FDRE \tmp_33_reg_1654_reg[3] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_33_reg_1654_reg[7]_0 [3]),
        .Q(tmp_33_reg_1654[3]),
        .R(1'b0));
  FDRE \tmp_33_reg_1654_reg[4] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_33_reg_1654_reg[7]_0 [4]),
        .Q(tmp_33_reg_1654[4]),
        .R(1'b0));
  FDRE \tmp_33_reg_1654_reg[5] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_33_reg_1654_reg[7]_0 [5]),
        .Q(tmp_33_reg_1654[5]),
        .R(1'b0));
  FDRE \tmp_33_reg_1654_reg[6] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_33_reg_1654_reg[7]_0 [6]),
        .Q(tmp_33_reg_1654[6]),
        .R(1'b0));
  FDRE \tmp_33_reg_1654_reg[7] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_33_reg_1654_reg[7]_0 [7]),
        .Q(tmp_33_reg_1654[7]),
        .R(1'b0));
  CARRY4 \tmp_33_reg_1654_reg[7]_i_10 
       (.CI(\tmp_54_reg_1659_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_33_reg_1654_reg[7]_i_10_CO_UNCONNECTED [3],tmp_6_reg_1585_reg_rep_0_2__1_1,\NLW_tmp_33_reg_1654_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_33_reg_1654_reg[7]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_33_reg_1654[7]_i_18_n_4 ,\tmp_33_reg_1654[7]_i_19_n_4 }),
        .O({\NLW_tmp_33_reg_1654_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_6_reg_1585_reg_rep_0_2__1_2}),
        .S({1'b0,1'b1,\tmp_33_reg_1654[7]_i_20_n_4 ,\tmp_33_reg_1654[7]_i_21_n_4 }));
  CARRY4 \tmp_33_reg_1654_reg[7]_i_11 
       (.CI(\tmp_33_reg_1654[3]_i_9 ),
        .CO({\tmp_33_reg_1654_reg[7]_i_11_n_4 ,\tmp_33_reg_1654_reg[7]_i_11_n_5 ,\tmp_33_reg_1654_reg[7]_i_11_n_6 ,\tmp_33_reg_1654_reg[7]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_33_reg_1654[7]_i_22_n_4 ,\tmp_33_reg_1654[7]_i_23_n_4 ,\tmp_33_reg_1654[7]_i_24_n_4 ,\tmp_33_reg_1654[7]_i_25_n_4 }),
        .O(tmp_6_reg_1585_reg_rep_0_5__1_0),
        .S({\tmp_33_reg_1654[7]_i_26_n_4 ,\tmp_33_reg_1654[7]_i_27_n_4 ,\tmp_33_reg_1654[7]_i_28_n_4 ,\tmp_33_reg_1654[7]_i_29_n_4 }));
  CARRY4 \tmp_33_reg_1654_reg[7]_i_9 
       (.CI(\tmp_33_reg_1654_reg[7]_i_11_n_4 ),
        .CO({\NLW_tmp_33_reg_1654_reg[7]_i_9_CO_UNCONNECTED [3],tmp_6_reg_1585_reg_rep_0_5__1_1,\NLW_tmp_33_reg_1654_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_33_reg_1654_reg[7]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_33_reg_1654[7]_i_14_n_4 ,\tmp_33_reg_1654[7]_i_15_n_4 }),
        .O({\NLW_tmp_33_reg_1654_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_6_reg_1585_reg_rep_0_5__1_2}),
        .S({1'b0,1'b1,\tmp_33_reg_1654[7]_i_16_n_4 ,\tmp_33_reg_1654[7]_i_17_n_4 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_35_reg_1669[3]_i_12 
       (.I0(tmp_6_reg_1585_reg_0_5_0[0]),
        .I1(tmp_6_reg_1585_reg_0_2_0[1]),
        .O(\tmp_35_reg_1669[3]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_35_reg_1669[3]_i_13 
       (.I0(tmp_6_reg_1585_reg_0_6_0[3]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_0_6_0[5]),
        .I3(cnv_88_V_V_dout[1]),
        .I4(tmp_6_reg_1585_reg_0_6_0[4]),
        .I5(cnv_88_V_V_dout[2]),
        .O(tmp_6_reg_1585_reg_0_3_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_35_reg_1669[3]_i_14 
       (.I0(tmp_6_reg_1585_reg_0_6_0[4]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_0_6_0[5]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_0_3_0[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_35_reg_1669[3]_i_18 
       (.I0(tmp_6_reg_1585_reg_0_6_0[3]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_0_3_1));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_35_reg_1669[3]_i_4 
       (.I0(tmp_6_reg_1585_reg_0_6_0[6]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_0_5_0[0]),
        .I3(tmp_6_reg_1585_reg_0_2_0[1]),
        .O(tmp_6_reg_1585_reg_0_6_1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_35_reg_1669[3]_i_5 
       (.I0(\tmp_57_reg_1674_reg[0]_0 [3]),
        .I1(tmp_6_reg_1585_reg_0_2_0[0]),
        .O(tmp_6_reg_1585_reg_0_6_1[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_35_reg_1669[3]_i_8 
       (.I0(tmp_6_reg_1585_reg_0_6_1[1]),
        .I1(tmp_6_reg_1585_reg_0_6_0[6]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(tmp_6_reg_1585_reg_0_2_2[0]),
        .I4(tmp_6_reg_1585_reg_0_5_0[1]),
        .I5(\tmp_35_reg_1669[3]_i_12_n_4 ),
        .O(tmp_6_reg_1585_reg_0_6_4));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_35_reg_1669[7]_i_14 
       (.I0(tmp_6_reg_1585_reg_0_6_0[5]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_35_reg_1669[7]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_35_reg_1669[7]_i_15 
       (.I0(tmp_6_reg_1585_reg_0_6_0[4]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_0_6_0[5]),
        .I3(cnv_88_V_V_dout[6]),
        .I4(cnv_88_V_V_dout[7]),
        .I5(tmp_6_reg_1585_reg_0_6_0[3]),
        .O(\tmp_35_reg_1669[7]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_35_reg_1669[7]_i_16 
       (.I0(tmp_6_reg_1585_reg_0_6_0[4]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_0_6_0[5]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_35_reg_1669[7]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_35_reg_1669[7]_i_17 
       (.I0(tmp_6_reg_1585_reg_0_6_0[3]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(cnv_88_V_V_dout[7]),
        .I3(tmp_6_reg_1585_reg_0_6_0[4]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_0_6_0[5]),
        .O(\tmp_35_reg_1669[7]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_35_reg_1669[7]_i_18 
       (.I0(tmp_6_reg_1585_reg_0_6_0[2]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_35_reg_1669[7]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_35_reg_1669[7]_i_19 
       (.I0(tmp_6_reg_1585_reg_0_6_0[1]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_0_6_0[2]),
        .I3(cnv_88_V_V_dout[6]),
        .I4(cnv_88_V_V_dout[7]),
        .I5(tmp_6_reg_1585_reg_0_6_0[0]),
        .O(\tmp_35_reg_1669[7]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_35_reg_1669[7]_i_20 
       (.I0(tmp_6_reg_1585_reg_0_6_0[1]),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_0_6_0[2]),
        .I3(cnv_88_V_V_dout[7]),
        .O(\tmp_35_reg_1669[7]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_35_reg_1669[7]_i_21 
       (.I0(tmp_6_reg_1585_reg_0_6_0[0]),
        .I1(cnv_88_V_V_dout[5]),
        .I2(cnv_88_V_V_dout[7]),
        .I3(tmp_6_reg_1585_reg_0_6_0[1]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_0_6_0[2]),
        .O(\tmp_35_reg_1669[7]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_35_reg_1669[7]_i_22 
       (.I0(tmp_6_reg_1585_reg_0_6_0[5]),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_0_6_0[3]),
        .O(\tmp_35_reg_1669[7]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_35_reg_1669[7]_i_23 
       (.I0(tmp_6_reg_1585_reg_0_6_0[5]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(cnv_88_V_V_dout[5]),
        .I5(tmp_6_reg_1585_reg_0_6_0[3]),
        .O(\tmp_35_reg_1669[7]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_35_reg_1669[7]_i_24 
       (.I0(tmp_6_reg_1585_reg_0_6_0[5]),
        .I1(cnv_88_V_V_dout[2]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_0_6_0[3]),
        .O(\tmp_35_reg_1669[7]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_35_reg_1669[7]_i_25 
       (.I0(tmp_6_reg_1585_reg_0_6_0[5]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[2]),
        .I4(cnv_88_V_V_dout[3]),
        .I5(tmp_6_reg_1585_reg_0_6_0[3]),
        .O(\tmp_35_reg_1669[7]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_35_reg_1669[7]_i_26 
       (.I0(\tmp_35_reg_1669[7]_i_22_n_4 ),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(tmp_6_reg_1585_reg_0_6_0[5]),
        .I5(\tmp_35_reg_1669_reg[7]_i_11_3 ),
        .O(\tmp_35_reg_1669[7]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_35_reg_1669[7]_i_27 
       (.I0(\tmp_35_reg_1669[7]_i_23_n_4 ),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(tmp_6_reg_1585_reg_0_6_0[5]),
        .I5(\tmp_35_reg_1669_reg[7]_i_11_2 ),
        .O(\tmp_35_reg_1669[7]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_35_reg_1669[7]_i_28 
       (.I0(\tmp_35_reg_1669[7]_i_24_n_4 ),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_0_6_0[4]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(tmp_6_reg_1585_reg_0_6_0[5]),
        .I5(\tmp_35_reg_1669_reg[7]_i_11_1 ),
        .O(\tmp_35_reg_1669[7]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_35_reg_1669[7]_i_29 
       (.I0(\tmp_35_reg_1669[7]_i_25_n_4 ),
        .I1(tmp_6_reg_1585_reg_0_6_0[5]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(\tmp_35_reg_1669_reg[7]_i_11_0 ),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_0_6_0[3]),
        .O(\tmp_35_reg_1669[7]_i_29_n_4 ));
  FDRE \tmp_35_reg_1669_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_35_reg_1669_reg[7]_0 [0]),
        .Q(tmp_35_reg_1669[0]),
        .R(1'b0));
  FDRE \tmp_35_reg_1669_reg[1] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_35_reg_1669_reg[7]_0 [1]),
        .Q(tmp_35_reg_1669[1]),
        .R(1'b0));
  FDRE \tmp_35_reg_1669_reg[2] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_35_reg_1669_reg[7]_0 [2]),
        .Q(tmp_35_reg_1669[2]),
        .R(1'b0));
  FDRE \tmp_35_reg_1669_reg[3] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_35_reg_1669_reg[7]_0 [3]),
        .Q(tmp_35_reg_1669[3]),
        .R(1'b0));
  FDRE \tmp_35_reg_1669_reg[4] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_35_reg_1669_reg[7]_0 [4]),
        .Q(tmp_35_reg_1669[4]),
        .R(1'b0));
  FDRE \tmp_35_reg_1669_reg[5] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_35_reg_1669_reg[7]_0 [5]),
        .Q(tmp_35_reg_1669[5]),
        .R(1'b0));
  FDRE \tmp_35_reg_1669_reg[6] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_35_reg_1669_reg[7]_0 [6]),
        .Q(tmp_35_reg_1669[6]),
        .R(1'b0));
  FDRE \tmp_35_reg_1669_reg[7] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(\tmp_35_reg_1669_reg[7]_0 [7]),
        .Q(tmp_35_reg_1669[7]),
        .R(1'b0));
  CARRY4 \tmp_35_reg_1669_reg[7]_i_10 
       (.CI(\tmp_57_reg_1674_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_35_reg_1669_reg[7]_i_10_CO_UNCONNECTED [3],tmp_6_reg_1585_reg_0_2_1,\NLW_tmp_35_reg_1669_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_35_reg_1669_reg[7]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_35_reg_1669[7]_i_18_n_4 ,\tmp_35_reg_1669[7]_i_19_n_4 }),
        .O({\NLW_tmp_35_reg_1669_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_6_reg_1585_reg_0_2_2}),
        .S({1'b0,1'b1,\tmp_35_reg_1669[7]_i_20_n_4 ,\tmp_35_reg_1669[7]_i_21_n_4 }));
  CARRY4 \tmp_35_reg_1669_reg[7]_i_11 
       (.CI(\tmp_35_reg_1669[3]_i_9 ),
        .CO({\tmp_35_reg_1669_reg[7]_i_11_n_4 ,\tmp_35_reg_1669_reg[7]_i_11_n_5 ,\tmp_35_reg_1669_reg[7]_i_11_n_6 ,\tmp_35_reg_1669_reg[7]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_35_reg_1669[7]_i_22_n_4 ,\tmp_35_reg_1669[7]_i_23_n_4 ,\tmp_35_reg_1669[7]_i_24_n_4 ,\tmp_35_reg_1669[7]_i_25_n_4 }),
        .O(tmp_6_reg_1585_reg_0_5_0),
        .S({\tmp_35_reg_1669[7]_i_26_n_4 ,\tmp_35_reg_1669[7]_i_27_n_4 ,\tmp_35_reg_1669[7]_i_28_n_4 ,\tmp_35_reg_1669[7]_i_29_n_4 }));
  CARRY4 \tmp_35_reg_1669_reg[7]_i_9 
       (.CI(\tmp_35_reg_1669_reg[7]_i_11_n_4 ),
        .CO({\NLW_tmp_35_reg_1669_reg[7]_i_9_CO_UNCONNECTED [3],tmp_6_reg_1585_reg_0_5_1,\NLW_tmp_35_reg_1669_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_35_reg_1669_reg[7]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_35_reg_1669[7]_i_14_n_4 ,\tmp_35_reg_1669[7]_i_15_n_4 }),
        .O({\NLW_tmp_35_reg_1669_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_6_reg_1585_reg_0_5_2}),
        .S({1'b0,1'b1,\tmp_35_reg_1669[7]_i_16_n_4 ,\tmp_35_reg_1669[7]_i_17_n_4 }));
  LUT6 #(
    .INIT(64'h00F700F7000000F7)) 
    \tmp_48_reg_1629[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(tmp_9_reg_1590_pp0_iter3_reg),
        .I2(cnv_89PRL_V_V_full_n),
        .I3(\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_88_V_V_empty_n),
        .O(tmp_14_reg_16340));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_48_reg_1629[0]_i_10 
       (.I0(out[3]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(out[4]),
        .I4(cnv_88_V_V_dout[1]),
        .I5(out[5]),
        .O(tmp_6_reg_1585_reg_rep_0_3_0[1]));
  LUT4 #(
    .INIT(16'h8777)) 
    \tmp_48_reg_1629[0]_i_11 
       (.I0(out[5]),
        .I1(cnv_88_V_V_dout[0]),
        .I2(out[4]),
        .I3(cnv_88_V_V_dout[1]),
        .O(tmp_6_reg_1585_reg_rep_0_3_0[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_48_reg_1629[0]_i_15 
       (.I0(out[3]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(out[4]),
        .I3(cnv_88_V_V_dout[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_48_reg_1629[0]_i_17 
       (.I0(out[2]),
        .I1(cnv_88_V_V_dout[4]),
        .I2(out[1]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(out[0]),
        .I5(cnv_88_V_V_dout[6]),
        .O(\tmp_48_reg_1629[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_48_reg_1629[0]_i_18 
       (.I0(out[2]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(out[1]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(out[0]),
        .I5(cnv_88_V_V_dout[5]),
        .O(\tmp_48_reg_1629[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_48_reg_1629[0]_i_19 
       (.I0(out[2]),
        .I1(cnv_88_V_V_dout[2]),
        .I2(out[1]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(out[0]),
        .I5(cnv_88_V_V_dout[4]),
        .O(\tmp_48_reg_1629[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_48_reg_1629[0]_i_20 
       (.I0(out[2]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(out[1]),
        .I3(cnv_88_V_V_dout[2]),
        .I4(out[0]),
        .I5(cnv_88_V_V_dout[3]),
        .O(\tmp_48_reg_1629[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_48_reg_1629[0]_i_21 
       (.I0(\tmp_48_reg_1629[0]_i_17_n_4 ),
        .I1(cnv_88_V_V_dout[6]),
        .I2(out[1]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(out[2]),
        .I5(\tmp_48_reg_1629_reg[0]_i_4_3 ),
        .O(\tmp_48_reg_1629[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_48_reg_1629[0]_i_22 
       (.I0(\tmp_48_reg_1629[0]_i_18_n_4 ),
        .I1(cnv_88_V_V_dout[5]),
        .I2(out[1]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(out[2]),
        .I5(\tmp_48_reg_1629_reg[0]_i_4_2 ),
        .O(\tmp_48_reg_1629[0]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_48_reg_1629[0]_i_23 
       (.I0(\tmp_48_reg_1629[0]_i_19_n_4 ),
        .I1(cnv_88_V_V_dout[4]),
        .I2(out[1]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(out[2]),
        .I5(\tmp_48_reg_1629_reg[0]_i_4_1 ),
        .O(\tmp_48_reg_1629[0]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_48_reg_1629[0]_i_24 
       (.I0(\tmp_48_reg_1629[0]_i_20_n_4 ),
        .I1(out[2]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(\tmp_48_reg_1629_reg[0]_i_4_0 ),
        .I4(out[0]),
        .I5(cnv_88_V_V_dout[4]),
        .O(\tmp_48_reg_1629[0]_i_24_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_48_reg_1629[0]_i_26 
       (.I0(out[1]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(out[2]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_1_0));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_48_reg_1629[0]_i_6 
       (.I0(\tmp_48_reg_1629_reg[0]_0 [2]),
        .I1(\tmp_48_reg_1629_reg[0]_i_4_n_9 ),
        .I2(\tmp_48_reg_1629_reg[0]_0 [3]),
        .O(\tmp_48_reg_1629[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_48_reg_1629[0]_i_7 
       (.I0(\tmp_48_reg_1629_reg[0]_0 [2]),
        .I1(\tmp_48_reg_1629_reg[0]_i_4_n_10 ),
        .O(\tmp_48_reg_1629[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_48_reg_1629[0]_i_8 
       (.I0(\tmp_48_reg_1629_reg[0]_i_4_n_11 ),
        .I1(\tmp_48_reg_1629_reg[0]_0 [1]),
        .O(\tmp_48_reg_1629[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_48_reg_1629[0]_i_9 
       (.I0(\tmp_48_reg_1629_reg[0]_1 ),
        .I1(\tmp_48_reg_1629_reg[0]_0 [0]),
        .O(\tmp_48_reg_1629[0]_i_9_n_4 ));
  FDRE \tmp_48_reg_1629_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(p_0_in),
        .Q(tmp_48_reg_1629),
        .R(1'b0));
  CARRY4 \tmp_48_reg_1629_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_48_reg_1629_reg[0]_i_2_n_4 ,\tmp_48_reg_1629_reg[0]_i_2_n_5 ,\tmp_48_reg_1629_reg[0]_i_2_n_6 ,\tmp_48_reg_1629_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_48_reg_1629_reg[0]_0 [2],\tmp_48_reg_1629_reg[0]_i_4_n_10 ,\tmp_48_reg_1629_reg[0]_i_4_n_11 ,\tmp_48_reg_1629_reg[0]_1 }),
        .O({p_0_in,\tmp_48_reg_1629[0]_i_9_0 ,\NLW_tmp_48_reg_1629_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_48_reg_1629[0]_i_6_n_4 ,\tmp_48_reg_1629[0]_i_7_n_4 ,\tmp_48_reg_1629[0]_i_8_n_4 ,\tmp_48_reg_1629[0]_i_9_n_4 }));
  CARRY4 \tmp_48_reg_1629_reg[0]_i_4 
       (.CI(CO),
        .CO({\tmp_48_reg_1629_reg[0]_i_4_n_4 ,\tmp_48_reg_1629_reg[0]_i_4_n_5 ,\tmp_48_reg_1629_reg[0]_i_4_n_6 ,\tmp_48_reg_1629_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_48_reg_1629[0]_i_17_n_4 ,\tmp_48_reg_1629[0]_i_18_n_4 ,\tmp_48_reg_1629[0]_i_19_n_4 ,\tmp_48_reg_1629[0]_i_20_n_4 }),
        .O({\tmp_48_reg_1629_reg[0]_i_4_n_8 ,\tmp_48_reg_1629_reg[0]_i_4_n_9 ,\tmp_48_reg_1629_reg[0]_i_4_n_10 ,\tmp_48_reg_1629_reg[0]_i_4_n_11 }),
        .S({\tmp_48_reg_1629[0]_i_21_n_4 ,\tmp_48_reg_1629[0]_i_22_n_4 ,\tmp_48_reg_1629[0]_i_23_n_4 ,\tmp_48_reg_1629[0]_i_24_n_4 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_51_reg_1644[0]_i_10 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(cnv_88_V_V_dout[5]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .O(\tmp_51_reg_1644[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_51_reg_1644[0]_i_11 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I1(cnv_88_V_V_dout[2]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .O(\tmp_51_reg_1644[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_51_reg_1644[0]_i_12 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[2]),
        .I4(cnv_88_V_V_dout[3]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .O(\tmp_51_reg_1644[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_51_reg_1644[0]_i_13 
       (.I0(\tmp_51_reg_1644[0]_i_9_n_4 ),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I5(\tmp_51_reg_1644_reg[0]_i_3_3 ),
        .O(\tmp_51_reg_1644[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_51_reg_1644[0]_i_14 
       (.I0(\tmp_51_reg_1644[0]_i_10_n_4 ),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I5(\tmp_51_reg_1644_reg[0]_i_3_2 ),
        .O(\tmp_51_reg_1644[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_51_reg_1644[0]_i_15 
       (.I0(\tmp_51_reg_1644[0]_i_11_n_4 ),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I5(\tmp_51_reg_1644_reg[0]_i_3_1 ),
        .O(\tmp_51_reg_1644[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_51_reg_1644[0]_i_16 
       (.I0(\tmp_51_reg_1644[0]_i_12_n_4 ),
        .I1(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(\tmp_51_reg_1644_reg[0]_i_3_0 ),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .O(\tmp_51_reg_1644[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_51_reg_1644[0]_i_17 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I3(cnv_88_V_V_dout[1]),
        .I4(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I5(cnv_88_V_V_dout[2]),
        .O(tmp_6_reg_1585_reg_rep_0_0__0_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_51_reg_1644[0]_i_18 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_0__0_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_51_reg_1644[0]_i_2 
       (.I0(tmp_6_reg_1585_reg_rep_0_2__0_0[0]),
        .I1(\tmp_51_reg_1644_reg[0]_0 [3]),
        .O(\tmp_51_reg_1644[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_51_reg_1644[0]_i_22 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_0__0_1));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_51_reg_1644[0]_i_5 
       (.I0(\tmp_51_reg_1644_reg[0]_0 [3]),
        .I1(tmp_6_reg_1585_reg_rep_0_2__0_0[0]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[6]),
        .I3(cnv_88_V_V_dout[0]),
        .O(\tmp_51_reg_1644[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_1644[0]_i_6 
       (.I0(\tmp_51_reg_1644_reg[0]_i_3_n_10 ),
        .I1(\tmp_51_reg_1644_reg[0]_0 [2]),
        .O(\tmp_51_reg_1644[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_1644[0]_i_7 
       (.I0(\tmp_51_reg_1644_reg[0]_i_3_n_11 ),
        .I1(\tmp_51_reg_1644_reg[0]_0 [1]),
        .O(\tmp_51_reg_1644[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_1644[0]_i_8 
       (.I0(\tmp_51_reg_1644_reg[0]_2 ),
        .I1(\tmp_51_reg_1644_reg[0]_0 [0]),
        .O(tmp_52_fu_684_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_51_reg_1644[0]_i_9 
       (.I0(tmp_6_reg_1585_reg_rep_0_6_0[2]),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_rep_0_6_0[1]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_rep_0_6_0[0]),
        .O(\tmp_51_reg_1644[0]_i_9_n_4 ));
  FDRE \tmp_51_reg_1644_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(tmp_52_fu_684_p1),
        .Q(tmp_51_reg_1644),
        .R(1'b0));
  CARRY4 \tmp_51_reg_1644_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_rep_0_6_2,\tmp_51_reg_1644_reg[0]_i_1_n_5 ,\tmp_51_reg_1644_reg[0]_i_1_n_6 ,\tmp_51_reg_1644_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_51_reg_1644[0]_i_2_n_4 ,\tmp_51_reg_1644_reg[0]_i_3_n_10 ,\tmp_51_reg_1644_reg[0]_i_3_n_11 ,\tmp_51_reg_1644_reg[0]_2 }),
        .O({tmp_52_fu_684_p1,tmp_6_reg_1585_reg_rep_0_6_3,\NLW_tmp_51_reg_1644_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_51_reg_1644[0]_i_5_n_4 ,\tmp_51_reg_1644[0]_i_6_n_4 ,\tmp_51_reg_1644[0]_i_7_n_4 ,tmp_52_fu_684_p1__0}));
  CARRY4 \tmp_51_reg_1644_reg[0]_i_3 
       (.CI(\tmp_51_reg_1644_reg[0]_1 ),
        .CO({\tmp_51_reg_1644_reg[0]_i_3_n_4 ,\tmp_51_reg_1644_reg[0]_i_3_n_5 ,\tmp_51_reg_1644_reg[0]_i_3_n_6 ,\tmp_51_reg_1644_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_51_reg_1644[0]_i_9_n_4 ,\tmp_51_reg_1644[0]_i_10_n_4 ,\tmp_51_reg_1644[0]_i_11_n_4 ,\tmp_51_reg_1644[0]_i_12_n_4 }),
        .O({tmp_6_reg_1585_reg_rep_0_2__0_0,\tmp_51_reg_1644_reg[0]_i_3_n_10 ,\tmp_51_reg_1644_reg[0]_i_3_n_11 }),
        .S({\tmp_51_reg_1644[0]_i_13_n_4 ,\tmp_51_reg_1644[0]_i_14_n_4 ,\tmp_51_reg_1644[0]_i_15_n_4 ,\tmp_51_reg_1644[0]_i_16_n_4 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_54_reg_1659[0]_i_10 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(cnv_88_V_V_dout[5]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .O(\tmp_54_reg_1659[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_54_reg_1659[0]_i_11 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I1(cnv_88_V_V_dout[2]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .O(\tmp_54_reg_1659[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_54_reg_1659[0]_i_12 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[2]),
        .I4(cnv_88_V_V_dout[3]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .O(\tmp_54_reg_1659[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_54_reg_1659[0]_i_13 
       (.I0(\tmp_54_reg_1659[0]_i_9_n_4 ),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I5(\tmp_54_reg_1659_reg[0]_i_3_3 ),
        .O(\tmp_54_reg_1659[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_54_reg_1659[0]_i_14 
       (.I0(\tmp_54_reg_1659[0]_i_10_n_4 ),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I5(\tmp_54_reg_1659_reg[0]_i_3_2 ),
        .O(\tmp_54_reg_1659[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_54_reg_1659[0]_i_15 
       (.I0(\tmp_54_reg_1659[0]_i_11_n_4 ),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I5(\tmp_54_reg_1659_reg[0]_i_3_1 ),
        .O(\tmp_54_reg_1659[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_54_reg_1659[0]_i_16 
       (.I0(\tmp_54_reg_1659[0]_i_12_n_4 ),
        .I1(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(\tmp_54_reg_1659_reg[0]_i_3_0 ),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .O(\tmp_54_reg_1659[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_54_reg_1659[0]_i_17 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I3(cnv_88_V_V_dout[1]),
        .I4(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I5(cnv_88_V_V_dout[2]),
        .O(tmp_6_reg_1585_reg_rep_0_0__1_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_54_reg_1659[0]_i_18 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_0__1_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_54_reg_1659[0]_i_2 
       (.I0(tmp_6_reg_1585_reg_rep_0_2__1_0[0]),
        .I1(\tmp_54_reg_1659_reg[0]_0 [3]),
        .O(\tmp_54_reg_1659[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_54_reg_1659[0]_i_22 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_rep_0_0__1_1));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_54_reg_1659[0]_i_5 
       (.I0(\tmp_54_reg_1659_reg[0]_0 [3]),
        .I1(tmp_6_reg_1585_reg_rep_0_2__1_0[0]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[6]),
        .I3(cnv_88_V_V_dout[0]),
        .O(\tmp_54_reg_1659[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_54_reg_1659[0]_i_6 
       (.I0(\tmp_54_reg_1659_reg[0]_i_3_n_10 ),
        .I1(\tmp_54_reg_1659_reg[0]_0 [2]),
        .O(\tmp_54_reg_1659[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_54_reg_1659[0]_i_7 
       (.I0(\tmp_54_reg_1659_reg[0]_i_3_n_11 ),
        .I1(\tmp_54_reg_1659_reg[0]_0 [1]),
        .O(\tmp_54_reg_1659[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_54_reg_1659[0]_i_8 
       (.I0(\tmp_54_reg_1659_reg[0]_2 ),
        .I1(\tmp_54_reg_1659_reg[0]_0 [0]),
        .O(tmp_55_fu_754_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_54_reg_1659[0]_i_9 
       (.I0(tmp_6_reg_1585_reg_rep_0_6__0_0[2]),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_rep_0_6__0_0[1]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_rep_0_6__0_0[0]),
        .O(\tmp_54_reg_1659[0]_i_9_n_4 ));
  FDRE \tmp_54_reg_1659_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(tmp_55_fu_754_p1),
        .Q(tmp_54_reg_1659),
        .R(1'b0));
  CARRY4 \tmp_54_reg_1659_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_rep_0_6__0_2,\tmp_54_reg_1659_reg[0]_i_1_n_5 ,\tmp_54_reg_1659_reg[0]_i_1_n_6 ,\tmp_54_reg_1659_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_54_reg_1659[0]_i_2_n_4 ,\tmp_54_reg_1659_reg[0]_i_3_n_10 ,\tmp_54_reg_1659_reg[0]_i_3_n_11 ,\tmp_54_reg_1659_reg[0]_2 }),
        .O({tmp_55_fu_754_p1,tmp_6_reg_1585_reg_rep_0_6__0_3,\NLW_tmp_54_reg_1659_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_54_reg_1659[0]_i_5_n_4 ,\tmp_54_reg_1659[0]_i_6_n_4 ,\tmp_54_reg_1659[0]_i_7_n_4 ,tmp_55_fu_754_p1__0}));
  CARRY4 \tmp_54_reg_1659_reg[0]_i_3 
       (.CI(\tmp_54_reg_1659_reg[0]_1 ),
        .CO({\tmp_54_reg_1659_reg[0]_i_3_n_4 ,\tmp_54_reg_1659_reg[0]_i_3_n_5 ,\tmp_54_reg_1659_reg[0]_i_3_n_6 ,\tmp_54_reg_1659_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_54_reg_1659[0]_i_9_n_4 ,\tmp_54_reg_1659[0]_i_10_n_4 ,\tmp_54_reg_1659[0]_i_11_n_4 ,\tmp_54_reg_1659[0]_i_12_n_4 }),
        .O({tmp_6_reg_1585_reg_rep_0_2__1_0,\tmp_54_reg_1659_reg[0]_i_3_n_10 ,\tmp_54_reg_1659_reg[0]_i_3_n_11 }),
        .S({\tmp_54_reg_1659[0]_i_13_n_4 ,\tmp_54_reg_1659[0]_i_14_n_4 ,\tmp_54_reg_1659[0]_i_15_n_4 ,\tmp_54_reg_1659[0]_i_16_n_4 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_57_reg_1674[0]_i_10 
       (.I0(tmp_6_reg_1585_reg_0_6_0[2]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(cnv_88_V_V_dout[5]),
        .I5(tmp_6_reg_1585_reg_0_6_0[0]),
        .O(\tmp_57_reg_1674[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_57_reg_1674[0]_i_11 
       (.I0(tmp_6_reg_1585_reg_0_6_0[2]),
        .I1(cnv_88_V_V_dout[2]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_0_6_0[0]),
        .O(\tmp_57_reg_1674[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_57_reg_1674[0]_i_12 
       (.I0(tmp_6_reg_1585_reg_0_6_0[2]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[2]),
        .I4(cnv_88_V_V_dout[3]),
        .I5(tmp_6_reg_1585_reg_0_6_0[0]),
        .O(\tmp_57_reg_1674[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_57_reg_1674[0]_i_13 
       (.I0(\tmp_57_reg_1674[0]_i_9_n_4 ),
        .I1(cnv_88_V_V_dout[6]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(tmp_6_reg_1585_reg_0_6_0[2]),
        .I5(\tmp_57_reg_1674_reg[0]_i_3_3 ),
        .O(\tmp_57_reg_1674[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_57_reg_1674[0]_i_14 
       (.I0(\tmp_57_reg_1674[0]_i_10_n_4 ),
        .I1(cnv_88_V_V_dout[5]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[4]),
        .I4(tmp_6_reg_1585_reg_0_6_0[2]),
        .I5(\tmp_57_reg_1674_reg[0]_i_3_2 ),
        .O(\tmp_57_reg_1674[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_57_reg_1674[0]_i_15 
       (.I0(\tmp_57_reg_1674[0]_i_11_n_4 ),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[3]),
        .I4(tmp_6_reg_1585_reg_0_6_0[2]),
        .I5(\tmp_57_reg_1674_reg[0]_i_3_1 ),
        .O(\tmp_57_reg_1674[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_57_reg_1674[0]_i_16 
       (.I0(\tmp_57_reg_1674[0]_i_12_n_4 ),
        .I1(tmp_6_reg_1585_reg_0_6_0[2]),
        .I2(cnv_88_V_V_dout[2]),
        .I3(\tmp_57_reg_1674_reg[0]_i_3_0 ),
        .I4(cnv_88_V_V_dout[4]),
        .I5(tmp_6_reg_1585_reg_0_6_0[0]),
        .O(\tmp_57_reg_1674[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_57_reg_1674[0]_i_17 
       (.I0(tmp_6_reg_1585_reg_0_6_0[0]),
        .I1(cnv_88_V_V_dout[3]),
        .I2(tmp_6_reg_1585_reg_0_6_0[2]),
        .I3(cnv_88_V_V_dout[1]),
        .I4(tmp_6_reg_1585_reg_0_6_0[1]),
        .I5(cnv_88_V_V_dout[2]),
        .O(tmp_6_reg_1585_reg_0_0_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_57_reg_1674[0]_i_18 
       (.I0(tmp_6_reg_1585_reg_0_6_0[1]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_0_6_0[2]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_0_0_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_57_reg_1674[0]_i_2 
       (.I0(tmp_6_reg_1585_reg_0_2_0[0]),
        .I1(\tmp_57_reg_1674_reg[0]_0 [3]),
        .O(\tmp_57_reg_1674[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_57_reg_1674[0]_i_22 
       (.I0(tmp_6_reg_1585_reg_0_6_0[0]),
        .I1(cnv_88_V_V_dout[1]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[0]),
        .O(tmp_6_reg_1585_reg_0_0_1));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_57_reg_1674[0]_i_5 
       (.I0(\tmp_57_reg_1674_reg[0]_0 [3]),
        .I1(tmp_6_reg_1585_reg_0_2_0[0]),
        .I2(tmp_6_reg_1585_reg_0_6_0[6]),
        .I3(cnv_88_V_V_dout[0]),
        .O(\tmp_57_reg_1674[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_57_reg_1674[0]_i_6 
       (.I0(\tmp_57_reg_1674_reg[0]_i_3_n_10 ),
        .I1(\tmp_57_reg_1674_reg[0]_0 [2]),
        .O(\tmp_57_reg_1674[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_57_reg_1674[0]_i_7 
       (.I0(\tmp_57_reg_1674_reg[0]_i_3_n_11 ),
        .I1(\tmp_57_reg_1674_reg[0]_0 [1]),
        .O(\tmp_57_reg_1674[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_57_reg_1674[0]_i_8 
       (.I0(\tmp_57_reg_1674_reg[0]_2 ),
        .I1(\tmp_57_reg_1674_reg[0]_0 [0]),
        .O(tmp_58_fu_824_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_57_reg_1674[0]_i_9 
       (.I0(tmp_6_reg_1585_reg_0_6_0[2]),
        .I1(cnv_88_V_V_dout[4]),
        .I2(tmp_6_reg_1585_reg_0_6_0[1]),
        .I3(cnv_88_V_V_dout[5]),
        .I4(cnv_88_V_V_dout[6]),
        .I5(tmp_6_reg_1585_reg_0_6_0[0]),
        .O(\tmp_57_reg_1674[0]_i_9_n_4 ));
  FDRE \tmp_57_reg_1674_reg[0] 
       (.C(ap_clk),
        .CE(tmp_14_reg_16340),
        .D(tmp_58_fu_824_p1),
        .Q(tmp_57_reg_1674),
        .R(1'b0));
  CARRY4 \tmp_57_reg_1674_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_0_6_2,\tmp_57_reg_1674_reg[0]_i_1_n_5 ,\tmp_57_reg_1674_reg[0]_i_1_n_6 ,\tmp_57_reg_1674_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_57_reg_1674[0]_i_2_n_4 ,\tmp_57_reg_1674_reg[0]_i_3_n_10 ,\tmp_57_reg_1674_reg[0]_i_3_n_11 ,\tmp_57_reg_1674_reg[0]_2 }),
        .O({tmp_58_fu_824_p1,tmp_6_reg_1585_reg_0_6_3,\NLW_tmp_57_reg_1674_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_57_reg_1674[0]_i_5_n_4 ,\tmp_57_reg_1674[0]_i_6_n_4 ,\tmp_57_reg_1674[0]_i_7_n_4 ,tmp_58_fu_824_p1__0}));
  CARRY4 \tmp_57_reg_1674_reg[0]_i_3 
       (.CI(\tmp_57_reg_1674_reg[0]_1 ),
        .CO({\tmp_57_reg_1674_reg[0]_i_3_n_4 ,\tmp_57_reg_1674_reg[0]_i_3_n_5 ,\tmp_57_reg_1674_reg[0]_i_3_n_6 ,\tmp_57_reg_1674_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_57_reg_1674[0]_i_9_n_4 ,\tmp_57_reg_1674[0]_i_10_n_4 ,\tmp_57_reg_1674[0]_i_11_n_4 ,\tmp_57_reg_1674[0]_i_12_n_4 }),
        .O({tmp_6_reg_1585_reg_0_2_0,\tmp_57_reg_1674_reg[0]_i_3_n_10 ,\tmp_57_reg_1674_reg[0]_i_3_n_11 }),
        .S({\tmp_57_reg_1674[0]_i_13_n_4 ,\tmp_57_reg_1674[0]_i_14_n_4 ,\tmp_57_reg_1674[0]_i_15_n_4 ,\tmp_57_reg_1674[0]_i_16_n_4 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5112867C400AA000C1024518809D0931183241540A0088860041101108A0C110),
    .INIT_01(256'h4458A210402A201000004118809001F0200000300283044401409000C0044000),
    .INIT_02(256'h5190A2AF402830145480005D03980A115221051528078C6001AD904000200C94),
    .INIT_03(256'h52488602410E60068183415B82980045383140A52204889201659152408049CC),
    .INIT_04(256'h44DA843A41AAF006050041DA808809F58823415026808470000400002820058C),
    .INIT_05(256'h044A84560180501000004103009101A1A02344110A000486004081106020CC48),
    .INIT_06(256'h1248A63240A0A01681800492A08D0210FA9340E00E0204040065011068A0D9C4),
    .INIT_07(256'h0118000D00A2101041000509A095004100304554268300D600C0801188808440),
    .INIT_08(256'h0318801A41A000104002041882910295481040C02C0284C60080010028848500),
    .INIT_09(256'h400800CC00000006000200108090000060000100208000100004000008040104),
    .INIT_0A(256'h0640324D41AC90001500411A819003454AA209F10C0400A6202820032025D5D8),
    .INIT_0B(256'h138284674180201614800410A3100250102108952401801000E11140A0A50880),
    .INIT_0C(256'h10C000AB018440104481041BA31500543821411124868CD40004100128A0C0C0),
    .INIT_0D(256'h1518003700AAB00080030519029400E4DA204430008008B600C000002024814C),
    .INIT_0E(256'h474086A400A220064081444483080960FAB141A12283805220680140E080C940),
    .INIT_0F(256'h0702801F81A44006C500448401880CE4D82145F400818C660020110368241554),
    .INIT_10(256'h01408644C0222000D0810513A1080B012A9041242C818C2000E50151A8844498),
    .INIT_11(256'h429AA41180AEA0061001055EA2110945681344912C83042420C980402024814C),
    .INIT_12(256'h5550048A400230060080411B019C0AD0588304200E02846401E491104884800C),
    .INIT_13(256'h029A200A40A2A010C0004501A00501D57A100010000388660180911040008548),
    .INIT_14(256'h021800BB4082600285020010A19502C010904485008188F601C48040480494C4),
    .INIT_15(256'h5702004F0180801440020108A214002500204100040200820040004048804D40),
    .INIT_16(256'h53CA261C01067000450001D300110AE13AA244B1200008A00100105068249C9C),
    .INIT_17(256'h51D20680002680160000048A219C0A513A8141F12202042001C411406804D998),
    .INIT_18(256'h4588A03101A2C01000004518A3000961281001042802049600C08010488049C0),
    .INIT_19(256'h00C880BD01007010C002000822150001683244250E02887000C4900008A04448),
    .INIT_1A(256'h4310A05A01A4101205004058A0810264509041D1248384E201C080008824DD0C),
    .INIT_1B(256'h000A004A4100C010400004002005001458004440048300F6008001002000C440),
    .INIT_1C(256'h118000650022501005024444021408E0088101010883849000C08040A0048C04),
    .INIT_1D(256'h05D82070018870100400451020940000202344110883803400000150C0000988),
    .INIT_1E(256'h569880834088201600004540201C0BB1B83000D10A818CD001048010A0801180),
    .INIT_1F(256'h4002005801A0A0100000011821040031188044040483002600800100E8204D40),
    .INIT_20(256'h5148A27001207010C0004540A29406F49A33457000028C740061904128848588),
    .INIT_21(256'h415004B0008040168002018AA09000E5D00105500A80083200C001102020D940),
    .INIT_22(256'h0202A4A201A2C006C0004556A18909B45033446126010C36016480104004451C),
    .INIT_23(256'h451282C780000016C501419C211D0221CA8304712E8284240040914108A08008),
    .INIT_24(256'h141034780122C0025002404F211605B5620040E1048300A220C5000000040158),
    .INIT_25(256'h5190B64700A620005101015C2398017128A105900A84006420840141E021C994),
    .INIT_26(256'h459800EA41808006C0020510820008C562310501268208500044014008000D88),
    .INIT_27(256'h441080FA0000C00640004511A01500316820450120000C82008481108820050C),
    .INIT_28(256'h07882000402EE0000402400183190A0040104544200204C00140804048A00C08),
    .INIT_29(256'h040A005E0082C010400041192015013120204405020200820040800068000D40),
    .INIT_2A(256'h0218045341807010C002458683090B207AA340B106010C82014090512884994C),
    .INIT_2B(256'h05020494018850124000458B80910094E00101012C0280A000040110A804850C),
    .INIT_2C(256'h53D220CD01882014C100444820890AF180130081268204960100010008005140),
    .INIT_2D(256'h1742266540880010C10101D2229D0931421304F4260508820140815148009544),
    .INIT_2E(256'h441800CC4000A00600004419A0110040380045502C0100E2000481002020C108),
    .INIT_2F(256'h410200A04020E01600000019A0000030A8000101240000200084800028004508),
    .INIT_30(256'h0742023941027010900204C0A00E06818A0301A4020400D620A110134084081C),
    .INIT_31(256'h504002DE0124800604810051831B0D50EA834080260684E62160914288841510),
    .INIT_32(256'h5012908B010EA000500345DBA19809A47A9244050A838C20000590116004988C),
    .INIT_33(256'h4410042A4084B0008483058300080080009041840683885201A9901088A490C8),
    .INIT_34(256'h450202BB4120E0141481401C20010E45380140C120028CC201C08051C0819D90),
    .INIT_35(256'h560024774088E00291824557A290020038130431248484860044011108819D04),
    .INIT_36(256'h0258A4BC418670160481059B228803908082416408820CB02044110068009D14),
    .INIT_37(256'h400800B5012EB006C5024180811C0950501141602602889601E4011000A098CC),
    .INIT_38(256'h46008400412270164500048D23050A1470A244602A028804018081512824018C),
    .INIT_39(256'h01D0A6730082C0108400018CA2810501F88044710E01841400C19041E080CD54),
    .INIT_3A(256'h4080001441AC001600020451A0100380781044D0248004400180100028A04508),
    .INIT_3B(256'h050880BE418C80100002404000110284B00140410602085001048100C8200004),
    .INIT_3C(256'h54C0920F01A4A00040810115A09A08C0D03305D40887886400C81053208181D4),
    .INIT_3D(256'h100A04F2418EE012C48105CF020009A1A83004F02C81042020A4010360A1D054),
    .INIT_3E(256'h065800124020500000020011828103F4C81044C12E008C6401C09140282001C8),
    .INIT_3F(256'h400A007C41A8401640020418A28100B488004501240204340084000020044D40),
    .INIT_40(256'h4148005341040010C10340C1A28E06C428B00055288600860149114260A1C488),
    .INIT_41(256'h151824110084E0108100414A821103852830405104068492008100110800D80C),
    .INIT_42(256'h420800884080D000400001D022950D65C01200002A0088C601C000102884485C),
    .INIT_43(256'h4782A41901A270164400459AA1810920101101510A8180A001040110E82081CC),
    .INIT_44(256'h5782808101A2D00684024550200C0BF468B004C10E01080000C4801000841588),
    .INIT_45(256'h020020C800AC7010C0024401A1100180D800011024028086018081004800CC48),
    .INIT_46(256'h461080A7008020064102401182180940EA100501248308B2008411500080DD08),
    .INIT_47(256'h0502205801A0E01400004108001102512020001004828854008410000020C044),
    .INIT_48(256'h509020404000E006C1000100208000C5403044412C8280A400801110E02010C8),
    .INIT_49(256'h024880670100A01000024119A0140B54801004402683049600C11110088489C8),
    .INIT_4A(256'h4042A4360120500601004400020108C1108345702A830C96004000512024C508),
    .INIT_4B(256'h454A24F00080900645004582208502E110A34111220280940044000000048100),
    .INIT_4C(256'h058800404182C000C0004100038103E550200500220288C200001050C8A0808C),
    .INIT_4D(256'h420A00C800008016000200108310001460000101208200100004004060000404),
    .INIT_4E(256'h140A04BFC1AC6000C48240D2219C09D0601240D52C00046401A9105020209DD4),
    .INIT_4F(256'h50CA24CC09ACB0008081001C81180BD5A8B34120200204E60105104140854440),
    .INIT_50(256'h139224D80180D01084834000829901E4D2214064060388302180015028A40190),
    .INIT_51(256'h5012A0D940AA300604804449A3090BD42220053100818CB2004480404020D1CC),
    .INIT_52(256'h534884DC00089006C480445AA111003132310111028104840125115040248D44),
    .INIT_53(256'h07C082FB41A4D01084020010A38000E5BA12052028828C240080104000009040),
    .INIT_54(256'h469A80AD402A400681024410A38402516080451124838C7001848100E0A411C0),
    .INIT_55(256'h400800CC00004006400204188381002040000500040000820004000040044840),
    .INIT_56(256'h410A001A008AA0168000440183000105501040400C000C3401000000C080850C),
    .INIT_57(256'h010200040028A00040000019000000C0C00000010C82041000800000A820C408),
    .INIT_58(256'h458AA47C410A5006C0000403A3810965220104710A03806000A580412080918C),
    .INIT_59(256'h055226E0402200100102049B23910104D82105400C0100240001910108804C48),
    .INIT_5A(256'h4218002100A07014800105170114089030B30451240080A40080011140A441C8),
    .INIT_5B(256'h02022452002830044002050B00000004D8930440268280B600C081116004411C),
    .INIT_5C(256'h400000B401A00006000004190001002560004500008200560084810008004948),
    .INIT_5D(256'h0000000000000000000000000000000060000000000000000000000000000000),
    .INIT_5E(256'h071024D000004010C400448A210808F5489100140A03800400240000000084C8),
    .INIT_5F(256'h45C200074002C016C0000008A1110120B83241A006800CC600C0910028800540),
    .INIT_60(256'h47DA22340086E00680000519800C0AA42A3040800E870C2601C00140C02414C0),
    .INIT_61(256'h42428070010EF0160402051982840175580244410002007001408100E020C58C),
    .INIT_62(256'h46D8A6584080F000840045C1A28402E5FA0205C106010C160181115080204840),
    .INIT_63(256'h008A80A04122C010800244020081002058010051248288A000C411100020850C),
    .INIT_64(256'h060AA04D4028C0108102410B22080AA148A140C12E010C9200800040A0A4D144),
    .INIT_65(256'h1542863200029000C0000482A11000E05AA344302A028C2601C11141E8048194),
    .INIT_66(256'h444086F0418010064002040B021000C5E09341210E0084C600C4110028240814),
    .INIT_67(256'h060884740180901040000011009000F5A0A100112E820492004080002024C50C),
    .INIT_68(256'h5358B4BF018C401255020003208208B558B040742807AC4401093111C884DDD4),
    .INIT_69(256'h5190141981A4201084000058008B0815E03140A40C820822010D811028008040),
    .INIT_6A(256'h43CA04CC0008001640804199A19001C45A9300750405806000C000504820118C),
    .INIT_6B(256'h561A808C01A6D00685004409219003E56AA205442E8704E200848101E0A010C8),
    .INIT_6C(256'h00D2028540A8801040030044A21805D4402105C4000480C2200C804360049D88),
    .INIT_6D(256'h469204B581A0E010040005CE230D0F14CA13403426828CD40000015068808148),
    .INIT_6E(256'h5348826B4120701645020119208C05C130020051200284F60061100000A40084),
    .INIT_6F(256'h051AA465000A101005000481221401C028A204100E00048600C081016824D55C),
    .INIT_70(256'h4388205A412810064400400981190901708001D50C828CC601E08010A820DD04),
    .INIT_71(256'h018A20EA00A8100040004410001C09B4E82000410C018882008401108000458C),
    .INIT_72(256'h1450040841AA20048502458EA38002E100B045E10081845020C1105020819CD4),
    .INIT_73(256'h0350242FC184F0064182455280900C94B20201A128818044210100424005C80C),
    .INIT_74(256'h45C8B4FF012620001003050C811302506A3104C120038462016C100048A1C8D8),
    .INIT_75(256'h0688901D002A70049001401F23830654FA33053502800C7400089100E0A1D898),
    .INIT_76(256'h0448803040A8100000004409020C09F1F22144402A8208C201408000282045C8),
    .INIT_77(256'h02088084408280000000411920050041202040002C0004C20004811008204D88),
    .INIT_78(256'h555A8257C00EF0024183000F009E0A35F810445138868C8221610053E8810004),
    .INIT_79(256'h16C2262B000CB0108080418F219D04C4188200F50405040620200003A004501C),
    .INIT_7A(256'h028A00A50102E00401004011A08401A088804505048200920100801088A009C0),
    .INIT_7B(256'h0282805800006010C0000510000100E1C810410108820C120080800008A0454C),
    .INIT_7C(256'h0598221A0126C000C581045DA39C0141E092047104868C2000C9011140A4C9CC),
    .INIT_7D(256'h52DA86F040861012C40045D8218500B4E202407524040866018410502820D90C),
    .INIT_7E(256'h070036B200AE70161480418D229009458A93411502028484202181510000C184),
    .INIT_7F(256'h020280CDC1803016C4834050020F0240482105652C0784D4006100514004DCD4),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_0_0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_0_0_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_0_6_0[0]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h445220FA0180E01681004110A0190965781004600A0188040084811088A0C880),
    .INIT_01(256'h010AA048018A200000000108000000A58000001120000414000080006000C100),
    .INIT_02(256'h0248A05B008AA01090820451828C08E54AA205B0080404E601680101E0A4950C),
    .INIT_03(256'h160A20554180701040014199A3040A8178330514000604E00181115340209810),
    .INIT_04(256'h418AA0DC01A2601640000119A0100135E02045002880043400C48010A020CDC4),
    .INIT_05(256'h000A001A018000100000410100050101A0204001000000040000811060000C48),
    .INIT_06(256'h071A2002410880060102041822180BC430B044D00E8100140124110028A01144),
    .INIT_07(256'h4100009401221016000005198091006460204104228100140044811188000D48),
    .INIT_08(256'h450280AE0020000640004018800500C0200041002C8204960004010008204904),
    .INIT_09(256'h400000C800000006000000108010000060000100208000100004000008000104),
    .INIT_0A(256'h009A94DA400030061503455483800131E8810855008204F021C0815028055D80),
    .INIT_0B(256'h1298203700ACE0160182455921910B003A0040902481046200251050A8004CCC),
    .INIT_0C(256'h401880A8002C2016C4024400A21500B1B21005012C000CA000848040E800CD00),
    .INIT_0D(256'h050200360080B0100000441120940075982044210400008200C000404024450C),
    .INIT_0E(256'h0408A01E008A10000181405903900144C28240642A0008E4012D90016020CDD4),
    .INIT_0F(256'h4552A6B2408EC0164500448E21080DF49823054400020482010500032020809C),
    .INIT_10(256'h56982435810C3016C580445EA1000AF5F2B2041108018090016111402004C4C0),
    .INIT_11(256'h0758A2B3C022001010034459A19108C5B8A0448000018482016C9041C0845090),
    .INIT_12(256'h54D084A4418A9016C082451B83850395E293443026808CD601449150E08449C8),
    .INIT_13(256'h069AA07C4022000080000100801401206210040028838CF201001110C0204144),
    .INIT_14(256'h458000F601A0401644000511A20000E550104501008300920044801088A0484C),
    .INIT_15(256'h4508004801804004000000018015002500000100000000820040800008000008),
    .INIT_16(256'h53CA066240AEB000440245DB228803E0DA8344E106820CF201C010506804189C),
    .INIT_17(256'h12D8865C400E00000002058A03850381DA8100E10A8204D201C010504024149C),
    .INIT_18(256'h000820DA01808006400000010004080468000401008000A600C4800008004048),
    .INIT_19(256'h444880AC0100500680024019A2000065680205212A8088C600C491000020094C),
    .INIT_1A(256'h410200844000800600000410A005007128004500240300B60084800020004148),
    .INIT_1B(256'h0008001201A00000400004080001002540004000048100340000010000004840),
    .INIT_1C(256'h118A206401AAC00040020509020901B58000041108010004000081500800CCCC),
    .INIT_1D(256'h009A805C0180600040004111000401B1A0204001060304A6004080506820CDC4),
    .INIT_1E(256'h548AA0F8000000060100010000150120E800040006810C14000401100820CCC4),
    .INIT_1F(256'h0000001001A00000000001080100000100804004048100240000010048004840),
    .INIT_20(256'h418A84E60020E0064402059280000054C01105002A80041000C4811028800088),
    .INIT_21(256'h040A007E0080C010400041092005002180204001000200200000801028000D48),
    .INIT_22(256'h0252064900A24010808341130200006470024570080308E600C09100C804C89C),
    .INIT_23(256'h155A843440AE40000581050E208403D508A04481068280B000000110E0001888),
    .INIT_24(256'h521A266100841000C0000183030D031542A044A00802884401E5004160841548),
    .INIT_25(256'h50D0325A40883000D40144D8810D0364A83344F52686883421819051288555D4),
    .INIT_26(256'h0190803640004000C002450822150000021140000A020CC20040014008204084),
    .INIT_27(256'h0010000000004000000001000000000000000000000008000000011008000000),
    .INIT_28(256'h410020DE01A8C00604000119201D09B5A00044000402048400448010A8200DC8),
    .INIT_29(256'h0400004C00004000000000000014002000000400020000820040000008000008),
    .INIT_2A(256'h0100A00601A8E00041004509208101D590304001248184740080811000008444),
    .INIT_2B(256'h450A0090018040160000411180100015E000010120000080000401102800450C),
    .INIT_2C(256'h469A20EB40282016C1004050801D0A94280045D00C8384D60104810008A01C04),
    .INIT_2D(256'h555206960002C0068003409AA29403202A134120288788540044014148A08144),
    .INIT_2E(256'h401A00D841A0A01600000011A000003538000550200200C20084800020008D08),
    .INIT_2F(256'h410200A04000E01600000011A0000030A8000101200000000084800028000508),
    .INIT_30(256'h56900284400E601611004059A20F059542A10524228688F621200053A0A4840C),
    .INIT_31(256'h43C024894102E00641030082200108F4A8A3050520820806004D9011E0000948),
    .INIT_32(256'h4392A4D541A00016C4804109A0800161188105142800884201608010802414CC),
    .INIT_33(256'h44182023418E000005014519829903A1F0200510200100B601299010E08045CC),
    .INIT_34(256'h0198061B4086D004048204C62384016132814415008088D401E4005120040494),
    .INIT_35(256'h45C08690408AF0121400459AA1180BF01A3105A5040388F200A0014080A11CD4),
    .INIT_36(256'h40D2A43841A0B0064400448AA1990834B80345302E83888221049110E800549C),
    .INIT_37(256'h061A807B000A7000C5020580000808107811047006818C040160001000A01C44),
    .INIT_38(256'h0402A082008AA00040004113A28801E5F0014540280008A600C4815008204D88),
    .INIT_39(256'h0192005D01A2B0004000450302900175980304502280001400C0014068A48048),
    .INIT_3A(256'h458200960028400640004411801500B580104111200004B600048000A080894C),
    .INIT_3B(256'h000A009401A8000000020008200500B468014400068008B60084810068004C40),
    .INIT_3C(256'h5380906C400CD0108081050C83030D710081417024870CC22029910208A15108),
    .INIT_3D(256'h57C0A442418C5000C103048B831006740A1001A12C030CC620C101016084819C),
    .INIT_3E(256'h440A00A601A0000640000419800100C5200041002C8204340004810008204948),
    .INIT_3F(256'h400800FC01A80006400004188001008460004100248004340004000000004940),
    .INIT_40(256'h1040822E018A701045000180030C0865AA3240700A0108F601801151C0844054),
    .INIT_41(256'h404006A24080F01644004593830000A142A2052124820C7400049050C0040550),
    .INIT_42(256'h028A24AE41A27016440041C2A1910C40900341552E818C4401840010C0048194),
    .INIT_43(256'h460A24660020B0164400449280900810180105510A00840401C40100A0008D40),
    .INIT_44(256'h559AA082418A001601024511200401D5E02044110603804400848110A82005C4),
    .INIT_45(256'h430A00B20084A00640024410A1010111F8204101200200860184010068000940),
    .INIT_46(256'h0000005E0028800040024008220101E08200001104030C00000090502000C800),
    .INIT_47(256'h4508209001A0400600004111801002456000010020008840000490000020050C),
    .INIT_48(256'h5710800500A04006000005188098092500304001240300200000911088A08D8C),
    .INIT_49(256'h040A005C00A8401040004510801103F1800000112481001000019110A804C980),
    .INIT_4A(256'h000800FA0080800040004418A28100A170204451208008140004014008008900),
    .INIT_4B(256'h0500004A0000400000000110800400A070000010208000140000010008008100),
    .INIT_4C(256'h410280CA0000800600020018A00100A030304400288204100004000088004908),
    .INIT_4D(256'h400000C800000006000000108010000460000100208000100004000000000004),
    .INIT_4E(256'h15C2068F4088701045020082A19809A0808104B406808C94000191114884DC1C),
    .INIT_4F(256'h4588A031018E800081804001000400B120004181008204D401A08010E8A11000),
    .INIT_50(256'h4712A4CA00A070060400040103880800B00105600202849221C4800008A40D5C),
    .INIT_51(256'h0412205D412A700004024041221C0AF4482044310C02802400C08100C800950C),
    .INIT_52(256'h14CAA4520100A0108182041B031809D40231000126830C0000019150E0200188),
    .INIT_53(256'h429200274024A016C00244112315009002304001028088A600449140E820914C),
    .INIT_54(256'h410880880020400600000010A0000011601045012883049200040100A8008904),
    .INIT_55(256'h400000C800004006000000108000002040000500000000820004000000000000),
    .INIT_56(256'h440800080020E00640004011A01501A598000441048000A2018000008800094C),
    .INIT_57(256'h010200000000A010000000110000001080000001000200000080000028000408),
    .INIT_58(256'h47088096008A50068100000122100051BA2041200C830C7401859140082041CC),
    .INIT_59(256'h460A2038018280060100041800100021600000100683803001851000A000C900),
    .INIT_5A(256'h010AA0B60188A00241000509A08D01A1B000454128020024008401100800CD88),
    .INIT_5B(256'h470A00C8000060120002011180950034F800054020800096008481106800050C),
    .INIT_5C(256'h400000B401A00006000004190001000560004100008000140004810008004948),
    .INIT_5D(256'h0000000000000000000000000000000060000000000000000000000000000000),
    .INIT_5E(256'h418084EB010A401645004092A0040100D81105010A0100000064810080808440),
    .INIT_5F(256'h4140804C4100000680004009A0010105980205A002020C6000C090002820484C),
    .INIT_60(256'h42DA0226400E200680024119A2150384DA1004C0028408F00140004040041884),
    .INIT_61(256'h4308003640A6A00640020519820101A0980004410E8204400180810048004988),
    .INIT_62(256'h418000FE0120E016400241128014004480210511248180F200C400100800CD04),
    .INIT_63(256'h048200FA01A0C010400044090014002160204401248200260004811000000D40),
    .INIT_64(256'h401800B0018040160000011980000024203005112A81805400840010A020814C),
    .INIT_65(256'h0502807A0020A01040020401229400B01820441008800496018081002800840C),
    .INIT_66(256'h0402807C0180000040000419809400C5000040002C8204960000010008204904),
    .INIT_67(256'h440280FC0180000640000010801400E5600001102C800492000400000020C104),
    .INIT_68(256'h53520646000A00124183418E839900A1A032014126028422002401106080D194),
    .INIT_69(256'h03C0B02AC1842000C18100D281170A0518A205140606843201890140A024CC40),
    .INIT_6A(256'h444884A901A2D01685020099828500505833002002010C000000004028A0050C),
    .INIT_6B(256'h0112801F0186100044020511828500850032400026018CB600C080518800C14C),
    .INIT_6C(256'h049AA41C0020000045024583A31D0A54F28301202A0300C600811040A0848D10),
    .INIT_6D(256'h051A00BD40823000C500005DA2840F756A8245702680889401E11140E084090C),
    .INIT_6E(256'h458A24E001A02006040005D220010121483140002280009200C4001088A00D84),
    .INIT_6F(256'h010A0008000000100000000302840120202100000000000400008100E8000548),
    .INIT_70(256'h470A2048412A501644000509A00D08A5982001C00C0188E60160801088005080),
    .INIT_71(256'h0100A032018810104000000120180881080044500C008C0400808100A820C84C),
    .INIT_72(256'h54180677408A0014450205920314031160B2049022028CF62001010180A58150),
    .INIT_73(256'h105026DA4004F0164500058A23150A55009204312E0104F401C4105108041C54),
    .INIT_74(256'h138A202700204010050244C7A29C0865B2834044068008000160015020A4CD18),
    .INIT_75(256'h115014C9408C6000D40300C3A20F0EC5323204D4200288A400EC9150C805D1C4),
    .INIT_76(256'h054800344000900000000408220001309201444006000C600140010020004880),
    .INIT_77(256'h0200003240024000400005000000000000000000000000400000011008000080),
    .INIT_78(256'h14C0243F80023004C100050103950E75001040C10E0084200064905068A451CC),
    .INIT_79(256'h075024B6018CB000408004CE801D0F853A124531208408442060115320200410),
    .INIT_7A(256'h000880FA00A0C00400004501800100F1403005000C80049200808000A8004804),
    .INIT_7B(256'h040A805E01A0C01080000401201400F54020010008820C12000080002820440C),
    .INIT_7C(256'h50D2A4EE0188E01641000586A20C09F04AB14551208380A20044104048840040),
    .INIT_7D(256'h448200AA008280124002451322100031E0210405260200A400448010E0004540),
    .INIT_7E(256'h54D036BF008800065482008A839C095012030501208184A220E111518004094C),
    .INIT_7F(256'h52CA866041A0A00001000483828003457203041524828C160040900060009540),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_0_1
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_0_1_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_0_6_0[1]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0118A02201A8A000C1000008200D0885981004512C808C960080800020A00100),
    .INIT_01(256'h4008A0C8000A200600000118800000A06000011020800414000480004000C100),
    .INIT_02(256'h061A2025400060009082014802180B44BA3045D02E87881001280150E8A0594C),
    .INIT_03(256'h1452862E000A10100003409B831501E5E08204742485043200C11043680449D8),
    .INIT_04(256'h418A009001A260160000011980040115E0204100208000B60004811028000DC8),
    .INIT_05(256'h000A0012018000100000410100010101A0204001000000040000811060000C48),
    .INIT_06(256'h4212A0E841A8601041000409800D0AB558B045D02C82049601A0800020A0D44C),
    .INIT_07(256'h4100009401A21016000005198091004560204104228100140044811188000D48),
    .INIT_08(256'h450080BE01A0000640004418801500C5600041002C8004960004010008204904),
    .INIT_09(256'h400000C800000006000000108010000060000100208000100004000008000104),
    .INIT_0A(256'h020A30B84086C0109400445020080BE4483049800400887420A4810068A15480),
    .INIT_0B(256'h1580A0D5012CE006C1820508A3090991D230014108018C5401059050A8800084),
    .INIT_0C(256'h4502809E0184A0064400001180010064B820450028000402008480008820090C),
    .INIT_0D(256'h050200360080B0100000441120940075982044210000008200C000002024050C),
    .INIT_0E(256'h410880BC0008600640814541029400C55220455028800850002C8150C8244144),
    .INIT_0F(256'h4048A6B2012230060500419F818C0C64E8830134020184A60045901320248894),
    .INIT_10(256'h144A064181885000C182001FA20402605A0205640602800600C19151C88004D0),
    .INIT_11(256'h0190201D80AE3000500144480091087060B040E50A0200820028005048041088),
    .INIT_12(256'h11D2847E40025010C082050323940370829301200A028CC601409050688440CC),
    .INIT_13(256'h429A208040220006800001100000010002100100000388600104111040000040),
    .INIT_14(256'h410A80CA0020400644004010A00000A050004501088304100044000088004800),
    .INIT_15(256'h4500004801804004000000008014002500000100000000820040000008000000),
    .INIT_16(256'h52C0863640063010440205DB028503309A8304E10E020C4001C0115040241498),
    .INIT_17(256'h13D206224006401040020182038003119A8100E10602004001C0115068045498),
    .INIT_18(256'h0400A07E018080004000440020100865080004010800040000C0010000204004),
    .INIT_19(256'h0440802C010050008002400022140065080204210A0088C200C0100000200004),
    .INIT_1A(256'h4100009401A00006000004188001004560004100248100340004810008004948),
    .INIT_1B(256'h0008001201A00000400004080001000540004000048100340000010000004840),
    .INIT_1C(256'h1082800A01A20010400201012204011580000001040104860000805020204CC8),
    .INIT_1D(256'h019A0010018060100000411100000111A0204001000300240000815068000DC8),
    .INIT_1E(256'h5580009201A0C0064000010020100105E00000000283089600840010000008C0),
    .INIT_1F(256'h0000001001A00000000001080100000100804004048100240000010048004840),
    .INIT_20(256'h458200BA0020A0164000051980150030E0304100208200B600040110A8A00DC4),
    .INIT_21(256'h000A003200808010400041092001000180204001000200200000801020000D48),
    .INIT_22(256'h45C0A6FE002A8006C182011B828909D5F8320161020308420044911028244858),
    .INIT_23(256'h419220EA010880064503050CA21D09F560904101080280E400840100A80044CC),
    .INIT_24(256'h42D000D30080A00644020008029C0BE0000305C1048184C20140911080005D40),
    .INIT_25(256'h5258167B418A9000550300D381910A50083244B1288504F220411041688589DC),
    .INIT_26(256'h0190000040004000800201000200000002110000020208400040014008000080),
    .INIT_27(256'h0010000000004000000001000000000000000000000008000000011008000000),
    .INIT_28(256'h0402A07A01A8801044004408200908E5000044000C0000020040010080004804),
    .INIT_29(256'h0400004C00004000000000000014002000000400020000820040000008000000),
    .INIT_2A(256'h44080094002020160000451180100150F0204101208300140004801020004D4C),
    .INIT_2B(256'h45020090018040160000411180100015E000010120000080000401102800050C),
    .INIT_2C(256'h0790204F4028E010C100044020190AF0481004D0040284C20180810008809C00),
    .INIT_2D(256'h504806A0002040068003449A82840140620341202A87081400C4004140200944),
    .INIT_2E(256'h401A00C84000A01600000011A000003038000550200200C20084800020008508),
    .INIT_2F(256'h410200A04000E01600000011A0000030A8000101200000000084800028000508),
    .INIT_30(256'h51D0A6AA00AA3006940204CA220E0424A212003124068C74202190530800C9C8),
    .INIT_31(256'h1400801501A8C00081020108A28109906AB0451406800C2000008040688081CC),
    .INIT_32(256'h41180009002A4006C0800501A09400A488A045152C0088D00084001088A4144C),
    .INIT_33(256'h018020AC418480064401050800180054F83040000483002401AD910040008440),
    .INIT_34(256'h4700A27F01204002008044158185012150B045540C03003600000111E8A4C014),
    .INIT_35(256'h4288205A000A60025402455182980AE4688041D00282844001A00000A82594C4),
    .INIT_36(256'h035024F2418030104400408A20980825B00300710A808CB22140100088209010),
    .INIT_37(256'h031A806B01AAB000C5020180200C08351811047006028C8201E0011008A09404),
    .INIT_38(256'h450A00B6000220164000051982010134F000054024000C040084805020004588),
    .INIT_39(256'h419200C90002E0160000011182000130F8000550208000140084814068808548),
    .INIT_3A(256'h408800960028000640000419800100806010411024800434000480000080C948),
    .INIT_3B(256'h0008009401A80000000200080001008460014000068008340004810048004840),
    .INIT_3C(256'h010236FE018860068483418E21170434B28004112E868CF6214C9053A825CC94),
    .INIT_3D(256'h45DAA2B141A4E01644030401801109C4B8A145E0060200B201E58010C88495C8),
    .INIT_3E(256'h440800B601A0000640000419800100C5600041002C8004340004810008204948),
    .INIT_3F(256'h400800FC01A80006400004188001008460004100248004340004000000004940),
    .INIT_40(256'h450084E801A8E0160102001BA09D09A5483141502E8204B601C4800088808548),
    .INIT_41(256'h400800B20080A016400245198081008160214101268204340044801000004D48),
    .INIT_42(256'h4602A4F64020F016440040DA80800C50980305512A008C6001440100A0248D50),
    .INIT_43(256'h4602A46E0000B01644004492A0940830180105510A00848201C40000A0208504),
    .INIT_44(256'h548200D8002240164002451100000170E020400102010486000480102000CDC8),
    .INIT_45(256'h430A00B20084A01640024411A1010111F8204101200200860184810068000D48),
    .INIT_46(256'h0508001401A04000000240000210014582000001000108000000115028000800),
    .INIT_47(256'h0500201001A04000000041000010024500000000000088400000100000200004),
    .INIT_48(256'h110200DE0028001040004508008101D5E0204110048104100004101080208C8C),
    .INIT_49(256'h4502009401A040160000450000100355E0000101000100000005111028040880),
    .INIT_4A(256'h400000C80000400600000010820000A070000550208008140004014008008100),
    .INIT_4B(256'h450000C80000400600000110800400A070000110208000140004010008008100),
    .INIT_4C(256'h450080FE0180800640004418A01500E57020450028800492000400008820490C),
    .INIT_4D(256'h400000C800000006000000108010000460000100208000100004000000000004),
    .INIT_4E(256'h535A86084084500604020482211D0A45909305752483007201C5111128040518),
    .INIT_4F(256'h41820002408C601080800401201102E1583005D12C83003401208110A0A15D04),
    .INIT_50(256'h0218A4680120701044004401008D0834D8214461028084042140800068A4011C),
    .INIT_51(256'h011AA07F400AF00044004449000D0AF0082044310C0284A200C081008820D50C),
    .INIT_52(256'h11C0840C0120800080824402030101240A1144000A810C0400811150402044C4),
    .INIT_53(256'h0290000140244000800200000300008002100000008088240000114048009440),
    .INIT_54(256'h450080BC01A0400600004410A0140054600045012881049200040100A8200904),
    .INIT_55(256'h400000C800004006000000108000002040000500000000820004000000000000),
    .INIT_56(256'h450200080000E01600004019A0140135980004410000008201800000A800450C),
    .INIT_57(256'h010200000000A010000000110000001080000001000200000080000028000408),
    .INIT_58(256'h4402A09401AAF0068100000182100055620001202C018C60000590402020418C),
    .INIT_59(256'h440020B001A22016010004198010001520000100240180200005900000004D08),
    .INIT_5A(256'h440A0082018020164000011980150135B0000541240004040084001020004588),
    .INIT_5B(256'h470200C8000060160002011180140034F800054020800096008481106800050C),
    .INIT_5C(256'h400000B401A00006000004190001000560004100008000140004810008004948),
    .INIT_5D(256'h0000000000000000000000000000000060000000000000000000000000000000),
    .INIT_5E(256'h400084FC008000160400049AA0010170D80105010E0300A200640100A8204404),
    .INIT_5F(256'h4548804C4100400680004000A0140125980205A002000CC200C0100028200004),
    .INIT_60(256'h43D0822641A6201680020119820103719A1044C00E060C4001C0014068241C80),
    .INIT_61(256'h430200004006E016000201118200013098000441000200400180810068000588),
    .INIT_62(256'h418800A601A0A0164000451980010065E0204101248100340004811008004548),
    .INIT_63(256'h008A00B201A08010400044090001000160204001248200240004811000000D48),
    .INIT_64(256'h450000A4002040160000451980100040602041012A83001400040110A820094C),
    .INIT_65(256'h450280FA0000A01640000411A01400B07820451028800496018481002800850C),
    .INIT_66(256'h440080FC0180000640000419801400C5600041002C8004960004010008204904),
    .INIT_67(256'h440080FC0180000640000010801400E5600001102C800492000400000020C104),
    .INIT_68(256'h029AA0AF0120A0148002001D029C09B0228145540E828C3400408040C80455D4),
    .INIT_69(256'h555234D6810C0016448340C2A20600019A1344012284001600CD010048A00488),
    .INIT_6A(256'h4150848A0020901644000099A0810010582340210A03048200400000A8008D08),
    .INIT_6B(256'h450080AA0024100644004019809500C0602241002E8304B6004481018820494C),
    .INIT_6C(256'h4088A0C6002A3016C0004419808001F570304111008388300044000020208548),
    .INIT_6D(256'h4502A003012C30168500405422190E85D2B20031260208E00045104048848400),
    .INIT_6E(256'h4582808C00202016000041190001016460304400288204B60004811088A00DCC),
    .INIT_6F(256'h010A000000000010000000010200010020200000000000040000810068000548),
    .INIT_70(256'h4600A0104088500644000000A0180880180045D00C008C4001E001008020D84C),
    .INIT_71(256'h0000A06A0008100040000000201C08A0080004500C008C82008000008020C004),
    .INIT_72(256'h5048263041AAC0044402419AA38C0A6400A200B02C0100F220419111A8050590),
    .INIT_73(256'h4200204D0120601041024110809900B5001104010202000601C08140A8A0D9C4),
    .INIT_74(256'h050AA0C7412E800001000105809809A1B8A000050C8080A600840110080440D4),
    .INIT_75(256'h17CA14280104A000D50300CA22160665EA9344D12A020CD201E89040C8A15908),
    .INIT_76(256'h0540000240005000400000000201013092010440020008400140010028000080),
    .INIT_77(256'h0200000040024000000001000000000000000000000000400000011008000080),
    .INIT_78(256'h46CA263FC02610168502409BA3000A3582B040910E0308A6012590010884DC5C),
    .INIT_79(256'h100826B04028C0008082418E229D04C1BAB0054120058CA6210100538824C1D0),
    .INIT_7A(256'h040280FC01A0401400004400801400E5400005000C8204920000000088204C0C),
    .INIT_7B(256'h0400805C01A0400080000400001400E54000010008800C120000000008204004),
    .INIT_7C(256'h4592A0E801A860160102041D801D08B168B04551268084A2008481008884C548),
    .INIT_7D(256'h408A00B20082C0124000451920010011E0204005240200240004801020004D48),
    .INIT_7E(256'h514A169C01A2000615824183A38101B1B2334501020300A220611141A8A08448),
    .INIT_7F(256'h079A8067008C200041024409201D0BF4E03040142682801400000000A8A05D0C),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_0_2
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_0_2_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_0_6_0[2]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4018A0EA0008A006C1000018A00D08A0781005502C808C960084800000A0C100),
    .INIT_01(256'h4008A0C8000A200600000118800000A06000011020800414000480004000C100),
    .INIT_02(256'h4318A0814028600690824450820D0A847A1040C12C868CD201AC0040C0A05904),
    .INIT_03(256'h554206EE002210160003058B0391016180A341250205002000451153680480D8),
    .INIT_04(256'h418A009001A260160000011980000115E0204100208000340004811028000DC8),
    .INIT_05(256'h000A0012018000100000410100010101A0204001000000040000811060000C48),
    .INIT_06(256'h421AA0EA4008A01641000419A00D0AB078B045D02C82049601A4800020A0D54C),
    .INIT_07(256'h4100009401A21016000005198091004560204104228100140044811188000D48),
    .INIT_08(256'h450080BE01A0000640004418801500C5600041002C8004960004010008204904),
    .INIT_09(256'h400000C800000006000000108010000060000100208000100004000008000104),
    .INIT_0A(256'h4302108A01ACE01614000049A00402D010200DC0008004E22124800088219DCC),
    .INIT_0B(256'h5490A0574000400081824519031C0825CA1004110C818896008111500880C9C8),
    .INIT_0C(256'h450280BE0184A01644004411A0150075B82045012800048200848000A8200D0C),
    .INIT_0D(256'h050200360080B0100000441120940075982044210000008200C000002024050C),
    .INIT_0E(256'h450280C60008A00600810041221500E45200055108020844002C8040C020C044),
    .INIT_0F(256'h404AA6E801A2D0064500059EA1890C45E8A34125228384B20045111328240994),
    .INIT_10(256'h15C0063D81A210108182011F83850381E2B244352A818034004190416884CD18),
    .INIT_11(256'h031A2029C00C600050014540201408B4180000D0208200B201A80050C800D940),
    .INIT_12(256'h11D2040040025010808201030380031082930020020288440140915068A400C8),
    .INIT_13(256'h029A200040220000800001000000010002100000000388600100111040000040),
    .INIT_14(256'h450080FE01A0400644004410A01400E550004501088104920044000088204804),
    .INIT_15(256'h4500004801804004000000008014002500000100000000820040000008000000),
    .INIT_16(256'h53C2060040067010040201D3028003309A8304E10202084001C0115068045498),
    .INIT_17(256'h13D206004006401000020182038003119A8100E10202004001C0115068041498),
    .INIT_18(256'h0400A07E018080004000440020140865080004010800048200C0000000204004),
    .INIT_19(256'h0440802C010050008002400022140065080204210A0088C200C0100000200004),
    .INIT_1A(256'h4100009401A00006000004188001004560004100248100340004810008004948),
    .INIT_1B(256'h0008001201A00000400004080001000540004000048100340000010000004840),
    .INIT_1C(256'h1182000001A24010000201010200011580000001000100040000815028000CC8),
    .INIT_1D(256'h019A0010018060100000411100000111A0204001000300240000815068000DC8),
    .INIT_1E(256'h5580009001A040060000010000100105E00000000281081400040110080008C0),
    .INIT_1F(256'h0000001001A00000000001080100000100804004048100240000010048004840),
    .INIT_20(256'h418A00B20020A0164000051980010010E0304100208200340004811028800DC8),
    .INIT_21(256'h000A003200808010400041092001000180204001000200200000801020000D48),
    .INIT_22(256'h40CA86940022C0168082411B82910114F01241600E03084600449110282440DC),
    .INIT_23(256'h041A206A0188000045010504200C08B408A00400040280A000800100A8000C08),
    .INIT_24(256'h0298001F0128E0000000041180090A65801004D1220084740180000028A0140C),
    .INIT_25(256'h104016A441A05006140304CA01940395E82345A00E0700C220459141C025C890),
    .INIT_26(256'h0190000040004000800201000200000002110000020208400040014008000080),
    .INIT_27(256'h0010000000004000000001000000000000000000000008000000011008000000),
    .INIT_28(256'h0400A07E01A8800044004408201D08E5000044000C0004820040000080204804),
    .INIT_29(256'h0400004C00004000000000000014002000000400020000820040000008000000),
    .INIT_2A(256'h4500009401A060160000451180100155F0204101208100140004811028000D4C),
    .INIT_2B(256'h45020090018040160000411180100015E000010120000080000401102800050C),
    .INIT_2C(256'h029A205B4188A010C100004020090AB5081004D0040084C20180800000809400),
    .INIT_2D(256'h554006B401A040068003449A82940145620341202A8508140044014148200944),
    .INIT_2E(256'h401A00C84000A01600000011A000003038000550200200C20084800020008508),
    .INIT_2F(256'h410200A04000E01600000011A0000030A8000101200000000084800028000508),
    .INIT_30(256'h1050266401A8D000940245D2220F04D1222344300E06885020651143A000C140),
    .INIT_31(256'h458080DF0002200601000118A0000964C8900105288004A6000481100880488C),
    .INIT_32(256'h4090809701AAC00680800509A08000D46090011524828C740004811028A4908C),
    .INIT_33(256'h0108A01A400480004401010020180030982044010801040001A91000E0000400),
    .INIT_34(256'h0580824B01820000008005052180011168B00404048304100080800148A4409C),
    .INIT_35(256'h420820264028E00254000458801D0AB4100001D1080080E60120811020219C4C),
    .INIT_36(256'h0252A46A4020B01044004082009C0810D80304710A028C0421C01100A0209C54),
    .INIT_37(256'h021A806B000AB000C5020180200C08301811047006028C8201E0001000A09404),
    .INIT_38(256'h45020080000260160000011182000134F0000540200008040084815028000588),
    .INIT_39(256'h419200C90002E0160000011182000130F8000550208000140084814068808548),
    .INIT_3A(256'h408800960028000640000419800100806010411024800434000480000080C948),
    .INIT_3B(256'h0008009401A80000000200080001008460014000068008340004810048004840),
    .INIT_3C(256'h1542365800207010C483018EA38205C082830020000788C620090153A025C5D4),
    .INIT_3D(256'h47908097400CD0060001400100850871382245D12A8084B201E4900040801808),
    .INIT_3E(256'h440800B601A0000640000419800100C5600041002C8004340004810008204948),
    .INIT_3F(256'h400800FC01A80006400004188001008460004100248004340004000000004940),
    .INIT_40(256'h400880EA0008A01641000019A00D08A0683041502C8204B6018480000080C548),
    .INIT_41(256'h400800B20080A016400045198001008160204101248204340004801000004D48),
    .INIT_42(256'h4602A4EE4000F016440040D2A0940C70980305512A008CC201C40000A0248514),
    .INIT_43(256'h4602A46E0000B01644004492A0940830180105510A00848201C40000A0208504),
    .INIT_44(256'h5582009001A240160002451100000155E0204001020100040004811028000DC8),
    .INIT_45(256'h430A00B20084A01640024411A1010111F8204101200200860184810068000D48),
    .INIT_46(256'h0500001401A04000000240000210014582000001000108000000115028000800),
    .INIT_47(256'h0500201001A04000000041000010024500000000000088400000100000200004),
    .INIT_48(256'h140A001401A040100000450000900150802040010001000000001110A8204C8C),
    .INIT_49(256'h0502001401A04010000045000010035580000001000100000001111028040880),
    .INIT_4A(256'h400000C80000400600000010820000A070000550208008140004014008008100),
    .INIT_4B(256'h450000C80000400600000110800400A070000110208000140004010008008100),
    .INIT_4C(256'h450080FE0180800640004418A01500E57020450028800492000400008820490C),
    .INIT_4D(256'h400000C800000006000000108010000460000100208000100004000000000004),
    .INIT_4E(256'h554A86D000A0D0060402049A818C0821E0A301240E0104A2004510112024C41C),
    .INIT_4F(256'h018200EE41AC2016C080451980010295781044D02082005401A48100A8819D00),
    .INIT_50(256'h021AA46A0000B01044004401208D0830982144610202848221C0810020A4051C),
    .INIT_51(256'h001AA07F400AB00044004449200D0AF0082044310C0284A200C080008020D50C),
    .INIT_52(256'h11C0042201204000C082000223040104021100000281088600011050480000C0),
    .INIT_53(256'h0290000140244000800200000300008002100000008088240000114048009040),
    .INIT_54(256'h450080BC01A0400600004410A0140055600045012881049200040100A8200904),
    .INIT_55(256'h400000C800004006000000108000002040000500000000820004000000000000),
    .INIT_56(256'h450200080000E01600004011A0140135980004410000008201800000A800050C),
    .INIT_57(256'h010200000000A010000000110000001080000001000200000080000028000408),
    .INIT_58(256'h0400A01401AA50108100001002100045020000200C018C600001104000204484),
    .INIT_59(256'h0400203001A20000010004080010000500000000040180200001100000004800),
    .INIT_5A(256'h45020080018060160000011180140135B0000541200000040084011028000588),
    .INIT_5B(256'h470200C8000060160002011180140034F800054020800096008481106800050C),
    .INIT_5C(256'h400000B401A00006000004190001000560004100008000140004810008004948),
    .INIT_5D(256'h0000000000000000000000000000000060000000000000000000000000000000),
    .INIT_5E(256'h450884FC0180401604004492A0140175D80105010A01008200640100A8200404),
    .INIT_5F(256'h4540804C4100400680004000A0140125980205A002000CC200C0100028200004),
    .INIT_60(256'h43D2021040066016C0020511820003309A1004C00206084001C0014068045480),
    .INIT_61(256'h430200004006E016000201118200013098000441000200400180810068000588),
    .INIT_62(256'h418800B601A0A0164000451980010045E0204101248100340004811008004D48),
    .INIT_63(256'h008A00B201A08010400044090001000160204001248200240004811000000D48),
    .INIT_64(256'h450000B401A040160000451980100045602041012A81001400040110A820094C),
    .INIT_65(256'h450280FA0000A01640000411A01400B07820451028800496018481002800850C),
    .INIT_66(256'h440080FC0180000640000419801400C5600041002C8004960004010008204904),
    .INIT_67(256'h440080FC0180000640000010801400E5600001102C800492000400000020C104),
    .INIT_68(256'h429820EB01A2A0164100410C809C094088900144008080300084011008A415D0),
    .INIT_69(256'h1150B40280AE0010848301D3220300F1322344112E040C0600498050E000C40C),
    .INIT_6A(256'h454084BE01A0901644004499A0950055582340210A01048200400000A8200D0C),
    .INIT_6B(256'h450080BE01A4100644004419809500C5602241002E8104B6004481018820494C),
    .INIT_6C(256'h0482001401A06000000044000010014090204001248104140000800000004840),
    .INIT_6D(256'h4118A08300285016C500005DA2090E902292013002028CE0004591406884C508),
    .INIT_6E(256'h418A008000202016000001190015010060304000208200340004811008800DC8),
    .INIT_6F(256'h010A000000000010000000010200010020200000000000040000810068000548),
    .INIT_70(256'h4600A0484008500644000000A01C08A0180005D00C008CC201E000008020D004),
    .INIT_71(256'h0000A06A0008100040000000201C08A0080004500C008C82008000008020C004),
    .INIT_72(256'h144A86DA402200124402418A039103D0E0A201A1068104402045101180058490),
    .INIT_73(256'h4612A0A50188E00641000510A00C0925E0100510288200B60184814028A05944),
    .INIT_74(256'h4182200901AA800641004115008808F120B045040080808600008010A8A4889C),
    .INIT_75(256'h564094E640862006940341DAA2170614FA0301D12E020C7001EC115060011140),
    .INIT_76(256'h0540000040005000000000000200013092010440020008400140010028000080),
    .INIT_77(256'h0200000040024000000001000000000000000000000000400000011008000080),
    .INIT_78(256'h078800E7C1A6C01001000001A0840A10B83345F10A82009601E081000080954C),
    .INIT_79(256'h51422658018830068082419E029904E50292002126858C3020C5115328244090),
    .INIT_7A(256'h040080FC01A0400400004400801400E5400005000C8004920000000088204804),
    .INIT_7B(256'h0400805C01A0400080000400001400E54000010008800C120000000008204004),
    .INIT_7C(256'h409AA0EA0008A0164100041DA00D08B468B04551248284A2008480000084C548),
    .INIT_7D(256'h408A00B2008280124000451920010011E0204005240200240004801020004D48),
    .INIT_7E(256'h5040169E002080065482408A83850170920305010603008220619041A0204004),
    .INIT_7F(256'h079A80610108A0000100040120180A8560304014208084340000810008809D48),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_0_3
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_0_3_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_0_6_0[3]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4018A0EA0008A006C1000018A00D08A0781005502C808C960084800000A0C100),
    .INIT_01(256'h4008A0C8000A200600000118800000A06000011020800414000480004000C100),
    .INIT_02(256'h4218A0D94188600690820050820C0AA17A1005D02C868CD201AC0040C0A0D104),
    .INIT_03(256'h1542063601A210100003458B0391014480A340250205002000411153680408D8),
    .INIT_04(256'h418A009001A260160000011980000115E0204100208000340004811028000DC8),
    .INIT_05(256'h000A0012018000100000410100010101A0204001000000040000811060000C48),
    .INIT_06(256'h421AA0EA4008A01641000419A00D0AB078B045D02C82049601A4800020A0D54C),
    .INIT_07(256'h4100009401A21016000005198091004560204104228100140044811188000D48),
    .INIT_08(256'h450080BE01A0000640004418801500C5600041002C8004960004010008204904),
    .INIT_09(256'h400000C800000006000000108010000060000100208000100004000008000104),
    .INIT_0A(256'h460810884184A00654004059A015036598200DC1040000C221A481008021518C),
    .INIT_0B(256'h119AA05700280010C1820500030908904210001008818C340001105020808CC0),
    .INIT_0C(256'h450280BE0184A01644004411A0150075B82045012800048200848000A8200D0C),
    .INIT_0D(256'h050200360080B0100000441120940075982044210000008200C000002024050C),
    .INIT_0E(256'h0500804C0008600000810051821400E4320004502880085400288140C820C144),
    .INIT_0F(256'h004AA63201A290004500458E21890C4588A34025020384A20041101320240894),
    .INIT_10(256'h51CA86D981A210168182010F0395032182B24125020384A60045915168A40CDC),
    .INIT_11(256'h4710A0E5C00C600650014450A00008D4780005D02880041001AC0040C820D104),
    .INIT_12(256'h11D20400400250108082010303800310829300200202884401409150688400C8),
    .INIT_13(256'h029A200040220000800001000000010002100000000388600100111040000040),
    .INIT_14(256'h450080FE01A0400644004410A01400E550004501088104920044000088204804),
    .INIT_15(256'h4500004801804004000000008014002500000100000000820040000008000000),
    .INIT_16(256'h53C2060040067010040201D3028003309A8304E10202084001C0115068041498),
    .INIT_17(256'h13D206004006401000020182038003119A8100E10202004001C0115068041498),
    .INIT_18(256'h0400A07E018080004000440020140865080004010800048200C0000000204004),
    .INIT_19(256'h0440802C010050008002400022140065080204210A0088C200C0100000200004),
    .INIT_1A(256'h4100009401A00006000004188001004560004100248100340004810008004948),
    .INIT_1B(256'h0008001201A00000400004080001000540004000048100340000010000004840),
    .INIT_1C(256'h1182000001A24010000201010200011580000001000100040000815028000CC8),
    .INIT_1D(256'h019A0010018060100000411100000111A0204001000300240000815068000DC8),
    .INIT_1E(256'h5580009001A040060000010000100105E00000000281081400040110080008C0),
    .INIT_1F(256'h0000001001A00000000001080100000100804004048100240000010048004840),
    .INIT_20(256'h418A00B20020A0164000051980010010E0304100208200340004811028800DC8),
    .INIT_21(256'h000A003200808010400041092001000180204001000200200000801020000D48),
    .INIT_22(256'h41C206A200220016C0820513A2840114F012016002030CC400449010200400D8),
    .INIT_23(256'h041AA05C0188C0000501410C001908F508A044010C02842200800000A0204C0C),
    .INIT_24(256'h479000CB0188A0064000401980190AA5601005D024828474018480000080D548),
    .INIT_25(256'h1548163440205000140344C201840350882344A10A0500C220411141E8250894),
    .INIT_26(256'h0190000040004000800201000200000002110000020208400040014008000080),
    .INIT_27(256'h0010000000004000000001000000000000000000000008000000011008000000),
    .INIT_28(256'h0400A07E01A8800044004408201D08E5000044000C0004820040000080204804),
    .INIT_29(256'h0400004C00004000000000000014002000000400020000820040000008000000),
    .INIT_2A(256'h4500009401A060160000451180100155F0204101208100140004811028000D4C),
    .INIT_2B(256'h45020090018040160000411180100015E000010120000080000401102800050C),
    .INIT_2C(256'h029A204B4008A010C100004020090AB0081004D0040284C20180800000809400),
    .INIT_2D(256'h554006B401A040068003449A82940145620341202A8508140044014148200944),
    .INIT_2E(256'h401A00C84000A01600000011A000003038000550200200C20084800020008508),
    .INIT_2F(256'h410200A04000E01600000011A0000030A8000101200000000084800028000508),
    .INIT_30(256'h145AA66C01A85010940244C3221A04E5020304300E048CD2206190438020C40C),
    .INIT_31(256'h418A00930002A01601000119A0150910E8B04105208200240004011028A00DC0),
    .INIT_32(256'h449800A1002A4006808041098094008160900114248288F600048110088490C8),
    .INIT_33(256'h0500A03E4184800044014500200C0075982044010801048201A91000E0200404),
    .INIT_34(256'h0188021301A200000080050D0195012160B04004048300B600008111488448D8),
    .INIT_35(256'h4600A06E4008E00254004450A0080AD4180005D10800844001A00000A0019400),
    .INIT_36(256'h0252A46A4000B01044004082209C0830980304710A028C8221C01000A0209414),
    .INIT_37(256'h021A806B000AB000C5020180200C08301811047006028C8201E0001000A09404),
    .INIT_38(256'h45020080000260160000011182000134F0000540200008040084815028000588),
    .INIT_39(256'h419200C90002E0160000011182000130F8000550208000140084814068808548),
    .INIT_3A(256'h408800960028000640000419800100806010411024800434000480000080C948),
    .INIT_3B(256'h0008009401A80000000200080001008460014000068008340004810048004840),
    .INIT_3C(256'h154A361001A0500084834187A392054582830021228788D220499053A025019C),
    .INIT_3D(256'h479880FF400CE01640010408000508F0382045D00C0004A601A401004880DC40),
    .INIT_3E(256'h440800B601A0000640000419800100C5600041002C8004340004810008204948),
    .INIT_3F(256'h400800FC01A80006400004188001008460004100248004340004000000004940),
    .INIT_40(256'h400880EA0008A01641000019A00D08A0683041502C8204B6018480000080C548),
    .INIT_41(256'h400800B20080A016400045198001008160204101248204340004801000004D48),
    .INIT_42(256'h4602A4EE4000F016440040D2A0940C70980305512A008CC201C40000A0248514),
    .INIT_43(256'h4602A46E0000B01644004492A0940830180105510A00848201C40000A0208504),
    .INIT_44(256'h5582009001A240160002451100000155E0204001020100040004811028000DC8),
    .INIT_45(256'h430A00B20084A01640024411A1010111F8204101200200860184810068000D48),
    .INIT_46(256'h0500001401A04000000240000210014582000001000108000000115028000800),
    .INIT_47(256'h0500201001A04000000041000010024500000000000088400000100000200004),
    .INIT_48(256'h1502001401A040100000450000900155802040010001000000001110A8200C8C),
    .INIT_49(256'h0502001401A04010000045000010035580000001000100000001111028040880),
    .INIT_4A(256'h400000C80000400600000010820000A070000550208008140004014008008100),
    .INIT_4B(256'h450000C80000400600000110800400A070000110208000140004010008008100),
    .INIT_4C(256'h450080FE0180800640004418A01500E57020450028800492000400008820490C),
    .INIT_4D(256'h400000C800000006000000108010000460000100208000100004000000000004),
    .INIT_4E(256'h154A8626012090004402408A219D084480A340250E0104A20041101120244C1C),
    .INIT_4F(256'h418200D8400C601680800011800002B0781005D02082005401A48100A8819500),
    .INIT_50(256'h021AA46A0000B01044004401208D0830982144610202848221C0800020A4051C),
    .INIT_51(256'h001AA07F400AB00044004449200D0AF0082044310C0284A200C080008020D50C),
    .INIT_52(256'h11C00400012040008082000203000104021100000281080400011150480000C0),
    .INIT_53(256'h0290000140244000800200000300008002100000008088240000114048009040),
    .INIT_54(256'h450080BC01A0400600004410A0140055600045012881049200040100A8200904),
    .INIT_55(256'h400000C800004006000000108000002040000500000000820004000000000000),
    .INIT_56(256'h450200080000E01600004011A0140135980004410000008201800000A800050C),
    .INIT_57(256'h010200000000A010000000110000001080000001000200000080000028000408),
    .INIT_58(256'h0400A01401AA50008100000002100045020000200C018C600001104000204084),
    .INIT_59(256'h0400203001A20000010004080010000500000000040180200001100000004800),
    .INIT_5A(256'h45020080018060160000011180140135B0000541200000040084011028000588),
    .INIT_5B(256'h470200C8000060160002011180140034F800054020800096008481106800050C),
    .INIT_5C(256'h400000B401A00006000004190001000560004100008000140004810008004948),
    .INIT_5D(256'h0000000000000000000000000000000060000000000000000000000000000000),
    .INIT_5E(256'h450084FC0180401604004492A0140175D80105010A01008200640100A8200404),
    .INIT_5F(256'h4540804C4100400680004000A0140125980205A002000CC200C0100028200004),
    .INIT_60(256'h43D202004006601680020111820003309A1004C00206084001C0014068041480),
    .INIT_61(256'h430200004006E016000201118200013098000441000200400180810068000588),
    .INIT_62(256'h418800B601A0A0164000451980010045E0204101248100340004811008004D48),
    .INIT_63(256'h008A00B201A08010400044090001000160204001248200240004811000000D48),
    .INIT_64(256'h450000B401A040160000451980100045602041012A81001400040110A820094C),
    .INIT_65(256'h450280FA0000A01640000411A01400B07820451028800496018481002800850C),
    .INIT_66(256'h440080FC0180000640000419801400C5600041002C8004960004010008204904),
    .INIT_67(256'h440080FC0180000640000010801400E5600001102C800492000400000020C104),
    .INIT_68(256'h06902021000260004100410D20890914C8B040450000802000808010208411D8),
    .INIT_69(256'h555AB4CC81ACC006848300D2821600E5720305102E860C16004D0140C820C004),
    .INIT_6A(256'h454084BE01A0901644004499A0950055582340210A01048200400000A8200D0C),
    .INIT_6B(256'h450080BE01A4100644004419809500C5602241002E8104B6004481018820494C),
    .INIT_6C(256'h4582009401A060160000441180100155F0204101208100140004810028000D48),
    .INIT_6D(256'h0018A00300281000C500004C22090E800292003006028CE0004110404084C000),
    .INIT_6E(256'h418A008000202016000001190001010060304000208200340004811008800DC8),
    .INIT_6F(256'h010A000000000010000000010200010020200000000000040000810068000548),
    .INIT_70(256'h4600A0484008500644000000A01C08A0180005D00C008CC201E000008020D004),
    .INIT_71(256'h0000A06A0008100040000000201C08A0080004500C008C82008000008020C004),
    .INIT_72(256'h1542061041A24010040241820390035580A200A10201004020411111A8054490),
    .INIT_73(256'h4318A0EF0008A00601000518A00D08A0601005102C8204B60184804000A09944),
    .INIT_74(256'h04822003002AC0004100010D009D088420B0400404828024000080100084C8D8),
    .INIT_75(256'h534894EC41846006940340D2A2020671FA0305D12A000CD201EC1140E8211104),
    .INIT_76(256'h0540000040005000000000000200013092010440020008400140010028000080),
    .INIT_77(256'h0200000040024000000001000000000000000000000000400000011008000080),
    .INIT_78(256'h078A006FC006E0000100000020040A20D83044D12882009601A0010028809044),
    .INIT_79(256'h5040269001A810168082419F829904D56292012106058C202045905300244598),
    .INIT_7A(256'h040080FC01A0400400004400801400E5400005000C8004920000000088204804),
    .INIT_7B(256'h0400805C01A0400080000400001400E54000010008800C120000000008204004),
    .INIT_7C(256'h409AA0EA0008A0164100041DA00D08B068B04551248284A2008480000084C548),
    .INIT_7D(256'h408A00B2008280124000451920010011E0204005240200240004801020004D48),
    .INIT_7E(256'h5548169C01A040061482408283940175920305010201008220611141A8200004),
    .INIT_7F(256'h029280630008E0004100040920090A806030401424828434000080000080DD48),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_0_4
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_0_4_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_0_6_0[4]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4018A0EA0008A006C1000018A00D08A0781005502C808C960084800000A0C100),
    .INIT_01(256'h4008A0C8000A200600000118800000A06000011020800414000480004000C100),
    .INIT_02(256'h4218A0C94008600690820050820C0AA07A1005D02C868CD201AC0040C0A0D104),
    .INIT_03(256'h1542063601A210100003458B0391014580A340250205002000411153680408D8),
    .INIT_04(256'h418A009001A260160000011980000115E0204100208000340004811028000DC8),
    .INIT_05(256'h000A0012018000100000410100010101A0204001000000040000811060000C48),
    .INIT_06(256'h421AA0EA4008A01641000419A00D0AB078B045D02C82049601A4800020A0D54C),
    .INIT_07(256'h4100009401A21016000005198091004560204104228100140044811188000D48),
    .INIT_08(256'h450080BE01A0000640004418801500C5600041002C8004960004010008204904),
    .INIT_09(256'h400000C800000006000000108010000060000100208000100004000008000104),
    .INIT_0A(256'h470210884184E01614004051A014037598200DC1000000C221A48100A821158C),
    .INIT_0B(256'h1098A05700280000C182050803090880421000100C818C34000110500080C8C0),
    .INIT_0C(256'h450280BE0184A01644004411A0150075B82045012800048200848000A8200D0C),
    .INIT_0D(256'h050200360080B0100000441120940075982044210000008200C000002024050C),
    .INIT_0E(256'h450080CC0008600600810051821400E47200055028800854002C8140C820C144),
    .INIT_0F(256'h004AA63201A290004500458E21890C4588A34025020384A20041101320240894),
    .INIT_10(256'h11CA061181A210108182010F0381030182B24025020380240041915168840CD8),
    .INIT_11(256'h4710A0EDC00C600650014450A01408F4780005D02880049201AC0040C820D104),
    .INIT_12(256'h11D20400400250108082010303800310829300200202884401409150688400C8),
    .INIT_13(256'h029A200040220000800001000000010002100000000388600100111040000040),
    .INIT_14(256'h450080FE01A0400644004410A01400E550004501088104920044000088204804),
    .INIT_15(256'h4500004801804004000000008014002500000100000000820040000008000000),
    .INIT_16(256'h53C2060040067010040201D3028003309A8304E10202084001C0115068041498),
    .INIT_17(256'h13D206004006401000020182038003119A8100E10202004001C0115068041498),
    .INIT_18(256'h0400A07E018080004000440020140865080004010800048200C0000000204004),
    .INIT_19(256'h0440802C010050008002400022140065080204210A0088C200C0100000200004),
    .INIT_1A(256'h4100009401A00006000004188001004560004100248100340004810008004948),
    .INIT_1B(256'h0008001201A00000400004080001000540004000048100340000010000004840),
    .INIT_1C(256'h1182000001A24010000201010200011580000001000100040000815028000CC8),
    .INIT_1D(256'h019A0010018060100000411100000111A0204001000300240000815068000DC8),
    .INIT_1E(256'h5580009001A040060000010000100105E00000000281081400040110080008C0),
    .INIT_1F(256'h0000001001A00000000001080100000100804004048100240000010048004840),
    .INIT_20(256'h418A00B20020A0164000051980010010E0304100208200340004811028800DC8),
    .INIT_21(256'h000A003200808010400041092001000180204001000200200000801020000D48),
    .INIT_22(256'h41C20680002240168082011382800114F01201600203084400449110280400D8),
    .INIT_23(256'h041AA07E018880004501450C201D08F508A044010C0284A200800000A0204C0C),
    .INIT_24(256'h429800CB0008A0064000001980090AA0601005D024828474018480000080D548),
    .INIT_25(256'h1540163441A05000140344C201940355882344A10A0500C220411141E8250894),
    .INIT_26(256'h0190000040004000800201000200000002110000020208400040014008000080),
    .INIT_27(256'h0010000000004000000001000000000000000000000008000000011008000000),
    .INIT_28(256'h0400A07E01A8800044004408201D08E5000044000C0004820040000080204804),
    .INIT_29(256'h0400004C00004000000000000014002000000400020000820040000008000000),
    .INIT_2A(256'h4500009401A060160000451180100155F0204101208100140004811028000D4C),
    .INIT_2B(256'h45020090018040160000411180100015E000010120000080000401102800050C),
    .INIT_2C(256'h029A204B4008A010C100004020090AB0081004D0040284C20180800000809400),
    .INIT_2D(256'h554006B401A040068003449A82940145620341202A8508140044014148200944),
    .INIT_2E(256'h401A00C84000A01600000011A000003038000550200200C20084800020008508),
    .INIT_2F(256'h410200A04000E01600000011A0000030A8000101200000000084800028000508),
    .INIT_30(256'h1450A66C01A85000940244C2221E04E5020304300E048CD2206110438020C004),
    .INIT_31(256'h418A00930002A01601000119A0010910E8B04105208200240004811028800DC8),
    .INIT_32(256'h40980081002A40068080010980800080609001142482887400048110088490C8),
    .INIT_33(256'h0500A03E4184800044014500201C0075982044010801048201A91000E0200404),
    .INIT_34(256'h0188021301A200000080050D0181010160B040040483003400008111488448D8),
    .INIT_35(256'h4600A06E4008E00254004450A01C0AF4180005D1080084C201A00000A0219404),
    .INIT_36(256'h0252A46A4000B01044004082209C0830980304710A028C8221C01000A0209414),
    .INIT_37(256'h021A806B000AB000C5020180200C08301811047006028C8201E0001000A09404),
    .INIT_38(256'h45020080000260160000011182000134F0000540200008040084815028000588),
    .INIT_39(256'h419200C90002E0160000011182000130F8000550208000140084814068808548),
    .INIT_3A(256'h408800960028000640000419800100806010411024800434000480000080C948),
    .INIT_3B(256'h0008009401A80000000200080001008460014000068008340004810048004840),
    .INIT_3C(256'h5542369001A050068483419623920545E2830121020788C2204D1053A0250094),
    .INIT_3D(256'h0798807F400CE01040010419800508F0582044D02C8004B601A081004880DD48),
    .INIT_3E(256'h440800B601A0000640000419800100C5600041002C8004340004810008204948),
    .INIT_3F(256'h400800FC01A80006400004188001008460004100248004340004000000004940),
    .INIT_40(256'h400880EA0008A01641000019A00D08A0683041502C8204B6018480000080C548),
    .INIT_41(256'h400800B20080A016400045198001008160204101248204340004801000004D48),
    .INIT_42(256'h4602A4EE4000F016440040D2A0940C70980305512A008CC201C40000A0248514),
    .INIT_43(256'h4602A46E0000B01644004492A0940830180105510A00848201C40000A0208504),
    .INIT_44(256'h5582009001A240160002451100000155E0204001020100040004811028000DC8),
    .INIT_45(256'h430A00B20084A01640024411A1010111F8204101200200860184810068000D48),
    .INIT_46(256'h0500001401A04000000240000210014582000001000108000000115028000800),
    .INIT_47(256'h0500201001A04000000041000010024500000000000088400000100000200004),
    .INIT_48(256'h1502001401A040100000450000900155802040010001000000001110A8200C8C),
    .INIT_49(256'h0502001401A04010000045000010035580000001000100000001111028040880),
    .INIT_4A(256'h400000C80000400600000010820000A070000550208008140004014008008100),
    .INIT_4B(256'h450000C80000400600000110800400A070000110208000140004010008008100),
    .INIT_4C(256'h450080FE0180800640004418A01500E57020450028800492000400008820490C),
    .INIT_4D(256'h400000C800000006000000108010000460000100208000100004000000000004),
    .INIT_4E(256'h154A863601A090004402448A219D084580A340250E0104A20041101120244C1C),
    .INIT_4F(256'h418200C8400C601680800011800002B0781005D02082005401A48100A8819500),
    .INIT_50(256'h021AA46A0000B01044004401208D0830982144610202848221C0800020A4051C),
    .INIT_51(256'h001AA07F400AB00044004449200D0AF0082044310C0284A200C080008020D50C),
    .INIT_52(256'h11C00400012040008082000203000104021100000281080400011150480000C0),
    .INIT_53(256'h0290000140244000800200000300008002100000008088240000114048009040),
    .INIT_54(256'h450080BC01A0400600004410A0140055600045012881049200040100A8200904),
    .INIT_55(256'h400000C800004006000000108000002040000500000000820004000000000000),
    .INIT_56(256'h450200080000E01600004011A0140135980004410000008201800000A800050C),
    .INIT_57(256'h010200000000A010000000110000001080000001000200000080000028000408),
    .INIT_58(256'h0400A01401AA50008100000002100045020000200C018C600001104000204084),
    .INIT_59(256'h0400203001A20000010004080010000500000000040180200001100000004800),
    .INIT_5A(256'h45020080018060160000011180140135B0000541200000040084011028000588),
    .INIT_5B(256'h470200C8000060160002011180140034F800054020800096008481106800050C),
    .INIT_5C(256'h400000B401A00006000004190001000560004100008000140004810008004948),
    .INIT_5D(256'h0000000000000000000000000000000060000000000000000000000000000000),
    .INIT_5E(256'h450084FC0180401604004492A0140175D80105010A01008200640100A8200404),
    .INIT_5F(256'h4540804C4100400680004000A0140125980205A002000CC200C0100028200004),
    .INIT_60(256'h43D202004006601680020111820003309A1004C00206084001C0014068041480),
    .INIT_61(256'h430200004006E016000201118200013098000441000200400180810068000588),
    .INIT_62(256'h418800B601A0A0164000451980010045E0204101248100340004811008004D48),
    .INIT_63(256'h008A00B201A08010400044090001000160204001248200240004811000000D48),
    .INIT_64(256'h450000B401A040160000451980100045602041012A81001400040110A820094C),
    .INIT_65(256'h450280FA0000A01640000411A01400B07820451028800496018481002800850C),
    .INIT_66(256'h440080FC0180000640000419801400C5600041002C8004960004010008204904),
    .INIT_67(256'h440080FC0180000640000010801400E5600001102C800492000400000020C104),
    .INIT_68(256'h029A20230002A0104100410D2089091088B040450002802000808010208415D8),
    .INIT_69(256'h5550B4CC81AC4006848300D2821600E5720305102E840C16004D0140C820C004),
    .INIT_6A(256'h454084BE01A0901644004499A0950055582340210A01048200400000A8200D0C),
    .INIT_6B(256'h450080BE01A4100644004419809500C5602241002E8104B6004481018820494C),
    .INIT_6C(256'h4582009401A060160000441180100155F0204101208100140004810028000D48),
    .INIT_6D(256'h0018A00300281000C500004C22090E800292003006028CE0004110404084C000),
    .INIT_6E(256'h418A008000202016000001190001010060304000208200340004811008800DC8),
    .INIT_6F(256'h010A000000000010000000010200010020200000000000040000810068000548),
    .INIT_70(256'h4600A0484008500644000000A01C08A0180005D00C008CC201E000008020D004),
    .INIT_71(256'h0000A06A0008100040000000201C08A0080004500C008C82008000008020C004),
    .INIT_72(256'h1542061041A24010040241820390035580A200A10201004020411111A8050490),
    .INIT_73(256'h4218A0EF0008A00641000518A00D08A0601005102C8204B60184804000A0D944),
    .INIT_74(256'h008A2003002A80004100010D0089088020B0400404828024000080100084C8D8),
    .INIT_75(256'h574094EC41846006940340D2A2160675FA0305D12A000CD201EC1140E8211104),
    .INIT_76(256'h0540000040005000000000000200013092010440020008400140010028000080),
    .INIT_77(256'h0200000040024000000001000000000000000000000000400000011008000080),
    .INIT_78(256'h478A00EFC006E01601000011A0040A30F83045D12882009601A481002880954C),
    .INIT_79(256'h1040261001A810008082418E029904C50292002106058C202041105300244090),
    .INIT_7A(256'h040080FC01A0400400004400801400E5400005000C8004920000000088204804),
    .INIT_7B(256'h0400805C01A0400080000400001400E54000010008800C120000000008204004),
    .INIT_7C(256'h409AA0EA0008A0164100041DA00D08B068B04551248284A2008480000084C548),
    .INIT_7D(256'h408A00B2008280124000451920010011E0204005240200240004801020004D48),
    .INIT_7E(256'h5540169C01A040061482408283940175920305010201008220611141A8200004),
    .INIT_7F(256'h029A80630008A0004100040920090A806030401424828434000080000080DD48),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_0_5
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_0_5_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_0_6_0[5]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4018A0EA0008A006C1000018A00D08A0781005502C808C960084800000A0C100),
    .INIT_01(256'h4008A0C8000A200600000118800000A06000011020800414000480004000C100),
    .INIT_02(256'h4218A0C94008600690820050820C0AA07A1005D02C868CD201AC0040C0A0D104),
    .INIT_03(256'h1542063601A210100003458B0391014580A340250205002000411153680408D8),
    .INIT_04(256'h418A009001A260160000011980000115E0204100208000340004811028000DC8),
    .INIT_05(256'h000A0012018000100000410100010101A0204001000000040000811060000C48),
    .INIT_06(256'h421AA0EA4008A01641000419A00D0AB078B045D02C82049601A4800020A0D54C),
    .INIT_07(256'h4100009401A21016000005198091004560204104228100140044811188000D48),
    .INIT_08(256'h450080BE01A0000640004418801500C5600041002C8004960004010008204904),
    .INIT_09(256'h400000C800000006000000108010000060000100208000100004000008000104),
    .INIT_0A(256'h470210884184E01614004051A014037598200DC1000000C221A48100A821158C),
    .INIT_0B(256'h1098A05700280000C182050803090880421000100C818C34000110500080C8C0),
    .INIT_0C(256'h450280BE0184A01644004411A0150075B82045012800048200848000A8200D0C),
    .INIT_0D(256'h050200360080B0100000441120940075982044210000008200C000002024050C),
    .INIT_0E(256'h450080CC0008600600810051821400E47200055028800854002C8140C820C144),
    .INIT_0F(256'h004AA63201A290004500458E21890C4588A34025020384A20041101320240894),
    .INIT_10(256'h11CA061181A210108182010F0381030182B24025020380240041915168840CD8),
    .INIT_11(256'h4710A0EDC00C600650014450A01408F4780005D02880049201AC0040C820D104),
    .INIT_12(256'h11D20400400250108082010303800310829300200202884401409150688400C8),
    .INIT_13(256'h029A200040220000800001000000010002100000000388600100111040000040),
    .INIT_14(256'h450080FE01A0400644004410A01400E550004501088104920044000088204804),
    .INIT_15(256'h4500004801804004000000008014002500000100000000820040000008000000),
    .INIT_16(256'h53C2060040067010040201D3028003309A8304E10202084001C0115068041498),
    .INIT_17(256'h13D206004006401000020182038003119A8100E10202004001C0115068041498),
    .INIT_18(256'h0400A07E018080004000440020140865080004010800048200C0000000204004),
    .INIT_19(256'h0440802C010050008002400022140065080204210A0088C200C0100000200004),
    .INIT_1A(256'h4100009401A00006000004188001004560004100248100340004810008004948),
    .INIT_1B(256'h0008001201A00000400004080001000540004000048100340000010000004840),
    .INIT_1C(256'h1182000001A24010000201010200011580000001000100040000815028000CC8),
    .INIT_1D(256'h019A0010018060100000411100000111A0204001000300240000815068000DC8),
    .INIT_1E(256'h5580009001A040060000010000100105E00000000281081400040110080008C0),
    .INIT_1F(256'h0000001001A00000000001080100000100804004048100240000010048004840),
    .INIT_20(256'h418A00B20020A0164000051980010010E0304100208200340004811028800DC8),
    .INIT_21(256'h000A003200808010400041092001000180204001000200200000801020000D48),
    .INIT_22(256'h41C20680002240168082011382800114F01201600203084400449110280400D8),
    .INIT_23(256'h041AA07E018880004501450C201D08F508A044010C0284A200800000A0204C0C),
    .INIT_24(256'h429800CB0008A0064000001980090AA0601005D024828474018480000080D548),
    .INIT_25(256'h1540163441A05000140344C201940355882344A10A0500C220411141E8250894),
    .INIT_26(256'h0190000040004000800201000200000002110000020208400040014008000080),
    .INIT_27(256'h0010000000004000000001000000000000000000000008000000011008000000),
    .INIT_28(256'h0400A07E01A8800044004408201D08E5000044000C0004820040000080204804),
    .INIT_29(256'h0400004C00004000000000000014002000000400020000820040000008000000),
    .INIT_2A(256'h4500009401A060160000451180100155F0204101208100140004811028000D4C),
    .INIT_2B(256'h45020090018040160000411180100015E000010120000080000401102800050C),
    .INIT_2C(256'h029A204B4008A010C100004020090AB0081004D0040284C20180800000809400),
    .INIT_2D(256'h554006B401A040068003449A82940145620341202A8508140044014148200944),
    .INIT_2E(256'h401A00C84000A01600000011A000003038000550200200C20084800020008508),
    .INIT_2F(256'h410200A04000E01600000011A0000030A8000101200000000084800028000508),
    .INIT_30(256'h1450A66C01A85000940244C2221E04E5020304300E048CD2206110438020C004),
    .INIT_31(256'h418A00930002A01601000119A0010910E8B04105208200240004811028800DC8),
    .INIT_32(256'h40980081002A40068080010980800080609001142482887400048110088490C8),
    .INIT_33(256'h0500A03E4184800044014500201C0075982044010801048201A91000E0200404),
    .INIT_34(256'h0188021301A200000080050D0181010160B040040483003400008111488448D8),
    .INIT_35(256'h4600A06E4008E00254004450A01C0AF4180005D1080084C201A00000A0219404),
    .INIT_36(256'h0252A46A4000B01044004082209C0830980304710A028C8221C01000A0209414),
    .INIT_37(256'h021A806B000AB000C5020180200C08301811047006028C8201E0001000A09404),
    .INIT_38(256'h45020080000260160000011182000134F0000540200008040084815028000588),
    .INIT_39(256'h419200C90002E0160000011182000130F8000550208000140084814068808548),
    .INIT_3A(256'h408800960028000640000419800100806010411024800434000480000080C948),
    .INIT_3B(256'h0008009401A80000000200080001008460014000068008340004810048004840),
    .INIT_3C(256'h1542361001A05000848341862392054582830021020788C220491053A0250094),
    .INIT_3D(256'h479880FF400CE01640010419800508F0782045D02C8004B601A481004880DD48),
    .INIT_3E(256'h440800B601A0000640000419800100C5600041002C8004340004810008204948),
    .INIT_3F(256'h400800FC01A80006400004188001008460004100248004340004000000004940),
    .INIT_40(256'h400880EA0008A01641000019A00D08A0683041502C8204B6018480000080C548),
    .INIT_41(256'h400800B20080A016400045198001008160204101248204340004801000004D48),
    .INIT_42(256'h4602A4EE4000F016440040D2A0940C70980305512A008CC201C40000A0248514),
    .INIT_43(256'h4602A46E0000B01644004492A0940830180105510A00848201C40000A0208504),
    .INIT_44(256'h5582009001A240160002451100000155E0204001020100040004811028000DC8),
    .INIT_45(256'h430A00B20084A01640024411A1010111F8204101200200860184810068000D48),
    .INIT_46(256'h0500001401A04000000240000210014582000001000108000000115028000800),
    .INIT_47(256'h0500201001A04000000041000010024500000000000088400000100000200004),
    .INIT_48(256'h1502001401A040100000450000900155802040010001000000001110A8200C8C),
    .INIT_49(256'h0502001401A04010000045000010035580000001000100000001111028040880),
    .INIT_4A(256'h400000C80000400600000010820000A070000550208008140004014008008100),
    .INIT_4B(256'h450000C80000400600000110800400A070000110208000140004010008008100),
    .INIT_4C(256'h450080FE0180800640004418A01500E57020450028800492000400008820490C),
    .INIT_4D(256'h400000C800000006000000108010000460000100208000100004000000000004),
    .INIT_4E(256'h154A863601A090004402448A219D084580A340250E0104A20041101120244C1C),
    .INIT_4F(256'h418200C8400C601680800011800002B0781005D02082005401A48100A8819500),
    .INIT_50(256'h021AA46A0000B01044004401208D0830982144610202848221C0800020A4051C),
    .INIT_51(256'h001AA07F400AB00044004449200D0AF0082044310C0284A200C080008020D50C),
    .INIT_52(256'h11C00400012040008082000203000104021100000281080400011150480000C0),
    .INIT_53(256'h0290000140244000800200000300008002100000008088240000114048009040),
    .INIT_54(256'h450080BC01A0400600004410A0140055600045012881049200040100A8200904),
    .INIT_55(256'h400000C800004006000000108000002040000500000000820004000000000000),
    .INIT_56(256'h450200080000E01600004011A0140135980004410000008201800000A800050C),
    .INIT_57(256'h010200000000A010000000110000001080000001000200000080000028000408),
    .INIT_58(256'h0400A01401AA50008100000002100045020000200C018C600001104000204084),
    .INIT_59(256'h0400203001A20000010004080010000500000000040180200001100000004800),
    .INIT_5A(256'h45020080018060160000011180140135B0000541200000040084011028000588),
    .INIT_5B(256'h470200C8000060160002011180140034F800054020800096008481106800050C),
    .INIT_5C(256'h400000B401A00006000004190001000560004100008000140004810008004948),
    .INIT_5D(256'h0000000000000000000000000000000060000000000000000000000000000000),
    .INIT_5E(256'h450084FC0180401604004492A0140175D80105010A01008200640100A8200404),
    .INIT_5F(256'h4540804C4100400680004000A0140125980205A002000CC200C0100028200004),
    .INIT_60(256'h43D202004006601680020111820003309A1004C00206084001C0014068041480),
    .INIT_61(256'h430200004006E016000201118200013098000441000200400180810068000588),
    .INIT_62(256'h418800B601A0A0164000451980010045E0204101248100340004811008004D48),
    .INIT_63(256'h008A00B201A08010400044090001000160204001248200240004811000000D48),
    .INIT_64(256'h450000B401A040160000451980100045602041012A81001400040110A820094C),
    .INIT_65(256'h450280FA0000A01640000411A01400B07820451028800496018481002800850C),
    .INIT_66(256'h440080FC0180000640000419801400C5600041002C8004960004010008204904),
    .INIT_67(256'h440080FC0180000640000010801400E5600001102C800492000400000020C104),
    .INIT_68(256'h029A20230002A0104100410D2089091088B040450002802000808010208415D8),
    .INIT_69(256'h5550B4CC81AC4006848300D2821600E5720305102E840C16004D0140C820C004),
    .INIT_6A(256'h454084BE01A0901644004499A0950055582340210A01048200400000A8200D0C),
    .INIT_6B(256'h450080BE01A4100644004419809500C5602241002E8104B6004481018820494C),
    .INIT_6C(256'h4582009401A060160000441180100155F0204101208100140004810028000D48),
    .INIT_6D(256'h0018A00300281000C500004C22090E800292003006028CE0004110404084C000),
    .INIT_6E(256'h418A008000202016000001190001010060304000208200340004811008800DC8),
    .INIT_6F(256'h010A000000000010000000010200010020200000000000040000810068000548),
    .INIT_70(256'h4600A0484008500644000000A01C08A0180005D00C008CC201E000008020D004),
    .INIT_71(256'h0000A06A0008100040000000201C08A0080004500C008C82008000008020C004),
    .INIT_72(256'h1542061041A24010040241820390035580A200A10201004020411111A8050490),
    .INIT_73(256'h4218A0EF0008A00641000518A00D08A0601005102C8204B60184804000A0D944),
    .INIT_74(256'h008A2003002A80004100010D0089088020B0400404828024000080100084C8D8),
    .INIT_75(256'h574094EC41846006940340D2A2160675FA0305D12A000CD201EC1140E8211104),
    .INIT_76(256'h0540000040005000000000000200013092010440020008400140010028000080),
    .INIT_77(256'h0200000040024000000001000000000000000000000000400000011008000080),
    .INIT_78(256'h478A00EFC006E01601000011A0040A30F83045D12882009601A481002880954C),
    .INIT_79(256'h1040261001A810008082418E029904C50292002106058C202041105300244090),
    .INIT_7A(256'h040080FC01A0400400004400801400E5400005000C8004920000000088204804),
    .INIT_7B(256'h0400805C01A0400080000400001400E54000010008800C120000000008204004),
    .INIT_7C(256'h409AA0EA0008A0164100041DA00D08B068B04551248284A2008480000084C548),
    .INIT_7D(256'h408A00B2008280124000451920010011E0204005240200240004801020004D48),
    .INIT_7E(256'h5540169C01A040061482408283940175920305010201008220611141A8200004),
    .INIT_7F(256'h029A80630008A0004100040920090A806030401424828434000080000080DD48),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_0_6
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_0_6_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_0_6_0[6]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h514A22A101A4A0064100445880890951D02245B020028822016400400080DD0C),
    .INIT_01(256'h430A20140020D016C4020451221008655020010002008CC001419040A0204548),
    .INIT_02(256'h0488A47A41844000C402040A230E0131520105653883849201048050C8A58118),
    .INIT_03(256'h541886FC010CE01645034093000E0E04BA31011132840C82208501524020484C),
    .INIT_04(256'h10D222CD402C8016000201D681170C40983200A02C01280200A0B1528080D01C),
    .INIT_05(256'h0742A624802CC016C5024097A38B0AE4B8A10080088580400028115108A48C88),
    .INIT_06(256'h511A26ECC18CE0000482049701890B6102A20514280284B60124910188A58104),
    .INIT_07(256'h4710A012410EF00601000091A20D008450010540040204F600C081508020DD08),
    .INIT_08(256'h0408A0C90126700045024058A0980A5598B044902483841400600110A0845444),
    .INIT_09(256'h020A00FA408080104000400020850004380000C0040300F601000100A000CC40),
    .INIT_0A(256'h509834BA01046004D5814594A0010D15508000E50481ACA020ECA040A8A19CDC),
    .INIT_0B(256'h55D8A29D4022B0001080449A010D0C94520005442403000200AC8003C8214548),
    .INIT_0C(256'h41C8862F0102F0160100010801090084008305240C82087600C0814120248CD8),
    .INIT_0D(256'h43D884A900A07016410205928201027438A30570268300B000C481012020C518),
    .INIT_0E(256'h43122282000C00068082051CA11402451AB144D1060504D2006D1051A0A59D1C),
    .INIT_0F(256'h074082D0800AA00681810185000D0245B2A1003508068CA6216D9110E004DC04),
    .INIT_10(256'h54002264412A900244010517218003942AA100242E850CF600011050C820CD90),
    .INIT_11(256'h534806B241007006C50144C4810502053AA30124240408C201C5904180204410),
    .INIT_12(256'h035806CC01AE7016440205502291021470A305F12C02841000E410100804DD84),
    .INIT_13(256'h4108005040A4D01240024010A29501E0D8004421260204E601C001008024CD44),
    .INIT_14(256'h16C8A25E01AA500690030542A08A05906013002128050C1421C18013E0A1D004),
    .INIT_15(256'h121806A1C102101685014492A10D0DF01A030155208708742029801140A598D8),
    .INIT_16(256'h0710005E0004A0104000000020110300D88044D0048004F60100000080209C40),
    .INIT_17(256'h034A02D000A47016C000010982800071D08341F12A810C5601E4801128049DCC),
    .INIT_18(256'h47D284CB4106C006C5004193A08808E5E89304010A0308A20104001160A405C4),
    .INIT_19(256'h0418A0294188100001004048021D0BE588800491000180C601C08000A0801C00),
    .INIT_1A(256'h5148122B800800169083410183180A240AB301540A8300D40101915120809D04),
    .INIT_1B(256'h011AA4A5018AB0140583005C219500857293404108028CE001A59051880054D8),
    .INIT_1C(256'h409A009001A290108500041A800D0860A00140452E038C0000C481402820C0CC),
    .INIT_1D(256'h440AA086012A501645004401A01401D0C0A0451104838C9200C40040A0044048),
    .INIT_1E(256'h0610A0EC40A80000C4004519200909A19A2140110A0084840140800068000C04),
    .INIT_1F(256'h05420400010A30100002018200800114F83304512883001000C0800140240D44),
    .INIT_20(256'h54CAB2640000B012D1014496A08E02C0109301112A010C7601A91141A0808180),
    .INIT_21(256'h5010328041A0901604800192038E09E59A3340952A048034002C010188A48054),
    .INIT_22(256'h56D0A4D70028F016408105D0A1910B903AB244D026840CD2006C011028A49D44),
    .INIT_23(256'h030280DC018C4006800240182204015042B04170208100D0008081104004945C),
    .INIT_24(256'h471AA06C01A4E0064500444080080A64D0B001D0048384E201E400008824D804),
    .INIT_25(256'h000200A841A0C0100000040820010034780044400482007600800100A8004440),
    .INIT_26(256'h450880C44020401600004411A010006060004100248284D60084800020008948),
    .INIT_27(256'h4100009001804016000000118000001560000100208200100004810028000508),
    .INIT_28(256'h448AA422412EB0144002040882890AC4D83340600A00886001400050E0048C84),
    .INIT_29(256'h4000A49201825006400041100090010100010104020004020044004040240004),
    .INIT_2A(256'h4708A094400C100600000408A01502E1502005C02C8080D2016481008020C904),
    .INIT_2B(256'h410000144184E00640004411A00001E4D82005012482043201C4800088000908),
    .INIT_2C(256'h569A045D00A620064003008E00800D1432110015080580A200C5811240A040DC),
    .INIT_2D(256'h1352A4100022E01040824599238008D562B10485040184C421E4104140201494),
    .INIT_2E(256'h44D8824E4004901605020418829C0944BA13442000818C0000E0114168201410),
    .INIT_2F(256'h40CAA283010E5006C002441122850BD1C28245200A8080C20145110040844DD4),
    .INIT_30(256'h048800CE4020C01044000451009002C45890005108000C5600E4005048848480),
    .INIT_31(256'h4082808400204006000000198081004450B04510088204B0008480100824884C),
    .INIT_32(256'h130204A441A86000C0810583810108A14A314571008184B001408010A8A0CD00),
    .INIT_33(256'h061A8086400010104002041002910030C81000612201808201800140E8200540),
    .INIT_34(256'h438000E441AE000640024511A30503B5A0104184068000500104811088204488),
    .INIT_35(256'h030200EC4188E00440004001201100E5B82005410E000C360140800000200048),
    .INIT_36(256'h061A0035018020100002000002100234783040D12C030C620100004048205148),
    .INIT_37(256'h0208802641206000000240080211009578204451208000B2018000504824814C),
    .INIT_38(256'h049A8012000250008500041B200C0844908101652E018C0000C001502824C5C4),
    .INIT_39(256'h440AA09A002A501641000010A00401B1E080051124818C92004400402804C808),
    .INIT_3A(256'h451A04EB81A08016D08340CF21110DC4B00144D12E8284642169115088218D84),
    .INIT_3B(256'h16D0A06C410E2016D1824144A30D0F458A9044B4020704F60181110148255CD8),
    .INIT_3C(256'h460A0068400EA00640024050A2140260F00144D4048004400124811020204944),
    .INIT_3D(256'h411800D8402CC00640004500A01101E0B8000110240204E60184011080008844),
    .INIT_3E(256'h079080AE010C0000440241DB008402C4B8B100E0080108900164815068A411D4),
    .INIT_3F(256'h4082008A4120801640004410808400E138A00151080204240000011020049400),
    .INIT_40(256'h4640249A4186C014548040D4A3090370E201013524078454212D8101280094D8),
    .INIT_41(256'h0042A00D40A0D01045804485221C0B71581101F02284803001C1115248041580),
    .INIT_42(256'h028A206C400E60004000411120800191101040C400820870010001108800590C),
    .INIT_43(256'h0302A05E4188601040004510200001D4D820444008800C320100000028208D00),
    .INIT_44(256'h47DA845A400AB006C50205D280890384982205402E818C740100100028044DC8),
    .INIT_45(256'h054A848601A050144000459A00900190E0230451220084A600C401106820C544),
    .INIT_46(256'h4692800601A200068001410A808C00B5D83144A122030CD201441010E0A4459C),
    .INIT_47(256'h4692A00601A6A00680004182A0810005E221007124820C760104005088008C00),
    .INIT_48(256'h03D2227281003016018305D0010F0E05F28141842C048C6020A80100E8A185D4),
    .INIT_49(256'h11000620C02E000241000553A10D04151A9240050E0784E6018510020004C59C),
    .INIT_4A(256'h0582843A4004C000040204DA20900AE458A10541048008F600A08150408488C8),
    .INIT_4B(256'h400000FE012C0006400040108094017440A04530088308540084811008040CC4),
    .INIT_4C(256'h164A26C00080300405024013009D09F5822141A02A01005200C4914028240C54),
    .INIT_4D(256'h4102A0620008400640024108A38509C5D8200560268200C40144901088205DC4),
    .INIT_4E(256'h11DA06FA81A4E0165403409B82040A84508244340882801200E0111120854594),
    .INIT_4F(256'h0552A2960026E0164083054DA1190841080044210A050CE421481101A0018940),
    .INIT_50(256'h0782005C4188000600000418208500115020057102000C1401449000E820C104),
    .INIT_51(256'h010800D8402880104000401820810080C800003124820424018001404800CD40),
    .INIT_52(256'h555A224A01A8600041020511A29C084558004461080304860001101020A0458C),
    .INIT_53(256'h0010001000020000400001108004000100000000208000940000811008000900),
    .INIT_54(256'h44C28013810250165581041521080B44B2B2491000008076010C1003A8215018),
    .INIT_55(256'h464802194902800091810513030D0381FAB105610C038CE400E40012A80518CC),
    .INIT_56(256'h1658868F40AE30108081451381990B31F21304A02E00847601E01051E0A01C00),
    .INIT_57(256'h0398000741A0A01040034519039400457A1000112C02043000A0015000800048),
    .INIT_58(256'h120804ED4002A014858045CAA19403119A1100412A03002401241011C000800C),
    .INIT_59(256'h050A845C4024201080024403831101706AB104012A008C1600C090400820444C),
    .INIT_5A(256'h400220A201A8C01641024410820C09F190200140000000E20004000028004484),
    .INIT_5B(256'h010880360000C0104002040822010110000040000C0004800000010068204000),
    .INIT_5C(256'h008224DD01A4D0160000048E20980D11C082045008020812202491008085D10C),
    .INIT_5D(256'h1118A26700264010C4024199A0910811D22000502203842401219111C024889C),
    .INIT_5E(256'h4748866D01A8C000840000C522040C459823454404800064202091028825945C),
    .INIT_5F(256'h57CA2412018E7000418205C3A09D0711D08244F50E028014202180032881D14C),
    .INIT_60(256'h164022CE41AC80129580054C20190DD19AA004410281880620649051A0059488),
    .INIT_61(256'h40D2207241AA50004500401DA30C06C5028244842A8684A621A0904208A191C8),
    .INIT_62(256'h468A004600A2B01685820140830C09615800454100018C2400C4005048204CC4),
    .INIT_63(256'h469AA0160182D00044020519810000F4081004052E000C3000C08050E0008908),
    .INIT_64(256'h149A8217402E901085020582228108845AA005C100818C5001A1111140A048DC),
    .INIT_65(256'h050826744028D00044820192239D0401C81104002A8700D42060101100A48584),
    .INIT_66(256'h05CA84240088101080020403028C083182A344300A0208F600400140280488C8),
    .INIT_67(256'h0400804E4020F01040004509A09101B0488204302A8084D200C090008020C50C),
    .INIT_68(256'h1118A07F018880004100055000090BC4509004C0060108C601811110A8849C4C),
    .INIT_69(256'h0102A00801A4701041000511008D01F4101140102481847001800010E0808C4C),
    .INIT_6A(256'h439200910188201600004510001400B4B01045400C0100960185111080A05444),
    .INIT_6B(256'h050200040120C010400004092015001548204001000008000080810028000548),
    .INIT_6C(256'h57D82635400A7000C582004481140AA562210515280300160004015140A0C400),
    .INIT_6D(256'h078220A24104101000024419220403454AB0000428028CD201008040A8009188),
    .INIT_6E(256'h0112A637410AF0004480059A201D0F31D0814444060180C200A18010082489C0),
    .INIT_6F(256'h44D0A2D381A2E006C00040DC22840EB4A831444422018C020084000008A04CD0),
    .INIT_70(256'h010A0010412040000002410182000364003004402C028C740080914008208D40),
    .INIT_71(256'h4002009401A040064002001882010075600045002C8204340084000020004940),
    .INIT_72(256'h461A80F201A42006C40001D3A29402F52A8104A02487089001648110C024D104),
    .INIT_73(256'h438AA0CA40A0F00640020510828400F418A001712C80803001E401504004C118),
    .INIT_74(256'h569202B000A0001081004052830C0DD4DA9241B12A01005401001051C084DCD4),
    .INIT_75(256'h005822DB4028E000C5020589029809B490B304B0040288F60024000180A41CC4),
    .INIT_76(256'h4790A42A010C8006C40241CB829402C0BA2105C10881888001A09040A0A00184),
    .INIT_77(256'h408A00CE4120C01640004110808400C4D8010041080104340004011028045408),
    .INIT_78(256'h0248869C018E5010400205190080031120A205F12E8000F2014011108004C5D8),
    .INIT_79(256'h4308005841A8C00040024018A0800180C80004312602046601C0010000048840),
    .INIT_7A(256'h065020410020D006C5014557820D0F44F8A20011108008B00089815360A59588),
    .INIT_7B(256'h529020BF0004B00440000410019807C58AB305000A81001200218142E0011088),
    .INIT_7C(256'h021000FE40A4A00040004401A0150300B80041D02C0104E20104800008209940),
    .INIT_7D(256'h420200CC4000E01600000411A0050045B8004550260200E2014480002000C144),
    .INIT_7E(256'h0688A0D000AA9010850040408000029072B14080088680F00101800060841584),
    .INIT_7F(256'h011200B040825010C4020108A281001538200551068100B601411140C800C500),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_0_DOADO_UNCONNECTED[31:1],out[0]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h009200484188C000C002401881140BB18A1140D12201005200008000C02004C0),
    .INIT_01(256'h048080480120A01040020109221500C4001040012A800416004080404020894C),
    .INIT_02(256'h030AA6D44180F000450300CF831B01105201007114040052212D115200811C0C),
    .INIT_03(256'h470A02B7418E4012C5000456A31C0BE5C8A1446016040C102089911240818184),
    .INIT_04(256'h51C2065E41002016C4000083A2050B00320145400E028C5200C19050C880080C),
    .INIT_05(256'h0402007200808010400240082214000520200451200200A60080000048008D44),
    .INIT_06(256'h57020658000E5016858004CB829D0880D02201B12E03847600609141C804958C),
    .INIT_07(256'h5248023800263016C002018880910964A20305712C018CF401C0901048009088),
    .INIT_08(256'h4492805300A4100640800418830000F01AA304D42C8400420001000188A551CC),
    .INIT_09(256'h0618804841A8100001810518A11D0791D21145012E0304C200E11150800551D4),
    .INIT_0A(256'h009A205E0128A0000100000980140155E0900010020304820100100088A0080C),
    .INIT_0B(256'h450220E20188800640004119801101D580004111248204340004800028008948),
    .INIT_0C(256'h100AA0A1010030100482404883090A34A28005800602843400411010C8809D8C),
    .INIT_0D(256'h051000A2410AC00080000019808001B4722041002A820C360040010020004808),
    .INIT_0E(256'h14DA86EB40A280000003411B008801C48AB305442603841000409051C0A4C8CC),
    .INIT_0F(256'h4412003100AA6012C003010203810141522104410C020C14000081500024C944),
    .INIT_10(256'h00D282680122701001824401800408F49A1241340C0304320044000128801C98),
    .INIT_11(256'h03102078002AA0104000050101010001E0200194028384340180900068000DC0),
    .INIT_12(256'h46DA248840281006C40205DA208D03A4C82300502E8088E20004011020004500),
    .INIT_13(256'h414A04FA0080F016400000938081003160234120228080040044910128000D00),
    .INIT_14(256'h544A04CA0080E01681024183020108E08A010010220208E200C59150C8208840),
    .INIT_15(256'h0412847E012A2000C002401A021400E0EA0140100E800C10008001404820C548),
    .INIT_16(256'h010280200128201000024411020100C5883004000C800C040080810080008908),
    .INIT_17(256'h450200140000A01600004011201400150020400104000000000480002000C508),
    .INIT_18(256'h10C8B2E041A81004D000009DA09B0CA0AA300034040708B220E42142E800910C),
    .INIT_19(256'h40502248C084B0068103414BA1020295709044150487044401C8001360018154),
    .INIT_1A(256'h541202E8002A301604000198231D0860B08201740E8304B2018510514024019C),
    .INIT_1B(256'h114206340020B000850045922305000192B240210480085400411141E8040850),
    .INIT_1C(256'h0582A01540A2B010C100400102810085DA3045C10480048601A49040E0805CC0),
    .INIT_1D(256'h0508006F00087000C5004001A2050B5412004451020300500081915020200500),
    .INIT_1E(256'h47C0A69C01AAF000C00145C2229C0991328104A12C00888401ECB010A0205050),
    .INIT_1F(256'h521000E600081010C1010519221A0C31E011004024850C7001C50053C0805D80),
    .INIT_20(256'h11C8805A40AA9000C0020018009C09E5EA234511228280F200C4904060208588),
    .INIT_21(256'h041A805C40202010C0004509801100304A30440128808C9200808110E820400C),
    .INIT_22(256'h05082085410060004400001923810021708004542C03046400641000C080C548),
    .INIT_23(256'h448020050100A010C000440980100071201041340A008CF200C1100028804D48),
    .INIT_24(256'h049000A301A880068002041101010091A23044112480082400040040C8A0C5CC),
    .INIT_25(256'h540A00230020801600024418821400B18A20010124000896008480406820C544),
    .INIT_26(256'h068A00D4408A501644000419800D08740880003400038804014401000024084C),
    .INIT_27(256'h400020C84100700601000410800001E5E0204111240080860004000080008948),
    .INIT_28(256'h169AA0CE002C000400824118230D0A941A2141D12A050C900100804008A09448),
    .INIT_29(256'h07C0206E40A2F01044024519A21801A0783200540E0588C00041010088204CCC),
    .INIT_2A(256'h041800804120B00005000109020509F050B305D42800005601449040C005C904),
    .INIT_2B(256'h02188034008AB00040024419220401F078014401088200D200800110A0200848),
    .INIT_2C(256'h13C0266800ACF0060081409F820401456A2200A00084843000A4814188A054DC),
    .INIT_2D(256'h065A004141244000C10300090108088522B245C026800C9600C0815028A4DC48),
    .INIT_2E(256'h1202064141A0F016D5800549A21E0C255A32452508858022006CA05368A0D09C),
    .INIT_2F(256'h0648A0C341A8A01685834444229D018568A20191228688B601641011A881845C),
    .INIT_30(256'h03CA82E9402E7016D001014C830E0EA4303300111A8600202069B01340840110),
    .INIT_31(256'h52122659000C9016D58304CF028402A188B205D12C80083220E09142A004C804),
    .INIT_32(256'h0282A00D0082E01044000019201401B4902040042002002001440000E8A049C4),
    .INIT_33(256'h0188A0530120E00080000118000500D02010041128000C440000811020A0090C),
    .INIT_34(256'h1692805E010A500005800115218908D4C2A344042682800001000150A004018C),
    .INIT_35(256'h4342267A00A2C0168083410B239809F170210120028500D201059000C0040580),
    .INIT_36(256'h4580A05F00280000000041088191023420B001F406800CF60080810080A4D9C0),
    .INIT_37(256'h0202A0EA41A8E016450205008094008488200105040004B201840110282085C4),
    .INIT_38(256'h461080C240A0300601020501221008918811410028038C2001008050E080480C),
    .INIT_39(256'h461020924020900640004018A01101006000010004838434010480002800C400),
    .INIT_3A(256'h421220A540A0A00601020011220D0944AA3005402E830C2401041010A8A0D988),
    .INIT_3B(256'h0102006A01A06004C0000118201100B51820441004838894008410108000C040),
    .INIT_3C(256'h441000A60184800600020459A004035040304181040304D200A4000008A09848),
    .INIT_3D(256'h420280300020F0060000401120810140D8000050200300E0014080102804D844),
    .INIT_3E(256'h5192023CC000D00204030403A20009A1F0A204440E078C36016D810028A481D8),
    .INIT_3F(256'h431A041F80AE800640020500A11D098070B3457426840C3600E5805080009DDC),
    .INIT_40(256'h1418060440A61016440244DAA304018078A301D52E02803600E4900108005CD4),
    .INIT_41(256'h064206D8008C30108002401102950370302101F0228208D2014001008004C55C),
    .INIT_42(256'h0390A0B0400E501000024109A2180A41383141C52C8200F601C08050C80058CC),
    .INIT_43(256'h4302000641A6B01600004508A00001C4D82300012680003001C4000040004D00),
    .INIT_44(256'h4482A0F20008401640020109228C09B0EA01441002000C8600848150A820C0C8),
    .INIT_45(256'h0500806A0020C0004002410003900120088104000800040400800040C8244844),
    .INIT_46(256'h01822010408AC00081020508020809358A2004010E000C6400800150E800C8C4),
    .INIT_47(256'h429820FE408E501640024109A31809C1EA2044010C00084400048150880000C8),
    .INIT_48(256'h53D0805040022006110004860194026540804581000208C6016111400080000C),
    .INIT_49(256'h00088616C00EF010918100DF821C01A15A2144B5008104802141910040A010C8),
    .INIT_4A(256'h064A223F010AC010040001C503000BC5F28201A026038004010591416804100C),
    .INIT_4B(256'h414A04E4010830064002459B80910184A80301110600002000C481510804850C),
    .INIT_4C(256'h434802DE00880016C002451D800008D1108040100E8388F600408110C824908C),
    .INIT_4D(256'h47000006412CA01440024511221101B4D8200415088004720180001060208188),
    .INIT_4E(256'h469024B040085016840205D2A09402A41821015022018C720144115080200D08),
    .INIT_4F(256'h444804DA018070164002009A8095002140214500228080B600C4110000000D40),
    .INIT_50(256'h401820E00028601601024411A00809C4C0A041002681043400841100A0008C44),
    .INIT_51(256'h010820320000C000400001082001000020204000000204000000810008004808),
    .INIT_52(256'h514086204108E002058300D3A1810C60681105452085089420818151402011CC),
    .INIT_53(256'h535AA699412E3016C10145C6A28E0CB1182104210207044400CD8053082000C4),
    .INIT_54(256'h144AA29800A0F01600030151208001F5D002400028808C000065101120A04CC0),
    .INIT_55(256'h45C806AE00A090160400009A828101E5D0324151008200300064000128A044C0),
    .INIT_56(256'h400200820020801600004008A0000010E8200101048200960084010028004C40),
    .INIT_57(256'h0002008000000010000000000000001060000100008000100000000020000400),
    .INIT_58(256'h071A80AA002C20160102004982890A8540A001C10400081601A4004028041140),
    .INIT_59(256'h060A00EA012CB01000024009A09001D4308241412A8204C0014481106004454C),
    .INIT_5A(256'h01880026010020100002440122150121283040002002009200000140C820C988),
    .INIT_5B(256'h440000A40000000600024410A204004060000100008000960004014040000000),
    .INIT_5C(256'h0548064240848010C100040080080901F03341312083048600419101C0840404),
    .INIT_5D(256'h0248002241AA700040000501019102C4F80200012200006000C0800080208C0C),
    .INIT_5E(256'h028A2008010A3010C1034105A10003C580300411288300D4002481006800C0C8),
    .INIT_5F(256'h009A24FF400A100001020503201501D0D88100010802888200240110A880801C),
    .INIT_60(256'h1790A2CE4020C006800240C00111059092B145D1008400E621C50112E021C048),
    .INIT_61(256'h541806EA0020E0168402005A219503D02230458004008CD620051000E0244084),
    .INIT_62(256'h5790848941005006C402015F80850210623141950C81884201440050E084C80C),
    .INIT_63(256'h02D0A47B41A200000402458283150165D08304650C02848200091151280049D4),
    .INIT_64(256'h528A84A1402E501680004502A2850231EA3101100C800CF600C4001048801C04),
    .INIT_65(256'h074086E300A0D00084024093238C08A072B340110C0188460084915100A0DC04),
    .INIT_66(256'h0312848840865010C00240D3211C0A95B22100C40002045401A4805060008848),
    .INIT_67(256'h060820680188900085004008000D0835202044010803888601C080508020058C),
    .INIT_68(256'h0750022040289000C40240122195035592B240E10A8388C001C48141402490D0),
    .INIT_69(256'h46D000C2002010168003411AA2810361A01244A12A8200D00144804048A4118C),
    .INIT_6A(256'h12D004FF40246012848204C2029D0A1078A1005122060C36010D115028A4C448),
    .INIT_6B(256'h4548A0DC412890060000400021110180D0A245302A0284E601C41151A0044D18),
    .INIT_6C(256'h1192807E4006600000000151008D0974B8A041910282047601A0000080A094C4),
    .INIT_6D(256'h410080EC4000601640004510A114000408200554200380F200840010C0208504),
    .INIT_6E(256'h0688205E000E600610034089029C0DE5C81241200285041401E5B050A0241148),
    .INIT_6F(256'h5552A42301ACC016408000C88396004488A240652887009600291040E0240510),
    .INIT_70(256'h13C026F101A0000650810117218505F042104425040424D22009B10008208D44),
    .INIT_71(256'h549AA416C1A44004D18001D9038C0CC5A8B041A028062084014D90116005C414),
    .INIT_72(256'h1658267B41865002C580444E019E0BA5908140F53A0284122084101320A15480),
    .INIT_73(256'h535290ABC18A801650024441A30F03E45A120DD4240708A620AD0142E800115C),
    .INIT_74(256'h42D002340080D01684824400818502012A0200E1008604620104000028804D40),
    .INIT_75(256'h40CA20C4000290060402410102150091E83245040A01848200C48140E020894C),
    .INIT_76(256'h061800394122F010C0024511A0110A04582004B02A8088B600809100402015C8),
    .INIT_77(256'h53488096408030164101051BA181000062034100268404B6014C800040204D08),
    .INIT_78(256'h549220E80100B00644834101818C0934BA810561020388240084805048240998),
    .INIT_79(256'h141A207D0080B010C0004011011909344A0004010C81882400408040A0A04188),
    .INIT_7A(256'h0408A064412C901001024401028C0A90D08244610E0008D00040004108844054),
    .INIT_7B(256'h45CA2053408E50004100010901980975F0B30460220284120040011160A4004C),
    .INIT_7C(256'h01982420000A1000040001D2209C09B0980101500C038CA200000000C8040488),
    .INIT_7D(256'h0100A06A01A0D00000000000200400250000000004000482004000008800C000),
    .INIT_7E(256'h17128652410AD000400244CA230D0864C800016008030C6001800150688441CC),
    .INIT_7F(256'h50800089002A501044024101A3180805F81004142082001400448100E080C94C),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_0__0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_0__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_0__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_0__0_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6_0[0]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_0__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_0__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_0__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_0__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_0__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h030AA2BB4122A016C0010556A0880EB11A0240052C8608860144010060248944),
    .INIT_01(256'h14D0A26B00A800104000440223880A00B890043420800CD200000150E0A48D40),
    .INIT_02(256'h01DA02A001A040068402055823110165AA0241612C8380E00044815040A00148),
    .INIT_03(256'h018280FA400C801000020059221001D1E81045302601086001C08040C8804548),
    .INIT_04(256'h445A2417410A40145401044882820AB5BA3144812E83000420C81113A881441C),
    .INIT_05(256'h4098A68F09A650060503459CA2100575721044C40203082201841100C00500C0),
    .INIT_06(256'h051020B141A2B00001024510009008F4F8904071260380740140010040841D04),
    .INIT_07(256'h4318008741A260060100050100800060A810017108018414010480102020C04C),
    .INIT_08(256'h12CAB2FD0006E004C5004043239D00E0D893007020808C9200C0004100A40D00),
    .INIT_09(256'h529A86F4002AC016000145DBA20C0054220301B40484003000040041C8041150),
    .INIT_0A(256'h411AA0690008C01001004011200809C480100011008280200000001088804408),
    .INIT_0B(256'h010A00040000401040000009000000918000000104000000000001002800C408),
    .INIT_0C(256'h041080A2000080160000401020900171280045500C0208920104910000200100),
    .INIT_0D(256'h000880A60028C004C00044082085012128200130288208040084005080208580),
    .INIT_0E(256'h0780806B0102E0100100011900910820E8100101288204300100811000A08040),
    .INIT_0F(256'h438AA0EC00A06016C0000009A0000061A800010120028C820184900080A00C44),
    .INIT_10(256'h4112A02D0108C0060102400B820809B1B0014541080008C00000110020A04540),
    .INIT_11(256'h0502003C0000A010400204192210002460204000240204000004110088004D40),
    .INIT_12(256'h031A2493412040008502049B011501E11881000520820496014481404804DC44),
    .INIT_13(256'h169AA0530100E010440241000300004130204400040200640040015040A04D04),
    .INIT_14(256'h528804E20000E016C48005CB80990B547AB105102601005401C1111060840800),
    .INIT_15(256'h024A20044088900000004018219500A1A0A244312202807601400110E004C500),
    .INIT_16(256'h4700A4930088B0060100010B2099019190930020268284B600C4811028248C48),
    .INIT_17(256'h4502009B0020C006400040188085004040110100040200200004810008A4C004),
    .INIT_18(256'h421220344008F00605000001A08403B4F02005C00200806001448000A004044C),
    .INIT_19(256'h410880FE4028D0164000040880840190A80001112602041400C4010000048C40),
    .INIT_1A(256'h01C0007F410240100000011180150835D8204411008300C4014190002820D548),
    .INIT_1B(256'h031020250008B01040004119800003E0C20040010602840400811100E0A04CC0),
    .INIT_1C(256'h464A06B640883010040305D201840001A0034035200380B001C48100208040C8),
    .INIT_1D(256'h464A02C8018400064002001182800211183005702A018834014480008800C988),
    .INIT_1E(256'h0182A416408CF00040024018828D0A81F82101400A02887200408150E8244CC8),
    .INIT_1F(256'h0000241201824000400041000090014100010000020004000000004040240004),
    .INIT_20(256'h4592A20D40AC200690800502200C0E6410B049D1008004B2016100036805401C),
    .INIT_21(256'h15528433C8AAC016448244DA011D0421B093056122878C820129801080850840),
    .INIT_22(256'h51CA86C900A48006C481001B821508303811450420848C6400CC100120801140),
    .INIT_23(256'h1618A0C7012CF0008403441B23900085C80305310E860414008880404804CD80),
    .INIT_24(256'h045A06DB400C20000101055E000A0EC16AB245B5260500922168111268819950),
    .INIT_25(256'h138882DB01AEB01080800455029D0F40421005912A0780C22160904088A04900),
    .INIT_26(256'h0700A0FA41AEA0004002441000110105B0000514040004A601A080108800410C),
    .INIT_27(256'h001880C8402EE0004000411920810181F8200000048204740180001088008808),
    .INIT_28(256'h125A3642410A10168482008AA3950A1498A044842A05885000EC005048248C58),
    .INIT_29(256'h4440047941A6B0064482418A211A0044101200B12C060056002C8140E8A0D91C),
    .INIT_2A(256'h0388A01B4020C0004102441101180A947A9144C0000184D6010080408820D40C),
    .INIT_2B(256'h150200240020000000034402031000706A1140000082005000800140C8008844),
    .INIT_2C(256'h400000200008E006C000011183010095D030044000800C14000000506800CD4C),
    .INIT_2D(256'h010200000028A01000000019200000C0C8000001048200120080004020004008),
    .INIT_2E(256'h151A24DC40822002010244CB21050835F82204952E01801000259100C8044C0C),
    .INIT_2F(256'h4198A4C441A68006800301938201035150A0410400028C4000240100C08488C8),
    .INIT_30(256'h0288A26940046002948005CC83160721089045712081841601C98110C8248014),
    .INIT_31(256'h16882218C184D014810004DDA1840CD1020241110A0608C2006D004188249D44),
    .INIT_32(256'h400800A201A040164000400000010034E8200101008200960084010028000448),
    .INIT_33(256'h0002008000008010000000000000001040000100008200100000000020000400),
    .INIT_34(256'h051020B70008A0100100455800180AC1381044D10003807001008110A0A05904),
    .INIT_35(256'h0002001801A080000000000820000035480004000482003600800100E8000C40),
    .INIT_36(256'h468A864241840016C4830499A0810504BA8105D52200047621E5001020A0D8C0),
    .INIT_37(256'h4582049141A0C00085830086228805A1328004300804886420241043C8004800),
    .INIT_38(256'h504A22D30180A006C4800011A09C08C152A000150683002400C41041A8804884),
    .INIT_39(256'h1390206740A2700405024509231101B0C01241040680001401C00150C8A04CC0),
    .INIT_3A(256'h445A023941024000C5824511A20100E5C80101202A0300740020910068004504),
    .INIT_3B(256'h06DA263241AA501000020583231D09E48883007008010084018001012824C0DC),
    .INIT_3C(256'h5792A683402E80060583419923800365600301D0020384460104115180245C98),
    .INIT_3D(256'h54D0A2A50126B006C003401021050084BA1245B00883807400451050A0A0DD88),
    .INIT_3E(256'h071000F841A4E00040004401A0150304B81040D02C0104E20100800008209848),
    .INIT_3F(256'h420200DC41A0A01600000419A004003538000550200200A201C480002000C908),
    .INIT_40(256'h4182061E01244006048145D0000508C04A2244450A078CF401091011C0A0404C),
    .INIT_41(256'h5618204D0102A006C5014108A01501C5D282043026860024200C80404824D054),
    .INIT_42(256'h02D204B6000ED0144403058881850374281145E42C06086601C91001002090C8),
    .INIT_43(256'h41D82464812C9000C4014014008100604A9245F126860CF001680100082408CC),
    .INIT_44(256'h035AA0F10104A012C10240098388081098B345110A8388820144000140849908),
    .INIT_45(256'h4210A07900AC5016410040108008087000800011020180A600C0810000844880),
    .INIT_46(256'h411A24690028B01244024082210C09F0E03141140E020C100040815040A08C84),
    .INIT_47(256'h551A20A10028801640030418A21400B18A00011124000CB60084814060008540),
    .INIT_48(256'h57580433400A90004502445EA1040515F23204752A80809220A0814288858CDC),
    .INIT_49(256'h5398A46A01A06000C503008E03090E35B02045642C0000C0212C9040C8A090C0),
    .INIT_4A(256'h020000EA400EA00000000510208401A130004551000004260100811080008904),
    .INIT_4B(256'h0302001441A8E01040004511200001A4D8200440048204F601808010A0000D08),
    .INIT_4C(256'h068AA0F240A23006C4024101808D0AA100A244C42E8284E60064011040249588),
    .INIT_4D(256'h411A805E41AE201680020119800D00D058000000008208B001C48010E820C908),
    .INIT_4E(256'h408A002840A0801644000440808402C1380001D108020C6400C0015080008C00),
    .INIT_4F(256'h440A805000A04016000000098091000100204510000204A6008081000024884C),
    .INIT_50(256'h5602066B408A5012810201D7231807A0EA23445108030C442061004180219198),
    .INIT_51(256'h57C2208A40A070108102000F03090E342A0341C02E85040021209102C8A0C5C8),
    .INIT_52(256'h0298246300A0701044004516A285004178B305102002008401C0804000A444C0),
    .INIT_53(256'h4010A0E401A210064002418003940160C83341042602808200C40150480409C0),
    .INIT_54(256'h46CA241F00A2B010C1804417201B02C49A0241000805884021412051C825C9C0),
    .INIT_55(256'h425A26570182A010808304DB8104062022110094260108562121011088A001C4),
    .INIT_56(256'h42C886B501A65006C082418F200102D1620141112A8108E40181004080A40D40),
    .INIT_57(256'h010820E400863006C402451302950015028244552A000CE600C49151E004C00C),
    .INIT_58(256'h020A00DE0188000000000410229500A1A0200440228008300140800060008104),
    .INIT_59(256'h400200580020801200004010A080009088000001240200140080014068004D40),
    .INIT_5A(256'h0290A0AF4120B01080800412211400706A2101C0008188F60144004048A055C4),
    .INIT_5B(256'h4718006F40224000C0024118A20500A042304051208308B60000814060208904),
    .INIT_5C(256'h5558809A00A490060481459021840464E8A245C52A05845221CC911120249118),
    .INIT_5D(256'h074222F8010AE0104482051D02880D24E29205D00A85884020818003E8A01880),
    .INIT_5E(256'h50DA06AE01AA1006C0034108A1800235623305B1288288F200C48151608051C4),
    .INIT_5F(256'h15D080A6402E701281024401A31401C0F23205902E00083201440040C08095C8),
    .INIT_60(256'h02D020BA4008D01681024101838C09E5181045100A0384800144811060801D40),
    .INIT_61(256'h460000820188C01640024018A01101D08000010006020400004401002000C000),
    .INIT_62(256'h44D8208C00AEB010148341CF028D0A442A3241E4020000A601850000E8A148DC),
    .INIT_63(256'h0482226641843006148205CC01040500C2910141000400A620C8900360A449D8),
    .INIT_64(256'h0008807801022010400005082000003420000501000000220000001028A00944),
    .INIT_65(256'h0400804A01A06000400000182015003420204001000000020000000028A00944),
    .INIT_66(256'h431A005C418E200640000541808103A4502004C02A8004E201440110A800004C),
    .INIT_67(256'h0002009241A0C0104000040800010031E8004101048204340084000020004C00),
    .INIT_68(256'h53C8A63C490A4016D083458A018704F0D29200B00E05248020E42142A080D1D4),
    .INIT_69(256'h04D226E8C000F01641810415A21E061468A101302807A800004C814340208C44),
    .INIT_6A(256'h471880200084600040024018001403C0D8B004D000800074010001408804DC44),
    .INIT_6B(256'h430800FE00A4B00640000009A0840011D08341712A8104D40144800008248948),
    .INIT_6C(256'h1302A0CE000010000500445801010A61E81004012C80889201C0001060A09C80),
    .INIT_6D(256'h020280DA4022801600004008A08000B5F02005402481003401C48000682000C4),
    .INIT_6E(256'h1158A65040A4D000C000459A810D0980BA8245310680044001600011C08408D4),
    .INIT_6F(256'h5518A48600249006C0004412A3840150CA9145102800882400840040C804CD50),
    .INIT_70(256'h16DA8478410660108180410A210D0970E2B144002A82044600001140E02494CC),
    .INIT_71(256'h07108012400C700080024419028000D1CA1000000A800C1400408040C0041D00),
    .INIT_72(256'h4608A4BB402A501641034083A31C0994D28144010E0284D200C4814120A0940C),
    .INIT_73(256'h000A80CC402AE014C000440820040151282101100802083000848140A820C484),
    .INIT_74(256'h04802416008CB0100002000082980AE5F03340E006000C7201400050C004D0C4),
    .INIT_75(256'h00000480418610100003410A80940111E0010124220000000044004028240104),
    .INIT_76(256'h151824910100D01081810483019C0060E2814561248284900080000000841C44),
    .INIT_77(256'h0318240301A8301041020453820C0B3162B104F10C038060012081408880D08C),
    .INIT_78(256'h0340A6A4418AB006850305D4218403E55A3201E508868024006511100820D044),
    .INIT_79(256'h0688A0284106F00040030008020D0914208041410A038C200180815040A48C84),
    .INIT_7A(256'h009A003001A0001080024018231500F4CA3044112C000CA200808140C0008500),
    .INIT_7B(256'h400200220020800600024418A21400B008000101200000960084014068204544),
    .INIT_7C(256'h061000E000A4300040024041008503B0A0A040D02283008601E001402024D140),
    .INIT_7D(256'h060000E2010CB00040000009A0900155B8824071228204C40140010048048144),
    .INIT_7E(256'h1580848B412A90164483459381850180CA0101752E02845000848010A880C098),
    .INIT_7F(256'h04DA869B4102E0104401458A00110201D093417128800C600044904120A444D0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_0__1
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_0__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_0__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_0__1_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6__0_0[0]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_0__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_0__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_0__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_0__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_0__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_0__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    tmp_6_reg_1585_reg_rep_0_0_i_1
       (.I0(\ap_CS_fsm_reg_n_4_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten2_fu_411_p2),
        .O(nm_t_mid2_reg_15720));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_10
       (.I0(sf_reg_368[2]),
        .I1(p_0_in1_out),
        .O(sel0__0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_11
       (.I0(sf_reg_368[1]),
        .I1(p_0_in1_out),
        .O(sel0__0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_12
       (.I0(sf_reg_368[0]),
        .I1(p_0_in1_out),
        .O(sel0__0[0]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_6_reg_1585_reg_rep_0_0_i_13
       (.I0(\nm_reg_357[5]_i_3_n_4 ),
        .I1(\nm_reg_357_reg_n_4_[4] ),
        .I2(p_0_in6_out),
        .I3(exitcond_flatten_fu_423_p2),
        .I4(\nm_reg_357_reg_n_4_[5] ),
        .O(tmp_3_mid2_fu_503_p3[14]));
  LUT4 #(
    .INIT(16'h8F88)) 
    tmp_6_reg_1585_reg_rep_0_0_i_14
       (.I0(p_0_in6_out),
        .I1(\nm_reg_357[4]_i_2_n_4 ),
        .I2(p_0_in1_out),
        .I3(\nm_reg_357_reg_n_4_[4] ),
        .O(tmp_3_mid2_fu_503_p3[13]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    tmp_6_reg_1585_reg_rep_0_0_i_15
       (.I0(\nm_reg_357_reg_n_4_[2] ),
        .I1(\nm_reg_357_reg_n_4_[0] ),
        .I2(\nm_reg_357_reg_n_4_[1] ),
        .I3(p_0_in6_out),
        .I4(exitcond_flatten_fu_423_p2),
        .I5(\nm_reg_357_reg_n_4_[3] ),
        .O(tmp_3_mid2_fu_503_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_16
       (.I0(sf_reg_368[9]),
        .I1(p_0_in1_out),
        .O(tmp_6_reg_1585_reg_rep_0_0_i_16_n_4));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_6_reg_1585_reg_rep_0_0_i_17
       (.I0(\nm_reg_357_reg_n_4_[1] ),
        .I1(\nm_reg_357_reg_n_4_[0] ),
        .I2(p_0_in6_out),
        .I3(exitcond_flatten_fu_423_p2),
        .I4(\nm_reg_357_reg_n_4_[2] ),
        .O(tmp_3_mid2_fu_503_p3[11]));
  LUT4 #(
    .INIT(16'h0708)) 
    tmp_6_reg_1585_reg_rep_0_0_i_18
       (.I0(\nm_reg_357_reg_n_4_[0] ),
        .I1(p_0_in6_out),
        .I2(exitcond_flatten_fu_423_p2),
        .I3(\nm_reg_357_reg_n_4_[1] ),
        .O(tmp_3_mid2_fu_503_p3[10]));
  LUT4 #(
    .INIT(16'hF306)) 
    tmp_6_reg_1585_reg_rep_0_0_i_19
       (.I0(sf_reg_368[9]),
        .I1(\nm_reg_357_reg_n_4_[0] ),
        .I2(exitcond_flatten_fu_423_p2),
        .I3(p_0_in6_out),
        .O(tmp_6_reg_1585_reg_rep_0_0_i_19_n_4));
  LUT3 #(
    .INIT(8'h08)) 
    tmp_6_reg_1585_reg_rep_0_0_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(\ap_CS_fsm_reg_n_4_[1] ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(weights20_m_weights_1_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_20
       (.I0(sf_reg_368[8]),
        .I1(p_0_in1_out),
        .O(tmp_6_reg_1585_reg_rep_0_0_i_20_n_4));
  CARRY4 tmp_6_reg_1585_reg_rep_0_0_i_3
       (.CI(tmp_6_reg_1585_reg_rep_0_0_i_4_n_4),
        .CO({NLW_tmp_6_reg_1585_reg_rep_0_0_i_3_CO_UNCONNECTED[3:2],tmp_6_reg_1585_reg_rep_0_0_i_3_n_6,tmp_6_reg_1585_reg_rep_0_0_i_3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_6_reg_1585_reg_rep_0_0_i_3_O_UNCONNECTED[3],tmp_6_fu_531_p2[14:12]}),
        .S({1'b0,tmp_3_mid2_fu_503_p3[14:12]}));
  CARRY4 tmp_6_reg_1585_reg_rep_0_0_i_4
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_rep_0_0_i_4_n_4,tmp_6_reg_1585_reg_rep_0_0_i_4_n_5,tmp_6_reg_1585_reg_rep_0_0_i_4_n_6,tmp_6_reg_1585_reg_rep_0_0_i_4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_6_reg_1585_reg_rep_0_0_i_16_n_4,1'b0}),
        .O(tmp_6_fu_531_p2[11:8]),
        .S({tmp_3_mid2_fu_503_p3[11:10],tmp_6_reg_1585_reg_rep_0_0_i_19_n_4,tmp_6_reg_1585_reg_rep_0_0_i_20_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_5
       (.I0(sf_reg_368[7]),
        .I1(p_0_in1_out),
        .O(sel0__0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_6
       (.I0(sf_reg_368[6]),
        .I1(p_0_in1_out),
        .O(sel0__0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_7
       (.I0(sf_reg_368[5]),
        .I1(p_0_in1_out),
        .O(sel0__0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_8
       (.I0(sf_reg_368[4]),
        .I1(p_0_in1_out),
        .O(sel0__0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_6_reg_1585_reg_rep_0_0_i_9
       (.I0(sf_reg_368[3]),
        .I1(p_0_in1_out),
        .O(sel0__0[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h165082344028000000000108209503A4C8320471060304E60040001000000848),
    .INIT_01(256'h030200360000A00040000408A001081110204000208004940100010028004840),
    .INIT_02(256'h15DAA40E01A0E010C00145478015044112A34040288684E221450053A0808C00),
    .INIT_03(256'h4500A68A410030068400055623010054B0A1050008028C960044901068000C40),
    .INIT_04(256'h14C2A02D41AC00164583055882030D7082B044F4068528D0004920536080CC04),
    .INIT_05(256'h0048A0FF0006A01000834404221D0141D88240440800884201C11110A0A04980),
    .INIT_06(256'h041A84A200A610100502058602910314B8A341D12800842400C48151C0A40DC4),
    .INIT_07(256'h0318A0260188500041024480000801E4C80140010880001400C0001088209440),
    .INIT_08(256'h471000064120401600000410801400542800454124010060010401102000C400),
    .INIT_09(256'h000800A201204000400044080001003560004400048100340080010000004040),
    .INIT_0A(256'h100202D10102301691020440A10501B092A10470080384B420051011E8258488),
    .INIT_0B(256'h03902027418070104583001A80050BA010B241610E0784B6016D91022880081C),
    .INIT_0C(256'h4508803A0100601640004000009000F078200151228108F00000015028204544),
    .INIT_0D(256'h0508805200002010000001080095001478004450208000920080010028248D44),
    .INIT_0E(256'h535A00FE4088D000C4014454038D09901AB241810680801000411140E021195C),
    .INIT_0F(256'h1650A66F8102D0060183458A83040BE0628041C52A8700A601CC0140E0A088CC),
    .INIT_10(256'h054004CC010060048002048283850155B023054126020020004480014804CC48),
    .INIT_11(256'h410A00B20020A01640024413A2850011B8214101220200820084800060240108),
    .INIT_12(256'h4008005C4188801040004410A00101B4C80000112A0204E60180010088008540),
    .INIT_13(256'h400A00D000A0000640000018800100902000410024800434000401002000C940),
    .INIT_14(256'h148882AE410EE00680020400821501E4688100002C820CE60025001140045058),
    .INIT_15(256'h124006230002A010800340C2209C04210A11052000058CB2214C8141E085CC5C),
    .INIT_16(256'h0402002241A040004000040800110075408040000C82043400800000A0204040),
    .INIT_17(256'h404A020C41009010C000051022850075488344200E830CB600C00011200444C0),
    .INIT_18(256'h0750243140281010C500008A009D0910889304100A00882401C0000120A4080C),
    .INIT_19(256'h0210A07B41A8D00041000048200D0AA508800490040284C201C080008080D400),
    .INIT_1A(256'h05902440400AC010848001DBA0980820F00101500E81045400E19110C000D584),
    .INIT_1B(256'h048AA05541049000C1010119A28C0B61E89105240C83089401E00110A8248180),
    .INIT_1C(256'h401AA09001881016C500411B80080994E02145512880889200C4015028200C0C),
    .INIT_1D(256'h4108A0DA018A100645000000A00400A54080051004828C9200C401408804C800),
    .INIT_1E(256'h431820B241A8C00684020010A21001A01A3145410801886001C4005048204848),
    .INIT_1F(256'h400200EE012A6016400041188011007478104550228200100084800040008D00),
    .INIT_20(256'h051812730122A0109501048A01870BD0F2B145C5228288E401AD1011480010D8),
    .INIT_21(256'h1342A00D4004F000C003019A229903A1E2A005C00603044001C081108080108C),
    .INIT_22(256'h408A80AE4100E0168402440A828509A188B1441008820C32004400504884C50C),
    .INIT_23(256'h40028080000C800640000001A084000560800530088308520004815000240850),
    .INIT_24(256'h450200964000C016000004088004007128000501040300B60084000020004440),
    .INIT_25(256'h000000B001A00000000004080001000560004000048000340000010008004840),
    .INIT_26(256'h4500009401A04016000044118010004560004100208000140004810028000948),
    .INIT_27(256'h4100009001804016000000118000001560000100208000100004810028000508),
    .INIT_28(256'h0408242201A85010400004018098099548230021268080340040810088040948),
    .INIT_29(256'h0000040000005000000000000080000000010000020000000040000000040000),
    .INIT_2A(256'h0108A0140028F00040004411000101C0C80000010882843000C0000008208808),
    .INIT_2B(256'h0002001401A0001040000408000000D440000000048004300040000020004C00),
    .INIT_2C(256'h5008A28201A420168401450CA3800524AAA105602E058C20008511034004CC94),
    .INIT_2D(256'h1558A27E40AAA01080004112A00D0010B23240F52001080600A51050E0845CC4),
    .INIT_2E(256'h4148822D41AC101644020118828500901A1344310A0308A200609051C8800C50),
    .INIT_2F(256'h4440A2B64106B016C002451182950325C2A24520268288F60145101040044DD4),
    .INIT_30(256'h4482805A0020C016400004098091000000B04501000200A60000801080A40CCC),
    .INIT_31(256'h048A004800200000000000090095002000B04000000200220000801000040848),
    .INIT_32(256'h0608007C4180E00040024119A21108E0C01044612C0288020100815060804C48),
    .INIT_33(256'h431A809241A0D01640000000A0810035E81001610282809601840100A8200C00),
    .INIT_34(256'h440280DA01A8401600004018A01100E5600041000C82049200040000A0000804),
    .INIT_35(256'h000200FC01A8001440000408001100D5600001000E820C3400C0000020204C40),
    .INIT_36(256'h440800DA402040064000401880110060002005010C010420008400000020C048),
    .INIT_37(256'h400800FE01A00006000044188005002500204101000000200004001000040848),
    .INIT_38(256'h401A209200281016C500411AA0080994F0A144512880889200C401502824090C),
    .INIT_39(256'h4108A0CA018A100641000010A00400A46080051024808C92004401400004C000),
    .INIT_3A(256'h53D2866600A200101400408B83980621F0A344F5008000B22065904100A5844C),
    .INIT_3B(256'h55D826D141A0D000C180054AA18C0B204A9001B40004848600E0805188041014),
    .INIT_3C(256'h410800CA0028800640024109A2000181A8210110000204B60084010080008848),
    .INIT_3D(256'h401A00D80028001640000408800100906000011124800434000401002000CC40),
    .INIT_3E(256'h4582802041A080164000450080800021A0900131000304E400800110A0A48594),
    .INIT_3F(256'h048A805A01A0C010400044090095002120A04401000200A60080811020240C4C),
    .INIT_40(256'h16500488418C2002558004CBA2840BD02091441008078894016C8140C00415C0),
    .INIT_41(256'h4550A69C0180401645024096031809D040024104000580F00105114308200194),
    .INIT_42(256'h0500A07801A8800040000409001400D5C82000010C820C30008080008020080C),
    .INIT_43(256'h0002A05C01A8801040000409000000D4400000010C820C30008080002020CC08),
    .INIT_44(256'h408AA0C801A2201600000519A0110105E02145102081043000C48010A0208584),
    .INIT_45(256'h010A00DA01A000144000451900050131E0204001200000240004811068000D48),
    .INIT_46(256'h079080DC400AE01000000501208501F1303005E0020200740140901020844594),
    .INIT_47(256'h039200FC402EA00040004509209401C1482001600C800450018080100820000C),
    .INIT_48(256'h011222B2412CB000018245C0A31008F07A314004240108C400E100110084CD08),
    .INIT_49(256'h470280FBC0248016448201C1230D06C100904521040784840045010388804DD4),
    .INIT_4A(256'h408880A40100001640000401A0840844009005110C0004860044001008840480),
    .INIT_4B(256'h0102805801A4001000004001008401B580A04021040304C6000081102824CCC8),
    .INIT_4C(256'h164286104188700044020413029001D03A0144E10E0200560140114020240050),
    .INIT_4D(256'h030800A641A000104002010803810130F80044600E82047001C0101028005C80),
    .INIT_4E(256'h06088029408E200681014519801402A1501004C02681084401848110882408C4),
    .INIT_4F(256'h0340A28F4120401001004059231D0A908A1040F02003805420649111208109C8),
    .INIT_50(256'h470800004020801600004008809400A198200560260200B601C4110080204C44),
    .INIT_51(256'h410200804000801600004000A0800010E8000121008200100184000020000400),
    .INIT_52(256'h0110A02001A8E00001000409000909A5980044502E8200140080810008A0840C),
    .INIT_53(256'h4000009000020006000001108000000160000100208000140004811008000900),
    .INIT_54(256'h151282C401AC2010450340D6A28001E4521041612E808C7200251042000094D4),
    .INIT_55(256'h03020028418AA0165180415502180A24281205242601842601C5111128018850),
    .INIT_56(256'h53D8065F402E1006C083451A239103310A2305A00602886601441051E8A0DDCC),
    .INIT_57(256'h469880E94020000600030118A314003002100500040200A200040150E0A00544),
    .INIT_58(256'h5480A406018A0012C0824592239D09E58A1101100E010C2000001051C8208D88),
    .INIT_59(256'h411004A24024C006C002001223040100029101000000888400041140C8000140),
    .INIT_5A(256'h410A80B60000001640020418A2010130900041400C0004400004010020204C80),
    .INIT_5B(256'h0100000000004010000200000200011000000000000000000000010068000000),
    .INIT_5C(256'h029020860028C01645000141000503C4B03100D0048380B201C4801088200904),
    .INIT_5D(256'h035A847B01A4F000400004122084086498A304700682049601E00100E8208004),
    .INIT_5E(256'h131A02570022F000C40004C182810991EA3000612E0300B6002000402000D45C),
    .INIT_5F(256'h540A2669418EB000458045D282050CD4500104800A810CB620408013C8018510),
    .INIT_60(256'h5010862D41822002110200C2038104809A230060060304122061004100210040),
    .INIT_61(256'h1540A63B40AEA010440004D2800C0814F0A200252C81045400C11001E8205D90),
    .INIT_62(256'h418220880182000680820500A31101342820050108830CB200840150E8200C84),
    .INIT_63(256'h429800A00002400600024119A114008160100104248008B6000481504820894C),
    .INIT_64(256'h534006FE0000A01684024192020101142283403104838874000591110824C1D4),
    .INIT_65(256'h564200B241284006C0000109021809E5720241212E028C0601E591406880C0C8),
    .INIT_66(256'h00C2847C000090108002440B229500D0828300200E0208C600400040200400CC),
    .INIT_67(256'h400000A040205006000001100084010020820120020080400044100000000000),
    .INIT_68(256'h560A00CE4180E01640000511801401542800051022010C86008590100000C540),
    .INIT_69(256'h450A00E4002C60060000410080950140F021010124830014010480104000C144),
    .INIT_6A(256'h450800EC002000060000011180040040E000411128830082000590108020890C),
    .INIT_6B(256'h0508000601204000000004000014000540000000000208000000010008000000),
    .INIT_6C(256'h15C0A66A0082400081824118230D0934422104042E018C8400000041E8004C80),
    .INIT_6D(256'h439080364086C01640024511A315030122904105208008D601048050402091CC),
    .INIT_6E(256'h13D88660010E7000C4824583228806259A3341212A01085401400040A8208188),
    .INIT_6F(256'h4588A085800C600604004410A11C0170309240300E0300D60085100100240148),
    .INIT_70(256'h410800A601A000064000451980010045602041002C8004340004810008204548),
    .INIT_71(256'h4000009401A000064000001880010045600041002C8004340004000000004940),
    .INIT_72(256'h400200D44000800600024111A084004450A0047104030062008480500804C048),
    .INIT_73(256'h448220DA00A0D006400005188095002060A04521040280A2004400100824485C),
    .INIT_74(256'h1550A6A140289006850244C302990CD412B300E000018C700084904188849514),
    .INIT_75(256'h065AA207418A3000C5024580028C08F1789340E006818C440160010180A4144C),
    .INIT_76(256'h0582802041A080104000450000900021A0000411008304E400C00110A0A08584),
    .INIT_77(256'h0482805A01A0C010400041090095000180204511000300A60080811020248C44),
    .INIT_78(256'h4108805C41A8801640004410A000009088000011280204240084010000008D40),
    .INIT_79(256'h400A00D801A8001640000018800000902000011024800434000401002000CC40),
    .INIT_7A(256'h5212A44F002C200004010449A20903D4822140652A808002208990004884548C),
    .INIT_7B(256'h55020665400C9000C50241CB21850D31980044C00C80800020000103E8810D90),
    .INIT_7C(256'h40020022010040164000401800110075000044000C0304200080000020204440),
    .INIT_7D(256'h0000001401A000000000040800010075000040000600002000C0000000004C40),
    .INIT_7E(256'h0390200E400AF000C5020449021502C15A8144D128878C10014000406084588C),
    .INIT_7F(256'h010000684122F0000402010122840020582004512282009601C08140E8008808),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_1
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_1_DOADO_UNCONNECTED[31:1],out[1]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h449080CC41888006C0020010831503E4623141D128800C5600048140682088C4),
    .INIT_01(256'h408000FA00806016000245118200008160100100208000940004814048008148),
    .INIT_02(256'h05D882384080A0108582400082010E75508304D00280881000E4901028800014),
    .INIT_03(256'h45C824B7000E4012418045C7221C0E14E0320124160580A420E98053E0210554),
    .INIT_04(256'h448200A40000A01600020410A0100824402001002C8204340004001000804540),
    .INIT_05(256'h000A003A0080C010400040092001002120204001200200240000800000000D48),
    .INIT_06(256'h564A867841245016848204CA80910150B22345F00C808CE001A09041E824D8C8),
    .INIT_07(256'h124802AC41869000C002419922910101E22304700280884001C490104800D5C8),
    .INIT_08(256'h4018A066418AB00680820418029102C1F23045900A8408D000019140A88111C8),
    .INIT_09(256'h060A20134108E000C4010059021401F1E82100810E00081201808010A8A41954),
    .INIT_0A(256'h459020CA0188E00641004011801100850090011124820434010480002080C948),
    .INIT_0B(256'h400820E20008C00640000119800100806000411024820434000480000000C948),
    .INIT_0C(256'h4318A0F94000901645000440A00D0A31F0B001D12881844401C4010000A05040),
    .INIT_0D(256'h410000A24022200600000000A0800120B82041012600000200C4800000004100),
    .INIT_0E(256'h400A80FA40086016C000000083010195502001402082080400448000E8200D40),
    .INIT_0F(256'h450800200020E00200004019201401A198200440048200A2008080004020410C),
    .INIT_10(256'h430A00A141A8001640820410A08501201AA044042A80001601840110A0240C4C),
    .INIT_11(256'h4102A0864028800640004109A10401E0A82040100402842400049010C000C000),
    .INIT_12(256'h418A80D801A000160000051900150125E0204400208004A600C48010A8208D4C),
    .INIT_13(256'h410A00B20080A016400000118001001160204100208000040004810028000D08),
    .INIT_14(256'h400000B0012060064100451820100814A8204001200000A20084001020000940),
    .INIT_15(256'h000800320002E0104000401920010014A8204001000200000080800020000140),
    .INIT_16(256'h0400003600A8C000400244002214009100104001048008860000010020208404),
    .INIT_17(256'h000000000000000000000000000000000000000004000000000000000000C000),
    .INIT_18(256'h400222AD01A620164481458DA09108D140A04434280000C4004981016020148C),
    .INIT_19(256'h008A0249C0041010858144D8028B02D1182244152485880201CD1053C8210C14),
    .INIT_1A(256'h015A84320028E0104002000B80890990580104502E820010014081008820CC0C),
    .INIT_1B(256'h410200B40000A01600024501A0850011F0214101228000140004810028000D48),
    .INIT_1C(256'h439800EA0182D006C000411182990930622045002C830C34008410506000C5CC),
    .INIT_1D(256'h450820C801A0F01685004119021003E16200010104018854000510506020C440),
    .INIT_1E(256'h1200069700AE7010C181018AA3040BB158830561200588A60189201140A4009C),
    .INIT_1F(256'h571AA611008E50100582449A829D0165A01141F40682009401258040E0A015CC),
    .INIT_20(256'h10C880144022D0008002400802840104820340000E0088C20040104060200884),
    .INIT_21(256'h401000A24020C006800001102004000022100100000088000004011048000500),
    .INIT_22(256'h0482203041224010440041090011006538304050008200E600E010108800C080),
    .INIT_23(256'h0002A0DE010040168000401900010045602044302A828C4400C5110000200D44),
    .INIT_24(256'h400A8094018040064000000882010074A82045000880041400848000A8000440),
    .INIT_25(256'h040200A2000080100000440020140031E8200001008000820080010020200404),
    .INIT_26(256'h050220DC0182B01604004008801C096040000500088288100044000020000DC8),
    .INIT_27(256'h0102205C0080101001000001000000B0000000100400808200008100A8008408),
    .INIT_28(256'h5690804A408C4002C0804118810003A4723100D02884045401048000E08050C0),
    .INIT_29(256'h0380806A4182201040024501221501E41010405520840CD600008040402085CC),
    .INIT_2A(256'h011A20FE418E90000502000820080A0028A301112C0204C600C48010A804CDC4),
    .INIT_2B(256'h031A803400A8501040000400000100D0E00140000C80043000000010A8204C40),
    .INIT_2C(256'h54D8060D408800108183049F219909C1FAA304A00A07083001408141600411D8),
    .INIT_2D(256'h0558A00F41A8D0108103440823190935A29205D12281889201C08040E0849800),
    .INIT_2E(256'h110AA65B4002F010110101C380800BB4829241E00A8300C000A11051A0A41D0C),
    .INIT_2F(256'h1410A60E400C5016C08145CE800908001AA100B50E878C6000258141A0249994),
    .INIT_30(256'h4758A0860080200690820188A38C03A47010043406020C10010181404880895C),
    .INIT_31(256'h120284FA402E3000418205D6A084084188B040940A80884621E1814300A4D954),
    .INIT_32(256'h000220600180401044004501201500C130100400080204040040011080004440),
    .INIT_33(256'h040AA04C0120401080000001001000E40020441008020CC2000080000020044C),
    .INIT_34(256'h071A204A002810000502001D229809B108A304012E02800401C00000E0044548),
    .INIT_35(256'h1200A0EE0122A00000020100A20C08E55A00000128820C1001800140E8204C04),
    .INIT_36(256'h430820B0418A201640000500A00001E028204010080208A601848010A000CC04),
    .INIT_37(256'h0102A0EA01A80016450004098014009440000100048204B2000480002020C40C),
    .INIT_38(256'h4710009C40A030164100011180150851A8304101008280340184801020A00408),
    .INIT_39(256'h031820024180D00040000008200100050000000004028420010081000800C400),
    .INIT_3A(256'h0400805C0008800000020008221101E48200001006030C86008090102800CC80),
    .INIT_3B(256'h4108008001A0C016800001118010000560000100200188000004901000000508),
    .INIT_3C(256'h460200DE418060164000441080110010382005512C030420018480002020CD40),
    .INIT_3D(256'h400000EC418010160000441880850075200045000001002200C4001000044540),
    .INIT_3E(256'h108A868E00846004C58005D3000108F0D22340652A8384E6016090418880840C),
    .INIT_3F(256'h5380A2A6810E30160182049B831801E0AA9041010807847601C59001E884C51C),
    .INIT_40(256'h034200DC4088C0160000450820910321280005300E8204D201C48110A804C500),
    .INIT_41(256'h410A005840A8C016C0000018A00100908800041124000C240084010000008D40),
    .INIT_42(256'h4500204A01A87006000040112009098580014000008200300044800088004908),
    .INIT_43(256'h0002000401A0101000000419000000D440030000068200300040800020004C08),
    .INIT_44(256'h418280AE000080164002450122950150E20100000E000C8600048050202040CC),
    .INIT_45(256'h0100000000204000000201002384010000810000000000860000014048040840),
    .INIT_46(256'h008A007A4002C010C0024108021001D4820040000E00084400000150680000C4),
    .INIT_47(256'h439080A24006801640020501A3050100E200000000000CC600048050402040CC),
    .INIT_48(256'h13C88664012E70000102459EA291011188234434288004D00141105160801194),
    .INIT_49(256'h47D0A03881A25016D080454023100285D22245A12C838CD000E000414800119C),
    .INIT_4A(256'h4412A4F240AA70168102451B208901A070314111008188F200C401102880004C),
    .INIT_4B(256'h41020080018020160000411180100115A800010100000000008481102800450C),
    .INIT_4C(256'h405AA2B10008C00601024111A00801C59010000102030024004001108080C48C),
    .INIT_4D(256'h460A00004104E004000241192210012598200405040000420180011048004588),
    .INIT_4E(256'h418880E801A00016000005198005002560204500208100B60084801008008544),
    .INIT_4F(256'h4008009201802016400000198001000160204100208000340004810000000D48),
    .INIT_50(256'h451020E20188E01641000419A019088560A0410024820434008480000800CD48),
    .INIT_51(256'h0008203200008000400001082001000020204000000204000000800000004808),
    .INIT_52(256'h449A065600AAB00605810193A10D07C41A3305F00407048620A40141E02008C0),
    .INIT_53(256'h558026604022E006058241C283910B7050B001F10A820C9200E50001C8000918),
    .INIT_54(256'h008884E80080A0060400459A00150131E03144002A8004240044011020800980),
    .INIT_55(256'h0482804E0100C0100000040902010164803144010A0004A200008000A0A004CC),
    .INIT_56(256'h4000008000200006000000088000000060000100048000140004010008004840),
    .INIT_57(256'h0000008000000000000000000000000060000100008000100000000000000000),
    .INIT_58(256'h410280004188001001000018008809E5D8A04400088204740080010028240440),
    .INIT_59(256'h410A00364188501640000410008500F4888244000E80042200C0001028040C40),
    .INIT_5A(256'h440080900180C006400000108001006468204101088004040004810088004844),
    .INIT_5B(256'h0400002400000000000044002004004000000000000000820000000000000000),
    .INIT_5C(256'h4542A6D40088B00681004018209909C080130030228080B60045910100848C40),
    .INIT_5D(256'h434A00A20028101640004418818101910002010006000020004401002800C900),
    .INIT_5E(256'h0412A02B0108A00041024509209D08E17090440124818014002000102884C58C),
    .INIT_5F(256'h410080F44080400600024518A0950170D81005010C020C200024811020244040),
    .INIT_60(256'h41CA00264180100044020491A204028508220420240288D20080905188040114),
    .INIT_61(256'h0448046A4000B0104002008BA215009040A2402024800496000080412024451C),
    .INIT_62(256'h558020CE00AA4016C1024419A20909B1EA0005040C830C8400840140680088CC),
    .INIT_63(256'h0390004940027010400201012380013090000444228000140048805060240CC8),
    .INIT_64(256'h04128416018090104000000200910034882140010800040000C0010020208C44),
    .INIT_65(256'h41DA86F941A890068502059A82850151D21305050E0308C0004490412880C008),
    .INIT_66(256'h469AA4D0400E5016C40204DB80090B049A2101C10C018CF601648140A000C480),
    .INIT_67(256'h020AA03201A8D010C500000920090985800004100C028C0001C00040A020C84C),
    .INIT_68(256'h45C802D00028D0168002050183850370C2A205E00200887000C0005148A45C9C),
    .INIT_69(256'h07DA800840001010C003410002800340C01201A00A0004C201408040C0A4D8CC),
    .INIT_6A(256'h4380007C0100A00440024408828C09502AA0450024020C4401400150E084050C),
    .INIT_6B(256'h404A20D841A0D00600004010A1850121E0A241210282807001441011A8048C18),
    .INIT_6C(256'h1798A021402AC00041004009009503A0E8300051068184700000011008004888),
    .INIT_6D(256'h410800B601A02016400045198101002560204104208100340004811048000D48),
    .INIT_6E(256'h40D002C4402A2010140340D9A29105A402000431248608660065B051C8845D50),
    .INIT_6F(256'h0082200B008A201085010413228C08B41A3104F00C82804400C08040E084D5DC),
    .INIT_70(256'h1458260C01A600108181058A23940A55529140512E042C400128A15000051010),
    .INIT_71(256'h15D806DC400CA00655010102008904148A1341400002044400E591508021984C),
    .INIT_72(256'h51DAA4A4418C30045082015B008605D5B28001301E030C6220808002A8241994),
    .INIT_73(256'h51480487000AD000C482455A01090D710892400408828446002D9110A881CD10),
    .INIT_74(256'h039A805C41A88000C0824010031502B4823000D02E07087601408140E8804940),
    .INIT_75(256'h048880720182400040024511A21400C50010000520800096000080404820814C),
    .INIT_76(256'h449A80CF018AF0168002451182000AE4F80005C02C838CF601040040E8809DC8),
    .INIT_77(256'h534000844000701600030113838000006203010022840014014C814008000508),
    .INIT_78(256'h0118A0480180B0100400040122890804D0A1446002808414004081006024015C),
    .INIT_79(256'h0112A05D0120301000024419020C0834082044010C0284A200C08000E0A04508),
    .INIT_7A(256'h4408A09C0028500601004011A09809A400A201210A0204A00044800120840858),
    .INIT_7B(256'h45CA20B9010A900601000511A19C082400B34120060084200044811100844848),
    .INIT_7C(256'h0118A47A01A8D000440000D200980895180105500C02880400C000108824CC44),
    .INIT_7D(256'h0000A06A0000900000000000200400200000000004000482004001008000C000),
    .INIT_7E(256'h0698A448408A3000040000C2201C09943011015420820C7401400140A0248CC4),
    .INIT_7F(256'h450220D00008D00604000018800909E5780045102C8000100044011088008980),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_1__0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_1__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_1__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_1__0_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6_0[1]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_1__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_1__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_1__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_1__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_1__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0310843E4008B010840101CD219D0E14C23244442C8580540100014080A40144),
    .INIT_01(256'h451220B0000A80060002051880190BE0780045102E820850000401508800CD84),
    .INIT_02(256'h4192006E0008C01080024418A30400F182304050220288F600008140C0A04D44),
    .INIT_03(256'h4488004801880006000240198214008500100011248008B60004814068A0C14C),
    .INIT_04(256'h13D022DF002A5014C0820452A3810CA0183301E0028504D201059050A000108C),
    .INIT_05(256'h439020624186000644820547001904013A9101902C838440004181502005D14C),
    .INIT_06(256'h47182083400270160102050880900840B09005710A0280D60144000020A4D040),
    .INIT_07(256'h061A001341A2A0100100010120900035C8100071008280000180811028008C08),
    .INIT_08(256'h459AA0D101A06006C1000458821C0B05B030419006800C920104815028009C48),
    .INIT_09(256'h545026FB01A800164103419BA2940BD0EA2305710C8784D600440141E0A4C95C),
    .INIT_0A(256'h440A0002018000104000401900110151800000010400040000000110A000C408),
    .INIT_0B(256'h0102000000004010000000010000001180000001000000000000010028000408),
    .INIT_0C(256'h450800DC0028C00640004400A09101A1A8000541240204B60184100000008C40),
    .INIT_0D(256'h410200C80000C01600004010A0800191A8200121048204100084001020004480),
    .INIT_0E(256'h0100804E00A08010400000012005007140204100088004100080810028200104),
    .INIT_0F(256'h040AA04E01A0C01080000011001500750020400000028C820000900020200504),
    .INIT_10(256'h440000380100C0060002040AA21001359021454004020C600000900020004808),
    .INIT_11(256'h0508000A00004000000200000211002400000000000000000000910008000008),
    .INIT_12(256'h458224C60122401644000592A20000C558110501208000B20044801088A048CC),
    .INIT_13(256'h0408A04801004000040040090015006510000400000000C2004080000020004C),
    .INIT_14(256'h0380001A00A0E00040020108028D0871289000012400082401800150A0A44144),
    .INIT_15(256'h424A20C84080D00600004008A1810001C0A241210282806001440010E8040400),
    .INIT_16(256'h04080010018060104000011180100115F0000100208000140000801020004D48),
    .INIT_17(256'h4508009801A04006000040108014004540000100000000000004010008200004),
    .INIT_18(256'h4002009601A8C01600004008A000009428000101048200B60084010028004C40),
    .INIT_19(256'h400A80FE0028000640000408800400806000011024800414000401002000C840),
    .INIT_1A(256'h0210004E008A200000000510801500A0C03000502C8300900081900028800104),
    .INIT_1B(256'h0508207C01A010000000451080100245C2004011208080100001900060208988),
    .INIT_1C(256'h43C2864841A2B000440244D2008401B0300340700202809201800110E0200800),
    .INIT_1D(256'h0342026E01A040000002400802810075781044700282880001C00100000088C0),
    .INIT_1E(256'h010824020088101040000011809809D168214101268280240040000080040904),
    .INIT_1F(256'h0000040000004000000000000080000000010000020000000000000000040000),
    .INIT_20(256'h17D084BC002E7016958105DC00910904E0900C242C0208D600608141400514CC),
    .INIT_21(256'h06880084498010064400045880840874A09001E02A840C82012D81500000848C),
    .INIT_22(256'h4410008A008CA006C4000008A10008F0B21045112402088200C4810020200484),
    .INIT_23(256'h040AA0300184701044020019029500548A2244200A020C8200C08140E024090C),
    .INIT_24(256'h14D8A47241A480004400009B211900658A324534208180920121111188040D44),
    .INIT_25(256'h105A82824028000005824544A08906449A92016100870C7420810040602444C8),
    .INIT_26(256'h0100A0C8002880004002410920000081E8204110008204340000000000008008),
    .INIT_27(256'h011A80C80028001040000008000100906000000104800434000000002000CC00),
    .INIT_28(256'h019230AD41AA301045020511221C002002014550268200E200200040E02014C0),
    .INIT_29(256'h54C026D5408650064581450A838D0A00620001C10402082200440151A0009104),
    .INIT_2A(256'h0512805201A8C0108000441922000080983004100881082000000100C0804848),
    .INIT_2B(256'h0002001001800000000000000000003508100000000200400080000000008000),
    .INIT_2C(256'h450A00200020E01600004019A014002598200441040000A2008000000800410C),
    .INIT_2D(256'h010200000000A010000000112000001088000001000200020080000020000408),
    .INIT_2E(256'h0688208C012AA0128502410003000AA540A00495208088D601448050E8845584),
    .INIT_2F(256'h0192203C4182C000800345010201026100B04404080088C20000804048A480CC),
    .INIT_30(256'h404A20C4408080064581004483800145BAB145050C8280A201A40011C08405C0),
    .INIT_31(256'h1288043A4088B00405034047819005E512330445040704D201E90100C0A0D988),
    .INIT_32(256'h4002008001A0C006000000002000000460000100008000140004010008000040),
    .INIT_33(256'h0000008000000000000000000000000040000100008000100000000000000000),
    .INIT_34(256'h060A80CE4000C000400005080014005068004400008304340000011000008440),
    .INIT_35(256'h0000001001A00000000000080000000540000000048000340000010048000840),
    .INIT_36(256'h12402665408290000483449822040C71922345610C03883621008110280005C8),
    .INIT_37(256'h528886BB400C7016C500459BA18501056A9044210C820C1401259051A0208C90),
    .INIT_38(256'h0080202601A260004402050923190994383044112482009200C0011060200DC4),
    .INIT_39(256'h040AA05A01A0101444004008200500E5400241000E82049200408000A000480C),
    .INIT_3A(256'h04C2A2B6408AC006C0824101020909F060104530028100D6000491108820CCC8),
    .INIT_3B(256'h071820584008C00000004008008D0880080004500600008001C0011008208000),
    .INIT_3C(256'h51D8A6AB002E50068583009881950324623301F120828C5200C4105148845190),
    .INIT_3D(256'h56D822A7400E101680034111830400D1623241B1260088E20145915068805D8C),
    .INIT_3E(256'h44020024000000164000401800110071000045000C0304200084000020204540),
    .INIT_3F(256'h0000001401A00000000004080000000500000000000000200040000000004C00),
    .INIT_40(256'h1150809C018C400004000013830008A53A314150208204220104010080004C84),
    .INIT_41(256'h050020B601A8700045020401029501C478A245200682089220C081404024C01C),
    .INIT_42(256'h1408A6C440A27012018104D2819C03A5023304F120850890002D9151E8204040),
    .INIT_43(256'h548A809E410AF0000580015D821C0130128040F4208284E400E00100000448C4),
    .INIT_44(256'h4358A0570008901481024410038D09D58093001102808C2001400001C8A41404),
    .INIT_45(256'h0610A06B0088D00001000008201909A080800010060284A200C0810020848000),
    .INIT_46(256'h408A2478018050020400409BA218081488214500220000B200C08000A020050C),
    .INIT_47(256'h05020020000080100000440020140031E8000001008000820080000020004400),
    .INIT_48(256'h101A02E1000CD006000044C4239106B03A0045052283044021450043A0854C4C),
    .INIT_49(256'h4752028E01A4C01680034419A1010040481300752C0308A601AD1051E8001554),
    .INIT_4A(256'h010000C8002880000000400920000080E8200111048204B4008001000000C808),
    .INIT_4B(256'h0002001401A80010400004080000009440000001048004340000000020004C00),
    .INIT_4C(256'h010020C0408C7016C4000009808C0850388241010680848201C480002804C908),
    .INIT_4D(256'h011A807A00284010C0004400000D01D1C00000010C800CB000400100A8208C00),
    .INIT_4E(256'h0482807A00A0C010400004090095000120204401000200A6000081100020044C),
    .INIT_4F(256'h000A001800A00010000000090085002100204000000200240000810000040848),
    .INIT_50(256'h11D086A60004E014850200DF228907A01A11442108830C6421C401414025CD9C),
    .INIT_51(256'h03CAA63A41A6E01004024590038400A0501340D42C82008601E1111188208490),
    .INIT_52(256'h0580201601A8200041004501020C0991900040012882843000008050202085CC),
    .INIT_53(256'h051A004E01A2C00000020110A3150164A00000052082001400000050400009C0),
    .INIT_54(256'h135880F001AC901041830119009A03F0F8A241E50C058C500148B050A0A48180),
    .INIT_55(256'h02C0A604408C7006C40040CAA3040490481304B52C838CA6218590406080440C),
    .INIT_56(256'h129A206900AAB01001024105A20C0915A8804011000000160180900048A4C588),
    .INIT_57(256'h040220BE0082B016440045182080003120A200052A02042400440011A8044D40),
    .INIT_58(256'h42000082002080160000400880940031A82005410682009601C4010008004C44),
    .INIT_59(256'h00020080000080140000400020800010E8000101008200000084000020000400),
    .INIT_5A(256'h029A20DF4088D010C0824003230500F4E23101D00C8288F601440040C0A054CC),
    .INIT_5B(256'h421800D94182400680020510821000E562100150208208140004814040008100),
    .INIT_5C(256'h018A268100A6A000C483009223950C25C2A145712E8608422068115108A4CC90),
    .INIT_5D(256'h140A260D4104D0000400459A01950955029040D12402087001210141002011D4),
    .INIT_5E(256'h13D28620400810008003411003800200021340B00A008CE201C08051C88098C4),
    .INIT_5F(256'h57D800244008100480024410031400D102124091060208A00140014068A018C4),
    .INIT_60(256'h42D020164008D000C1024518038D08D0801000110600842201408110E0A0D044),
    .INIT_61(256'h030800020008800040020008200100850000000006020400004000000800C000),
    .INIT_62(256'h578A261A00808016C08105D7811C0305729141C02A828C000180000140A4D010),
    .INIT_63(256'h1702A6514100601010010452039801416A1105C40201047001259111E8001D94),
    .INIT_64(256'h040A804A0100C00000000001001500240020450000020002000080000820040C),
    .INIT_65(256'h040A804801A0C01000000001001400240000000000020002000080000820040C),
    .INIT_66(256'h400A00DC01A8801640004408A0010094A80001012C0204340084010028004C40),
    .INIT_67(256'h0000009201A00000400004080001000160004100048004340004000000004800),
    .INIT_68(256'h07CA04270908C016458300C7A1940B34021040602684847421891010C0008008),
    .INIT_69(256'h431086748002E00001010545239B077120A100752E872C52018D100388A0D11C),
    .INIT_6A(256'h040A80024120401000004000001500B540A040000C82043400800000A0240044),
    .INIT_6B(256'h000A0022410050104000041000810075488344200E83043600C0000020244440),
    .INIT_6C(256'h461AA09641A030060500044980140A64B01041512001886401C4800008805548),
    .INIT_6D(256'h420080EA41A220060000401180840000B820054120020082014481000020490C),
    .INIT_6E(256'h11D2064241245010C002458B03950105A2934420028208E601C08051C8A44898),
    .INIT_6F(256'h111824680024100080020002039401208291400000008CA60000014048240854),
    .INIT_70(256'h12DA842040A48010C082041B231001104A3100000A800CC4008091406020D9CC),
    .INIT_71(256'h02120016418C8010C0024400221500854230400100800896000001406820940C),
    .INIT_72(256'h411800F00188A016C0000010A00501901830441000800CA2008480006000C504),
    .INIT_73(256'h010000000000E0000000400120000181C8200001048204000080810008004088),
    .INIT_74(256'h040A2436412850104000040180880994602300212280042400408100A8044D08),
    .INIT_75(256'h40000400000010060000001A0080000000010020020000000040000040040000),
    .INIT_76(256'h0310207B41A0F01001024110028808A0609004610803880201800050C0A45800),
    .INIT_77(256'h4712A0B141A8301601000449001D0A3148B005F10C8084F601A48000C0A0DC0C),
    .INIT_78(256'h4298A05200223000C103011DA3940351828044D42A078CD201000150C0A4D98C),
    .INIT_79(256'h428820CC41AAB00640030419821D0884C090005124808CB601840040E8A445CC),
    .INIT_7A(256'h440280960180C0164000040080010075E82045000880041400840100A8200444),
    .INIT_7B(256'h000200A200008000000044002014003068000001008000820080000020200404),
    .INIT_7C(256'h410A000A4100101600004010808000F518A005000E81046400C4000028240440),
    .INIT_7D(256'h410A003E41A850164000041000850075008245200680042600C4000020044C40),
    .INIT_7E(256'h4510849E40A8701684004082829401F1103145612A80080400448040C0208550),
    .INIT_7F(256'h004086084128B00044000082208503A478830460028000F600801001682488D4),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_1__1
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_1__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_1__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_1__1_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6__0_0[1]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_1__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_1__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_1__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_1__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_1__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_1__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1540026C000000000000450800910160C02240210201002400C0011008008048),
    .INIT_01(256'h430A00B60000A01640000419A001081170204100208004940104810028004D48),
    .INIT_02(256'h01C2020E0000E000440001080311005410A340600202083401441111A8A08854),
    .INIT_03(256'h05400408010070100002018380800014D0A200202080001400008111E8000D58),
    .INIT_04(256'h4710267541028010448341C203120644C023442004872814010D305380044048),
    .INIT_05(256'h578AA0930128000681024514A21809219A9000540A00888601840140200088C8),
    .INIT_06(256'h001A24EA40A8D0104500048E208D09D0E0A30110208084D6004481018084C144),
    .INIT_07(256'h021AA03601A8101041000488000900D4400140000C80043400400010A020D840),
    .INIT_08(256'h450200940080C00600000418A010006160004100248300B60084001008004840),
    .INIT_09(256'h000800B201A00000400044080001000560004000048100340000010000004840),
    .INIT_0A(256'h045880DB012460101100015022950B04103201C0200384502060011028A1D804),
    .INIT_0B(256'h13C0868641A0B010808100C0830003C1FA8345F12C8408B2014D91436004109C),
    .INIT_0C(256'h050080D000A02010000004188015009178004450208008D20084014028208D04),
    .INIT_0D(256'h450080C800006016000001108014003478000550208000920084010028208504),
    .INIT_0E(256'h4210204A412010004502044482990BF5988044C00C02887400C110004085155C),
    .INIT_0F(256'h51488626C12A00008083418AA2140005C231041002078CD600480050C820C904),
    .INIT_10(256'h450200D800A0E01600000019A0040120B8200541200200820084800028008108),
    .INIT_11(256'h410A00B20000A01640004411A0050011B8204101200200820084800020200508),
    .INIT_12(256'h400A00DC01A800064000041880010084200001102C800434000401002800C940),
    .INIT_13(256'h400800D000A0000640000018800100806000410024800434000401000000C940),
    .INIT_14(256'h4042A402018A900004020193A39000F02233452124808404000010508880D940),
    .INIT_15(256'h51CA26A400A43006840340D3008D04104A2344210A0788D2200D90414025091C),
    .INIT_16(256'h0400003601A000004000040800110045408040000C8004340000000080204840),
    .INIT_17(256'h0048021401A01000C000050802810045408340200E810C3400400011000448C0),
    .INIT_18(256'h0358A46B4188D0008500008A208D08A5089304100E028CA201C0000100A4C004),
    .INIT_19(256'h0318A06B4008900041000048200D0AA008800490040284C201C081008880D400),
    .INIT_1A(256'h059820400024601080804409801809A1E0200140200284E20081100088A0D584),
    .INIT_1B(256'h00128020412EE00000014410200401C4183104102481803601208100A0804000),
    .INIT_1C(256'h4118A0C800081006C500001A800C08A1600105502C808C9200C400400020C004),
    .INIT_1D(256'h4008A0CA000A100645000000A00400A04080051004828C9200C400408004C000),
    .INIT_1E(256'h421020EE41880006C4024018820101C41A1145500000884001C4004048008800),
    .INIT_1F(256'h400200D8008A6016000005108000003178100550208200100084800040008500),
    .INIT_20(256'h16C012164122000094030492231300B47A3305002003080400E99051E8A4CC44),
    .INIT_21(256'h4390A4E94082B00641024109800C0A54C88141C500828CF2010401506020D8C0),
    .INIT_22(256'h04800078000060004000440920940975C89001010000002000008010A0A40940),
    .INIT_23(256'h010000580184801000004001208001B480A0402104030440000081102004CC58),
    .INIT_24(256'h4500009401A0400600000408A000004560000100048100340004010008004840),
    .INIT_25(256'h000000B001A00000000004080001000560004000048000340000010008004840),
    .INIT_26(256'h4500009401A04016000044118010004560004100208000140004810028000948),
    .INIT_27(256'h4100009001804016000000118000001560000100208000100004810028000508),
    .INIT_28(256'h4508A49401A8D00600004018209D08C5282341210E0084A20044010088244804),
    .INIT_29(256'h0000040000005000000000000080000000010000020000000040000000040000),
    .INIT_2A(256'h000AA0140028101040000408000100D0400000000C808430004000002020CC00),
    .INIT_2B(256'h0000001401A0000040000408000000C440000000048004300040000000004800),
    .INIT_2C(256'h1442A614000490108403449F03100551028200200C078C200001910360244D9C),
    .INIT_2D(256'h021A203240AA800040024110221809A1381004D50E82001401240100A8A09C44),
    .INIT_2E(256'h404882384024501604024510828001509A0344210E03088200601151E020CC14),
    .INIT_2F(256'h0448A200410650008002410802940325A2820420020088C2014190104004009C),
    .INIT_30(256'h008A001200208010400004090085002000B04001000200240000801000840CC8),
    .INIT_31(256'h008A000000200000000000090081000000B04000000200200000801000040848),
    .INIT_32(256'h420800A2402020164000410100010834E8304560008080960184811008800008),
    .INIT_33(256'h021A8002400090104000000020810030881000610202808201800000A0200400),
    .INIT_34(256'h440080FE01A8000640004418A01500E5600041000C8004920004000080204804),
    .INIT_35(256'h000000FC01A8000440000408001100C5600001000E800C340040000000204840),
    .INIT_36(256'h0408002601A000004000440800110045002040010C0104200000000000204848),
    .INIT_37(256'h0008003601A00000000044080001000500204001000000200000001000040848),
    .INIT_38(256'h4118A0CA01881006C500001AA00C08A1708105502C808C9200C400400024C104),
    .INIT_39(256'h4008A0CA000A100641000010A00400A06080051024808C92004400400004C000),
    .INIT_3A(256'h439224D84022C010540044DBA00C0E45A80140812E81844021611040C0014180),
    .INIT_3B(256'h1640A6F041824000C482041303910141329044642E8780E201800141C024C514),
    .INIT_3C(256'h400A00C80028001640020008820000906001011104800434000401002000CC40),
    .INIT_3D(256'h401800D80028000640000408800100806000011024800434000401000000C840),
    .INIT_3E(256'h018A007A01A0C0104000450900950021A0B04421000300260000811020840DD8),
    .INIT_3F(256'h008A001201A08010400044090081000120A04001000200240000811020040C48),
    .INIT_40(256'h565204AE412C2006948205C2A00503B5121141402084806401EC0010C0005988),
    .INIT_41(256'h014AA61E010A900005020197239809E1888340352605803601C111530824489C),
    .INIT_42(256'h0402A07C01A8001040000408001400C5400000000C800C3000000000A0204C04),
    .INIT_43(256'h0000A05C01A8000040000408000000C4400000000C800C30000000000020C800),
    .INIT_44(256'h418A009001A220160000051980050125E0204100208100B60004811028000DC8),
    .INIT_45(256'h010A009201A000144000451900010111E0204001200000240004811068000D48),
    .INIT_46(256'h0390003441A2E0004000050920900164D83004E10E80044001C0901000A44998),
    .INIT_47(256'h039000004006A010000041012080011188200061000200400180801028004408),
    .INIT_48(256'h515824F80028C006C102414AA29C01E5502205240002042200641140E880C188),
    .INIT_49(256'h144A8620C104B010C48004D321840F102A93002128078C4400811143A8244910),
    .INIT_4A(256'h0482007A0000C010400004092095082000B04001040200240000801080A40CCC),
    .INIT_4B(256'h0102001001A40010000040010080011580A04021000300440000811028040CC8),
    .INIT_4C(256'h17480636402030104402041302910120DA0104E10682046201C0114008040C10),
    .INIT_4D(256'h03020010400040100002050003800130980004600202004001C0101028001480),
    .INIT_4E(256'h0510A0CD40A840068101440980980821E8300501248088860004000028808C44),
    .INIT_4F(256'h0358822E0084A000C000045821010201B02045F10A030C1021E09151A8214580),
    .INIT_50(256'h07020080400080100000400020940031F82004610282008201C01000A0200404),
    .INIT_51(256'h0102000040008010000040002080001088000021000200000180000020000400),
    .INIT_52(256'h4018A0EA0008A00641000419A00D08A0780045502C8204960084800000A0C50C),
    .INIT_53(256'h4000009000020006000001108000000160000100208000140004811008000900),
    .INIT_54(256'h124A26C6012C30000503449FA3090BB1DA8341F0240184E20145910380248454),
    .INIT_55(256'h0500A09C40A6501050800040A2840115A0B044910880041600A0811020055808),
    .INIT_56(256'h16D8861741AED000C083450223900345021340A10E028C660140115148A090C4),
    .INIT_57(256'h0298000140200000000301080300000002100000040200200000015040800040),
    .INIT_58(256'h1180846A01A2C010C0820182238401258211040002010C2400801051402048CC),
    .INIT_59(256'h0110040040244000800200020300010002910000000088040000114048000040),
    .INIT_5A(256'h4102008000004016000200108200013090000140000000400004010028000480),
    .INIT_5B(256'h0100000000004010000200000200011000000000000000000000010068000000),
    .INIT_5C(256'h018080CC400040160000050920050140E8204400008104F60084801000008148),
    .INIT_5D(256'h431A80EB0004E01640000001A0040830F82005502082049601A48100E820850C),
    .INIT_5E(256'h0742A45F0008D010000241538101097018A3447100028CA6002190110024588C),
    .INIT_5F(256'h1558A6A640226016458201C2829407E0A08301B02483844420051113E0058DD0),
    .INIT_60(256'h14C086F44188C014540244CB038105A4123305710081000220A51141A0814C08),
    .INIT_61(256'h009A004F00A2700000024009209D0971E8110414068204000040000080A45888),
    .INIT_62(256'h418080A201A2C006C0824100A304010460000100008108B600040050400008C0),
    .INIT_63(256'h4298008000024006000201198100008060100104248008340004815048008948),
    .INIT_64(256'h5548069401A05006C402419B829001416283012122018840004591110824059C),
    .INIT_65(256'h0602806A4008601040024100801808F1182004010482001401A0000020A08844),
    .INIT_66(256'h01C2040200005010C0020003028000108283002002020C4400400140282440C8),
    .INIT_67(256'h0000000040205000000001000080010000820020020080400040100000000000),
    .INIT_68(256'h1500001400204000000005002010016100000000020308040001111008000840),
    .INIT_69(256'h440200B401A460160000451180950155F0214101208100140104811068000D4C),
    .INIT_6A(256'h0500003401A00000000045000014004580004001080100820001101080200804),
    .INIT_6B(256'h0500000401204000000004000014000540000000000008000000010008000000),
    .INIT_6C(256'h54CA86A001A2400680824510830501002A01410522830C1000840151482008C4),
    .INIT_6D(256'h43900080400640160002011183000300629001042080085401048150480091C8),
    .INIT_6E(256'h115AA63E0128F0108482048B82190624423341200601885400419040A8208DC8),
    .INIT_6F(256'h01800021802410000000400880940140D02001000803840000400100A8008108),
    .INIT_70(256'h410800B601A000064000451980010045602041002C8004340004810008204D48),
    .INIT_71(256'h4000009401A000064000001880010045600041002C8004340004000000004940),
    .INIT_72(256'h000A002E01A0C000400045092081006500A04121040300200000801000044848),
    .INIT_73(256'h008A201200A09000400005080081000000A04021040280200040001000044858),
    .INIT_74(256'h1352A64D40289000850204CA228C0C947A9344F002828CC6014010418884145C),
    .INIT_75(256'h035AA25B41AAB000C5020180228C0895189304F006028CC201E0010188A49C04),
    .INIT_76(256'h018A007A01A0C0104000450900850021A0204001008300260000811020800DC8),
    .INIT_77(256'h008A001201A08010400041090081002180204001000300240000811020040C48),
    .INIT_78(256'h400A80DC01A800064000041880000080600001102C800434000401002000C940),
    .INIT_79(256'h400800D801A8000640000018800000806000011024800434000401000000C840),
    .INIT_7A(256'h0250063300021000000305DA81990BC590830460008300A20088911148A49454),
    .INIT_7B(256'h145286D84028A006440241C32114067068A341A120838870200510136005C158),
    .INIT_7C(256'h0000003601A000004000440800110045000040000C0104200000000000204840),
    .INIT_7D(256'h0000001401A00000000004080001004500004000060000200040000000004840),
    .INIT_7E(256'h469A20EC402AF01685024451821002F07A9105D02084885001C4804060A49D88),
    .INIT_7F(256'h410200E84002F01604020111A2840030782005512282009601C48140E8008508),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_2
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_2_DOADO_UNCONNECTED[31:1],out[2]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h409000FA4008400680024410A30003A1621101D0208008D400048140480080C0),
    .INIT_01(256'h408000C800006016000201118200008060100100208000140004814048008148),
    .INIT_02(256'h14CA240A0128500081020492830508D5CA3305600C808CD200A51151C884888C),
    .INIT_03(256'h571806EA0108E002058004CF228907311A9141011E8700402148801340254D94),
    .INIT_04(256'h408A00B60000E01640000419A0010800602041002C8204340004801000804D48),
    .INIT_05(256'h000A003200808010400040092001000120204001200200240000800000000D48),
    .INIT_06(256'h574A067C4084D016848244CAA2910131920345F00200884001E01141E004D880),
    .INIT_07(256'h1240021A400650008002058002900120820344700200884001C0101048009880),
    .INIT_08(256'h4412A01A41885016C0820510821002E41A2041C1208588B200019050888155C0),
    .INIT_09(256'h401800FC0000E016000101088004031580114550268380740084001020244414),
    .INIT_0A(256'h409820CA0008A00641000019800100806090011024820434010480000080C948),
    .INIT_0B(256'h400820E20008800640000119800100806000411024820434000480000000C948),
    .INIT_0C(256'h4610A0FF4000700645000051801D0A41B8B005D1200084C20144810028809908),
    .INIT_0D(256'h410200A24002A01600000011A0800130B82041012202000200C4800020000508),
    .INIT_0E(256'h450080EA4020E00600004019A014012598200541240200A200C480008820410C),
    .INIT_0F(256'h450200200000E01200004011201401319820044100020082008080002020050C),
    .INIT_10(256'h04088010012A00100082401120110095B22044102C000406000081102820C40C),
    .INIT_11(256'h4002A0C80028001640000008810400B06000011104808434000410006000C408),
    .INIT_12(256'h418A009001A000160000051900010105E0204000208000240004811028000D48),
    .INIT_13(256'h410A00B20080A016400000118001001160204100208000040004810028000D08),
    .INIT_14(256'h400A00B20000A0164100451920010810A8204001200200A20084801020000D48),
    .INIT_15(256'h000A00320002A0104000401920010010A8204001000200000080800020000548),
    .INIT_16(256'h0000000000284000000200000200008000100000048008040000010000008000),
    .INIT_17(256'h000000000000000000000000000000000000000004000000000000000000C000),
    .INIT_18(256'h15C2247B0082C0008100011E210D0070E2930105208208320040104068A01C48),
    .INIT_19(256'h56420696C1047006448104CAA0970BB01A130511020500F4008D911360A14558),
    .INIT_1A(256'h401A80EA0188A01640000019A00D08B5780005502C820492018480000020C50C),
    .INIT_1B(256'h410200B40000A01600004511A0050011F0204101208000140004810028000D48),
    .INIT_1C(256'h058A805A002A1010C0004109229401B08220401104010C86000010504020CCC8),
    .INIT_1D(256'h4500208001A05006850041108210034562000101208188400005905060200108),
    .INIT_1E(256'h14420686402AF01040834593819001C18A830121260580A600C9B15148240198),
    .INIT_1F(256'h4458801140860010C1024100021909E1722204C50A808C940064101080A0904C),
    .INIT_20(256'h11C0002240221000C0020400228101048203000002008C400040114068004080),
    .INIT_21(256'h0010000040204000800001000000000002100000000088000000011048000000),
    .INIT_22(256'h0008A06C410040004400400020000045180004500800044000E091008020C84C),
    .INIT_23(256'h0408A04C010040008000400000140065000004300A008CC200C190000020000C),
    .INIT_24(256'h04028036018080004000440020150075C82044010800048200800100A0200404),
    .INIT_25(256'h0402002200008010000044002014003188200001000000820080000020200404),
    .INIT_26(256'h0502A0840008101644000109801808D1C02045110C808C92004481102820C40C),
    .INIT_27(256'h000020480000100001000000000000A000000010040080820000000080008000),
    .INIT_28(256'h529000CE418C8006C0824110A31503E0721141D1208408D60104814048A098C4),
    .INIT_29(256'h438000D84002601600020111820001A1701001542084085400048140480085C8),
    .INIT_2A(256'h0112A0C801A8901005000008200C09D0E0A34110208000B600448100A824C144),
    .INIT_2B(256'h0218803400A8100040000408000100C0600140000C8004300000001080204840),
    .INIT_2C(256'h13DA266D41005010C1830486038D0845E29340B002848C9201408141C0A41CD4),
    .INIT_2D(256'h0350A05B41889000C1030008230908E5229205D026828C9201C0814048845000),
    .INIT_2E(256'h034000CF000C2000D102445823850AE4E811408126820C5401608000C8805144),
    .INIT_2F(256'h1252A6B2400290064083449FA28D025072A341702805807401C511418024C4D8),
    .INIT_30(256'h16C2068E4026F0109002414AA3190A815AB301602C838C0401E4110168048904),
    .INIT_31(256'h16CA06BE41884010C1820486A2150000A0020465080388B42101914368804114),
    .INIT_32(256'h0408A06C0180400044004400200000E51000040008000482004080008020400C),
    .INIT_33(256'h0400A04C0120400080000000001400E40000041008000CC20000000000200004),
    .INIT_34(256'h061AA07C0008D0004500441D009D08F108A344012E02848201C00100A824450C),
    .INIT_35(256'h420AA0DC0002601640004519800D08F1782041012882049201848000A020490C),
    .INIT_36(256'h4400A0FC01A8801640000409801400F4E00001110C820CB600040000A0208C0C),
    .INIT_37(256'h0000A0EA01A80006450004088014008440000100048004B2000400000020C004),
    .INIT_38(256'h021A00024100F0104100010120010814C8304001000080200180811028800408),
    .INIT_39(256'h021820024000900040000008200100000000000004028420010080000000C400),
    .INIT_3A(256'h0508001601A04000400200000210014182000000020108040000111020000880),
    .INIT_3B(256'h0100000001A04000800001000010000500000000000188000000101000000000),
    .INIT_3C(256'h04000022002000004000400800110065002040010C0104200000000000204040),
    .INIT_3D(256'h0000003401A01000000044080081004500004000000100200040001000044840),
    .INIT_3E(256'h015A201E008820004502045123990171100000542A0084A60120811040A041CC),
    .INIT_3F(256'h51C206FC808690068080008A81840830EAB345210C87087200851051C0040454),
    .INIT_40(256'h400A005C00A80000400004108001009080000011280004240000810028008940),
    .INIT_41(256'h400800D800A80006C0000018800100806000011024800C34000401002000C940),
    .INIT_42(256'h0402A07E01A8101040004408201D08D5000140000C8004B200400100A0200C04),
    .INIT_43(256'h0000000401A0100000000408000000C440030000068000300040000000004800),
    .INIT_44(256'h41820080000040160002010102800110E20100000200080400048150280000C8),
    .INIT_45(256'h0100000000204000000201000380010000810000000000040000014048040840),
    .INIT_46(256'h0182802640020010C0020500220501148200000002000CC600000050602040C0),
    .INIT_47(256'h43900080400640160002010183000100E20000000000084400048150480000C8),
    .INIT_48(256'h55C206B84000900641020086230101A5908345742283003200C5104168A401D8),
    .INIT_49(256'h031200F0C12CA010D0804150828502104AA004C10A02084001240140C0241840),
    .INIT_4A(256'h000A00240022200040004500801001509020400124830414000081100800CD44),
    .INIT_4B(256'h41020080018020160000411180100115A800010100000000008481102800050C),
    .INIT_4C(256'h444A0292018000164002411980110150900000010601040400400010A000448C),
    .INIT_4D(256'h470200004104E014000241112210013598200405000000420180011068000588),
    .INIT_4E(256'h418800B001A00016000005198001000560204100208100340004811008000D48),
    .INIT_4F(256'h4008009201802016400000198001000160204100208000340004810000000D48),
    .INIT_50(256'h401820E20008A01641000419A009088060A0410024820434008480000000CD48),
    .INIT_51(256'h0008203200008000400001082001000020204000000204000000800000004808),
    .INIT_52(256'h5350A6E241A410068583448A230804557A1300300607882021C5114140208088),
    .INIT_53(256'h06C88093002EF0108102054882810AB0222305C102808CF60160105088248C48),
    .INIT_54(256'h048200840100A0160000011900150154E0304000208200A600048110A0A00DCC),
    .INIT_55(256'h008A0002000080100000000902150100803040010002002000008000208004C8),
    .INIT_56(256'h4000008000200006000000088000000060000100048000140004010008004840),
    .INIT_57(256'h0000008000000000000000000000000060000100008000100000000000000000),
    .INIT_58(256'h0008803601A8400041000400008908D540A040000C8004340000000000244840),
    .INIT_59(256'h0008003601A8100040000408008100C4008240000E8004200040001000044840),
    .INIT_5A(256'h0400803601808000400044002015006508204001080004820000000080204804),
    .INIT_5B(256'h0400002400000000000044002004004000000000000000820000000000000000),
    .INIT_5C(256'h4148A6C20108D016C1000019A089089560130130060284A2004511012084C108),
    .INIT_5D(256'h024800220028100040000408018100800002000006000020004000000000C800),
    .INIT_5E(256'h4002008A008020164002411980050170F000050124830434002400100800458C),
    .INIT_5F(256'h450880FC4180400600024510A0000175D800050108000C820024011028200004),
    .INIT_60(256'h418804B601A000064000041B808100A560214100268000340044811008004948),
    .INIT_61(256'h440800EA0000A01640000019A09500906021410026800496004480002020450C),
    .INIT_62(256'h548880A201A28016C0020111A2040115E200010400810C8600040050602048C8),
    .INIT_63(256'h439000C9400260160002011183000130F000054420800014000C815068000DC8),
    .INIT_64(256'h04028436018090104000440220950035882140010800048200C0000020200C04),
    .INIT_65(256'h404086FE40221006C402449A82810170D20305010A0308E20044114120200044),
    .INIT_66(256'h4710249041AC5006C40201D2A0180A811A0145D00C00885001E401508820484C),
    .INIT_67(256'h0308A06A00089000C5000008200D08A0000004100C028C8201C001408820C004),
    .INIT_68(256'h06D2823840089010800245010385035082B200E00A008CE201C08051C0A494DC),
    .INIT_69(256'h02DA0034418010108003050002940305801200A00202004001408040408490C8),
    .INIT_6A(256'h0682000400002010000040012098083428800001240004240100801028844940),
    .INIT_6B(256'h004A201041A09000000040002181010180A240210202806001401011A0040C18),
    .INIT_6C(256'h1480006C000240000000450920910160E0204401028300B600800010000080C8),
    .INIT_6D(256'h410800B601A02016400045198101000560204104208100340004811048000D48),
    .INIT_6E(256'h0482807C00AAC000940340D1038C0D211AA041442E0580E40061B000A0241C48),
    .INIT_6F(256'h430000A7412AA00601024109A094000440B0403400030C300184811020844554),
    .INIT_70(256'h12C0820200083016C481015003100344522005C10A85AC6001CCA150E8200900),
    .INIT_71(256'h061220DC01802000D5020050221D0EC17030048126018CB601E110004801D5C4),
    .INIT_72(256'h1782A22F4184800611800480230A0DD45A8341913A0288C221E10043A8A5DD90),
    .INIT_73(256'h41D88616012EF0060502419B220403A5781241F42A8004B201489001202404C0),
    .INIT_74(256'h469800FA4188400680824410A31002E4621041D1248608F40104814048A0C144),
    .INIT_75(256'h408800C000024006000201118200008060100104208000140004814048008148),
    .INIT_76(256'h479200ED402AF0168002451182040AE1781045D1248088740184804040A01DCC),
    .INIT_77(256'h534000844000701600030113838000006203010022840014014C814048000508),
    .INIT_78(256'h001AA06A0020701044004401008D083098A144610202848200C081002824051C),
    .INIT_79(256'h001AA07F0000F01040004419200D0830082044010C0284A200C08100A8A04508),
    .INIT_7A(256'h0100A0360028D000410044092089088000A240210E0204A00040810108844858),
    .INIT_7B(256'h00C22033000AD000410005092189080000B34020060284200040801108844848),
    .INIT_7C(256'h0018A46A00089000440000D2209C08B0180105500C028C8200C001008024C404),
    .INIT_7D(256'h0000A06A0000900000000000200400200000000004000482004000008000C000),
    .INIT_7E(256'h421024A64028B006440045D2800C08D4780104502880085001C40050A004C500),
    .INIT_7F(256'h4400A0FE0008900644004418A01D08E5780045102C800492004400008020C904),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_2__0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_2__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_2__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_2__0_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6_0[2]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_2__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_2__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_2__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_2__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_2__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h429AA48A40AAB006C40145D680980FF45A030150248688F201C481408824C9CC),
    .INIT_01(256'h4410A0DE0008C00640004018A01D0AE0780045102C800CD2000400408020CD04),
    .INIT_02(256'h449800D80188400680024018831000A56210015124828874000481406080C140),
    .INIT_03(256'h408800C80008000600020019820000806010011024800834000481404880C148),
    .INIT_04(256'h058AA48340A270148400419A22050A54C21100400C8200060004014040208540),
    .INIT_05(256'h4002006040AC3016C582014D821D06D09AA001C0248208B000419050A0259C04),
    .INIT_06(256'h021A201741A2B0100102010020800835D8900471028080C201C0010028849C00),
    .INIT_07(256'h021A00034002A010010001012080003088100071000280000180801020008408),
    .INIT_08(256'h0298A0394008A000C100004022080A80580044C10C038CC60100804000A09404),
    .INIT_09(256'h50480690018040160003019B82840135E23341210A87001400C40041E024815C),
    .INIT_0A(256'h45020000018040100000401100100155800000010000000000000110A8000408),
    .INIT_0B(256'h0102000000004010000000010000001180000001000000000000010028000408),
    .INIT_0C(256'h050200000000C0100000400820900131C8000441008200820180100020004400),
    .INIT_0D(256'h010200000000C0100000400020800111C8200021000200000080001020000480),
    .INIT_0E(256'h050A804C01A0400000000000001400654000010008820410000001000820040C),
    .INIT_0F(256'h0400A04C01A0400080000000001400650000000000008C82000010000020000C),
    .INIT_10(256'h4508000A01000006400200028211013590010540000008400000110028000000),
    .INIT_11(256'h0500000800004000000200000210002400000000000000000000110008000000),
    .INIT_12(256'h4108A4FA00A0400644004092A00000A058010501288204100044000088004800),
    .INIT_13(256'h0400A04801004000040040000014006510000400000000C20040000000200004),
    .INIT_14(256'h0682003001006010000005012098081428B04001240200240180801028844D48),
    .INIT_15(256'h024A200040809000000040082181000180A240210202806001400010E0040400),
    .INIT_16(256'h45000090018060160000011180100115F0000100208000140004811028000D48),
    .INIT_17(256'h4500009801A04006000040108014004540000100000000000004010008200004),
    .INIT_18(256'h4000009401A84006000000088000008460000100048000340004010008004840),
    .INIT_19(256'h400880FE0028000640000408800400806000011024800414000401000000C840),
    .INIT_1A(256'h450800A2002200060000410000050040A0204101080100800005100028208804),
    .INIT_1B(256'h450020B401A010060000450000100245A2004101000080000005100060200880),
    .INIT_1C(256'h474886584020F010040240D220910100D8030471068280240140000080204C44),
    .INIT_1D(256'h02420258000040000002040002800030181004700202880001C0000000008080),
    .INIT_1E(256'h4008A4B40088D00600004408209D08C1082140010E0284A20044010088244804),
    .INIT_1F(256'h0000040000004000000000000080000000010000020000000000000000040000),
    .INIT_20(256'h4698A0460120C0069080045121890285A0230C9026810C2201A081508001DDC8),
    .INIT_21(256'h070000CC08ACA00640004119A008098418A045F10C870842014D015080209540),
    .INIT_22(256'h41028088010460160402001982010824B82005002800040000C48040C0008908),
    .INIT_23(256'h040AA0360184B0104400441920950055882244210A02048200C08000A0240D0C),
    .INIT_24(256'h0080A024000C9000C0020410829000D158010405220388600160815028208000),
    .INIT_25(256'h1152A2A00188B000858200448298064442B2412026058C602041114068244080),
    .INIT_26(256'h0002A0C80028001040020008000000906000011104800434000000002000C400),
    .INIT_27(256'h001880C80028000040000008000100806000000004800434000000000000C800),
    .INIT_28(256'h410810E641A8E0168400000880140114180045112A018C200024000088808500),
    .INIT_29(256'h0190201940AA101045820019001C0BB1802100D10A0380E00080010060A0D40C),
    .INIT_2A(256'h000A80260020C0100000001120040050982044010C03008200000100A8208C0C),
    .INIT_2B(256'h0002000000000000000000000000003008100000000200400080000000008000),
    .INIT_2C(256'h450200200000E01600004011A01400359820044100000082008000002800050C),
    .INIT_2D(256'h010200000000A010000000112000001088000001000200020080000020000408),
    .INIT_2E(256'h039AA0B4400AE0128102450903110A8060B000942C808CF601040050C084D5CC),
    .INIT_2F(256'h049A200040028000800301010215020400B040040002884000008040408480C8),
    .INIT_30(256'h0452A22C408020000080410D230C0980E00001240E0108B201008141A0A04DD0),
    .INIT_31(256'h179A80284022D014C5010144A01D0DB4BA2245400006887001698040480098CC),
    .INIT_32(256'h4000008001A04006000000000000000460000100008000140004010008000040),
    .INIT_33(256'h0000008000000000000000000000000040000100008000100000000000000000),
    .INIT_34(256'h0500009401A04000000005082010006560004000008100B60080001008000840),
    .INIT_35(256'h0000001001A00000000000080000000540000000048000340000010048000840),
    .INIT_36(256'h554026A800005016C4830091221104412A234020068388A020C5901020000588),
    .INIT_37(256'h06CA200F4184D01041024109A2850104D8230501080080000120801000040548),
    .INIT_38(256'h4400A0D80180A00604004019800908F5782045112C80041000C40000A0004D00),
    .INIT_39(256'h0400A07E01A0100444004408201500E5400241000E8004920040000080204804),
    .INIT_3A(256'h01C0826E40020010C082050922100110801000200E0300C600009010202044CC),
    .INIT_3B(256'h0618A07E4008800040004408201908E0080004500C000402018000000000C004),
    .INIT_3C(256'h16DA2621400E5000C583418003940364021340F00A0088C001C0105140A49894),
    .INIT_3D(256'h13D82211418E10008003050003100085021200B006028860014110504080D080),
    .INIT_3E(256'h0400003401A000004000440800110045000040000C0104200000000000204840),
    .INIT_3F(256'h0000001401A00000000004080000000500000000000000200040000000004800),
    .INIT_40(256'h4400808801A42006C402000082110864B00005402C020C0001848040C0208D00),
    .INIT_41(256'h050220360180B010450044012095015598A244210202008220C080002024041C),
    .INIT_42(256'h52C286E4418AB01080830482039108211A1304302207041401C99141C0208DC0),
    .INIT_43(256'h460020224002F000C5020145A20C08D4D88040E40C0288C001E00140E804844C),
    .INIT_44(256'h0750A0430188D000C1020008039908850093001006828C20014001016884D000),
    .INIT_45(256'h0318A06B0108900041000008200908A500800010060284A200C080000884C000),
    .INIT_46(256'h0402A4DE018090044400048200080875E82144010A80040400C40100A8000440),
    .INIT_47(256'h0502002000008010000044002014003188000001000000820080000020000400),
    .INIT_48(256'h545AA68B00026006050201CF030107F1CAB341350C8384502085905380A1C590),
    .INIT_49(256'h431880D2012EF0068001410920910145D0A0454022808C92016C8050E82411C4),
    .INIT_4A(256'h000200C80028001000000008000000906000011004800434000001002000CC00),
    .INIT_4B(256'h0000001401A80000400004080000008440000000048004340000000000004800),
    .INIT_4C(256'h410AA07600A8501084000410008D09D0808240000A8080A20040010028248C00),
    .INIT_4D(256'h0018807E00280000C0000408000D00C0400000000C800CB0004000008020C800),
    .INIT_4E(256'h008A003200A08010400004090081002120204001000200240000811000000C48),
    .INIT_4F(256'h000A001000A00010000000090081000100204000000200240000810000040848),
    .INIT_50(256'h515AA6DE0000B016850244CE029807306A13052022818CD22085914188250D94),
    .INIT_51(256'h0680007441A4100000000408A08400B4108040F12E828000016001000804C940),
    .INIT_52(256'h448880A201A0A01640000119A2010115F00001002480049600048050200045C8),
    .INIT_53(256'h451000CC01A240060002011083140164E00001042080001400040150480009C0),
    .INIT_54(256'h105200EE4022400080834018828A01E09AB201110C05042000482000E024045C),
    .INIT_55(256'h46CAA65840AAF016040041CB21150774201300B42A8180D62145910088A04580),
    .INIT_56(256'h479AA0DD010A301601004514801C089448A001112C8204B60184010008A48840),
    .INIT_57(256'h000A20B60082F016440045192081001120A240052A02042400448011A0044D48),
    .INIT_58(256'h02020002000080100000400020940031C82004410202008201C0000020000404),
    .INIT_59(256'h0002000000008010000040002080001088000001000200000080000020000400),
    .INIT_5A(256'h079820F94188500080824402031000A4621141D104828874014400406080D8C0),
    .INIT_5B(256'h421800C94002400680020110820000A062100150208208140004814040008100),
    .INIT_5C(256'h164026CC40205000C483048AA38104551AA34120048788D421890051002400D0),
    .INIT_5D(256'h0248005341245010C0024119A2910975D82304F1280080C601A0900000241C4C),
    .INIT_5E(256'h16DA0614418810008003050003940245021300B00202886001C0805140A090C0),
    .INIT_5F(256'h12D80010418810008002000003000085021200900602082001400040408090C0),
    .INIT_60(256'h07D8200241889000C1020108039908850010001006028420014080104880D040),
    .INIT_61(256'h020800020008800040020008200100800000000006020400004000000000C000),
    .INIT_62(256'h16C0A6B000AC3010C0834597A39C00810AB3457004838CE601E1901168A40898),
    .INIT_63(256'h044080B100AE7010D0024159828400B128A204A0060088D200E08040A8041C48),
    .INIT_64(256'h0400804801004000000000000014002400000500000000020000000008200004),
    .INIT_65(256'h0400804801A04000000000000014002400000000000000020000000008200004),
    .INIT_66(256'h400800DC01A800064000040880010084600001002C8004340004010008004840),
    .INIT_67(256'h0000009201A00000400004080001000160004100048004340004000000004800),
    .INIT_68(256'h100A8091090280000000440C220508052211403504810C7220408000A8804890),
    .INIT_69(256'h10DA0224812A3000058344CE001A0760EA8201612886ACD0000911134004D994),
    .INIT_6A(256'h0408803601A0000040004408001500C540A040000C8004340000000080244844),
    .INIT_6B(256'h0008003601A010004000040800810045408340200E8104340040000000244840),
    .INIT_6C(256'h4218A0DA41A0B01605000051A0040A15B8100551200288C20144810020809908),
    .INIT_6D(256'h420280EA4002A01600004011A0840030B82005412002008201C480002020050C),
    .INIT_6E(256'h15DA862C402450108002018B23950160A29340200A820CE60140815148A408DC),
    .INIT_6F(256'h1118240000241000800200020380010082914000000088240000014048040850),
    .INIT_70(256'h12D0043440248000C08244022305010142114001028008C600001040480094C0),
    .INIT_71(256'h02100020400C4000800200000200008042100000008008140000014048009000),
    .INIT_72(256'h440200B00180E00600004019A01401059820440104000082008481000800410C),
    .INIT_73(256'h010200000000E010000040012000011188200001000200000080810028000488),
    .INIT_74(256'h4508A48001A8D00600004018209D08C5002341210E0000A20044010088240804),
    .INIT_75(256'h00000400000010000000000A0080000000010020020000000040000000040000),
    .INIT_76(256'h461020A541A0F0064100410180990871C8B04560008280960104801020841008),
    .INIT_77(256'h021AA0234008F01041000449200D0A3408B004F10C0284E201A0810088A0D40C),
    .INIT_78(256'h439020F4400A30068103051D838403C0629001D5248488F601048150E0A451CC),
    .INIT_79(256'h478020D8418AB00640034019821908C46090015024828C34018480404084C5C8),
    .INIT_7A(256'h04028036018080104000440020150075882044010800048200800000A0200404),
    .INIT_7B(256'h0002002200008000000044002014003008000001000000820080000020200404),
    .INIT_7C(256'h0008003601A0500040004408008100C500A040000E8104240040000000244840),
    .INIT_7D(256'h0008003601A81000400004080081004500824020068004240040000000044840),
    .INIT_7E(256'h400A84BE4180F0060400049BA0800164982145602E0000A200C480008820411C),
    .INIT_7F(256'h054A86084100F0100400408A2094033598830461060000C200C0100108244494),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_2__1
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_2__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_2__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_2__1_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6__0_0[2]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_2__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_2__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_2__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_2__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_2__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_2__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1540023401A000000000450800910145C0224021020100240040011008000848),
    .INIT_01(256'h430A00B60000A01640000419A001081170204100208004940104810028004D48),
    .INIT_02(256'h418A048A0000F0164002019B8001001070214140228200340140811028848D48),
    .INIT_03(256'h45000088010060160000011180800014F0210100228000140044811068040D48),
    .INIT_04(256'h5052A68100882006848100C2810704A00A2345300A05240400CD3103C8208504),
    .INIT_05(256'h0788207F01A2A01041000514201C09C150900144048284920100001068A04DCC),
    .INIT_06(256'h0110A4DC00A8D00005000086208C08C060A341102C8080B600448001A8A48944),
    .INIT_07(256'h0218A03601A8100041000488000900C4400140000C800434004000108020D840),
    .INIT_08(256'h4500009401A04006000004188010004560004100248100340004011008004840),
    .INIT_09(256'h000800B201A00000400044080001000560004000048100340000010000004840),
    .INIT_0A(256'h421A808740A4401611000441A0000B70C03041912682846421A48100A0A1554C),
    .INIT_0B(256'h51C0064801A0901680830493038501C04A8344200A8708D600491043E804C1D0),
    .INIT_0C(256'h450080C80000601600000010801400B078000550208008D20084014028208504),
    .INIT_0D(256'h450080C800006016000001108014003478000550208000920084010028208504),
    .INIT_0E(256'h461A201441A050104500405C80890B24D0B044C0200280D6004110008085581C),
    .INIT_0F(256'h154086788088C01080830492221400D14A0100112E070C2000C80040E0208544),
    .INIT_10(256'h450200C80000E01600000011A0040130B8200541200200820084800028008508),
    .INIT_11(256'h410A00B20000A01640004411A0050011B8204101200200820084800020200508),
    .INIT_12(256'h400800DC01A800064000041880010084600001102C800434000401000800C940),
    .INIT_13(256'h400800D000A0000640000018800100806000410024800434000401000000C940),
    .INIT_14(256'h04820002000AA010000041080015009520304000060200B20040011008A0DC04),
    .INIT_15(256'h5448A6A401A01016840300DBA08804654A0305212A858C44204D9141C8050558),
    .INIT_16(256'h0400003601A000004000040800110045408040000C8004340000000080204840),
    .INIT_17(256'h0048021401A01000C000050802810045408340200E810C3400400011000448C0),
    .INIT_18(256'h0258A46B40089000C500008A208D08A0089304100E028CA201C0010108A4C004),
    .INIT_19(256'h0218A06B4008900041000048200D0AA008800490040284C201C080008080D400),
    .INIT_1A(256'h459020E40008000680804418001C08F000104051040084600085110028805888),
    .INIT_1B(256'h400A80804124E01600010001A0000115F8214501288300960124800080208D0C),
    .INIT_1C(256'h4018A0C800081006C500001A800C08A0600105502C808C9200C400400020C004),
    .INIT_1D(256'h4008A0CA000A100645000000A00400A04080051004828C9200C400408004C000),
    .INIT_1E(256'h421020D84008400684020410820001A11A1105500000884001C4004048008000),
    .INIT_1F(256'h400200C8000A6016000001108000003078100550208200100084800040008500),
    .INIT_20(256'h554092E80100C01694034193831200A4320304002A810C96006D9141C0004C08),
    .INIT_21(256'h0290201340A2701041000509200D0A5188B040C5080280600180801028A094CC),
    .INIT_22(256'h008A00320000A010400044092081091188B04001000200200000801020840D48),
    .INIT_23(256'h0102001001848010000040012080011580A04021000300400000811020040C58),
    .INIT_24(256'h4500009401A04006000004088000004560000100048100340004010008004840),
    .INIT_25(256'h000000B001A00000000004080001000560004000048000340000010008004840),
    .INIT_26(256'h4500009401A04016000044118010004560004100208000140004810028000948),
    .INIT_27(256'h4100009001804016000000118000001560000100208000100004810028000508),
    .INIT_28(256'h0408A43601A8900040004408209D08C5082340210E0084A20040000080244804),
    .INIT_29(256'h0000040000005000000000000080000000010000020000000040000000040000),
    .INIT_2A(256'h0008A0140028100040000408000100C0400000000C808430004000000020C800),
    .INIT_2B(256'h0000001401A0000040000408000000C440000000048004300040000000004800),
    .INIT_2C(256'h1440A61401A410008403448E03900545028300200E058C200041110340244894),
    .INIT_2D(256'h4212A0DC410A601600004509800D08B4583045D52C82049601A08000A0A0D94C),
    .INIT_2E(256'h4540823C41A4501604024510829401559A0344210A01088200601151E8200C14),
    .INIT_2F(256'h0440A20041065000800241000294032582820420020088C20141101040040094),
    .INIT_30(256'h008A001200208010400004090081000000B04001000200240000801000840CC8),
    .INIT_31(256'h008A000000200000000000090081000000B04000000200200000801000040848),
    .INIT_32(256'h020A00224000A010400041012001083088304461000280820180801020800408),
    .INIT_33(256'h021A8002400090104000000020810030881000610202808201800000A0200400),
    .INIT_34(256'h440080FE01A8000640004418A01500E5600041000C8004920004000080204804),
    .INIT_35(256'h000000FC01A8000440000408001100C5600001000E800C340040000000204840),
    .INIT_36(256'h0408003601A000004000440800110045002040010C0104200000000000204848),
    .INIT_37(256'h0008003601A00000000044080001000500204001000000200000001000040848),
    .INIT_38(256'h4018A0CA00081006C500001AA00C08A0708105502C808C9200C400400024C104),
    .INIT_39(256'h4008A0CA000A100641000010A00400A06080051024808C92004400400004C000),
    .INIT_3A(256'h061824B241A00016540001CA200D0E70B00101D0088280F22165915020018408),
    .INIT_3B(256'h51CA860A0002C00680824513839101150A90452526050410008481516024419C),
    .INIT_3C(256'h400800C80028000640020008820000806001011004800434000401000000C840),
    .INIT_3D(256'h401800D80028000640000408800100806000011024800434000401000000C840),
    .INIT_3E(256'h018A003201A080104000450900810001A0B04021000300240000811020840DD8),
    .INIT_3F(256'h008A001201A08010400044090081000120A04001000200240000811020040C48),
    .INIT_40(256'h16580462408CA000D48244DA02050391723144512084885401E80140C8009980),
    .INIT_41(256'h4148A6E4018250164502058783990950E8A30124028780A201C5105320248C9C),
    .INIT_42(256'h0400A07C01A8000040000408001400C5400000000C800C300000000080204804),
    .INIT_43(256'h0000A05C01A8000040000408000000C4400000000C800C30000000000020C800),
    .INIT_44(256'h418A009001A220160000051980010105E0204100208100340004811028000DC8),
    .INIT_45(256'h010A009201A000144000451900010111E0204001200000240004811068000D48),
    .INIT_46(256'h039200004002E0100000010120800130983004E10202004001C0901020840598),
    .INIT_47(256'h039200004006A010000041012080011188200061000200400180801028000408),
    .INIT_48(256'h4012A0EE0008A01641000151A01808F1780005052E02002000A48100A8A08804),
    .INIT_49(256'h15480634C1249000C48244CA2381070402B34020020588C60041904380040498),
    .INIT_4A(256'h008A003200008010400004092081080000B04001040200240000801000840CC8),
    .INIT_4B(256'h0102001001A40010000040010080011580A04021000300440000811028040CC8),
    .INIT_4C(256'h17420600400070100402001B029001309A0104E10202004201C0114028044410),
    .INIT_4D(256'h03020000400040100002010003800130980004600202004001C0101028001480),
    .INIT_4E(256'h001020A70120400681010408800D0925A01005112C0088B60004010008A04C4C),
    .INIT_4F(256'h07480240418CA0004000405921100384582044E00283046021E09011A0018188),
    .INIT_50(256'h07020000400080100000400020940031982004610202008201C01000A0200404),
    .INIT_51(256'h0102000040008010000040002080001088000021000200000180000020000400),
    .INIT_52(256'h4018A0EA0008A00641000419A00D08A0780045502C8204960084800000A0C50C),
    .INIT_53(256'h4000009000020006000001108000000160000100208000140004811008000900),
    .INIT_54(256'h1140A69A4008D0104503049E838908F422A345210A01808200C5110320240154),
    .INIT_55(256'h060A006401A460005080414102040341D81040D024800076012080008021DD08),
    .INIT_56(256'h12D80621402E50008083010203840300021300A0060288E401401151488090C0),
    .INIT_57(256'h0298000140200000000301080300000002100000040200200000015040800040),
    .INIT_58(256'h1180040001A24010808201820380010582110000020108A600001151480008C8),
    .INIT_59(256'h0110040040244000800200020300010002910000000088040000114048000040),
    .INIT_5A(256'h4102008000004016000200108200013090000140000000400004010028000480),
    .INIT_5B(256'h0100000000004010000200000200011000000000000000000000010068000000),
    .INIT_5C(256'h0180009401A040160000050900010165E0204000008100340004811008000948),
    .INIT_5D(256'h431A80EB0004E01640000011A0040830F82005502082049601A48100E820850C),
    .INIT_5E(256'h470880B30008E01640000458808508F0782045500E0004A20064010008209C44),
    .INIT_5F(256'h1542264841A25000058241CB82900745808300A12283805020419013E0054198),
    .INIT_60(256'h514286B44000C016140204DAA38405709A230560268100B420E590418021C544),
    .INIT_61(256'h459000CB012A2006400040118019088500100115200204B600048000208099CC),
    .INIT_62(256'h4180008001A240068082010083000104600001000081083400040150480008C0),
    .INIT_63(256'h4298008000024006000201198100008060100104248008340004815048008948),
    .INIT_64(256'h1540061401A05000840241820290014502830021020188400041111108240094),
    .INIT_65(256'h460A80DC4008A01600004519A01D08F1782045012C82049601A4800020A0CD4C),
    .INIT_66(256'h01C20400000050108002000302800010828300200202084400400140280400C8),
    .INIT_67(256'h0000000040205000000001000080010000820020020080400040100000000000),
    .INIT_68(256'h1500001401A04000000005000010014500000000020108040001111008000840),
    .INIT_69(256'h450200B401A460160000451180950155F0214101208100140104811068000D4C),
    .INIT_6A(256'h0500003401A00000000045000014004580004001080100820001101080200804),
    .INIT_6B(256'h0500000401204000000004000014000540000000000008000000010008000000),
    .INIT_6C(256'h55C0068201A28006C0820110A3000104620101042281089600040051400008C0),
    .INIT_6D(256'h43900080400640160002011183000300629001042080085401048150480091C8),
    .INIT_6E(256'h1050A60001285010848200838218063442130120268188400041914080208588),
    .INIT_6F(256'h0480003581A46010000044090014015590204000288100140000800020000C40),
    .INIT_70(256'h410800B601A000064000451980010045602041002C8004340004810008204D48),
    .INIT_71(256'h4000009401A000064000001880010045600041002C8004340004000000004940),
    .INIT_72(256'h000A003601A08000400045092081004500A04021040300200000801000044848),
    .INIT_73(256'h008A201200A09000400005080081000000A04021040280200040001000044858),
    .INIT_74(256'h1252A65941889000850200C2228C0CB11A9304F002028CC201C0114180849C14),
    .INIT_75(256'h025AA24B400AB000C5020180228C08B0189304F006028CC201E0000180A49404),
    .INIT_76(256'h018A003201A080104000450900810001A0204001008300240000811020800DC8),
    .INIT_77(256'h008A001201A08010400041090081000180204001000300240000811020040C48),
    .INIT_78(256'h400880DC01A800064000041880000080600001102C800434000401000000C940),
    .INIT_79(256'h400800D801A8000640000018800000806000011024800434000401000000C840),
    .INIT_7A(256'h431A80A70188200640014451808D0A61700005510E8004A600CC010068A0144C),
    .INIT_7B(256'h1548065841A09000040201CA219007D488A340B02683845420419013C005C190),
    .INIT_7C(256'h0000003601A000004000440800110045000040000C0104200000000000204840),
    .INIT_7D(256'h0000001401A00000000004080001004500004000060000200040000000004840),
    .INIT_7E(256'h429A20D8418AF01685020051820002B57A9105D02086885001C4804060849588),
    .INIT_7F(256'h410200E84002F01604020111A2840030782005512282009601C48140E8008508),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_3
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_3_DOADO_UNCONNECTED[31:1],out[3]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h409000C84008400680020010830003A0621101D02080085400048140480080C0),
    .INIT_01(256'h408000C800006016000201118200008060100100208000140004814048008148),
    .INIT_02(256'h4480008C0180001641004009A0840854F80005410A00008600E0801000800544),
    .INIT_03(256'h145A26360128B004C58204DE0099073422B3402014858854200D1153682508DC),
    .INIT_04(256'h408A00B60000A01640000419A0010800602041002C8204340004801000804D48),
    .INIT_05(256'h000A003200808010400040092001000120204001200200240000800000000D48),
    .INIT_06(256'h5742064A40041016C48200C282900130920305F00200884001E01141E8049080),
    .INIT_07(256'h12400208400650008002018002900120820304700200884001C0101048009080),
    .INIT_08(256'h0112A0EC41A8500080824409020102847A1044D0000688C60085114080819088),
    .INIT_09(256'h450800920020A0164001411180150171E02101012E810034000481102824C55C),
    .INIT_0A(256'h409820CA0008A00641000019800100806090011024820434010480000080C948),
    .INIT_0B(256'h400820E20008800640000119800100806000411024820434000480000000C948),
    .INIT_0C(256'h421AA0EB41A0B01645000051A00D0A34B8B005D1200284C201C4800020809508),
    .INIT_0D(256'h410200A24002A01600000011A0800130B82041012202000200C4800020000508),
    .INIT_0E(256'h450280EA4000E01600004011A0140135982005412002008200C48000A820050C),
    .INIT_0F(256'h450200200000E01200004011201401319820044100020082008080002020050C),
    .INIT_10(256'h440280CA0128C00600820110801400A4720005112C820416000401000820C004),
    .INIT_11(256'h4000A0C80028000640000008810400A06000011004808434000410004000C000),
    .INIT_12(256'h418A009001A000160000051900010105E0204000208000240004811028000D48),
    .INIT_13(256'h410A00B20080A016400000118001001160204100208000040004810028000D08),
    .INIT_14(256'h400A00B20000A0164100451920010810A8204001200200A20084801020000D48),
    .INIT_15(256'h000A00320002A0104000401920010010A8204001000200000080800020000548),
    .INIT_16(256'h0000000000284000000200000200008000100000048008040000010000008000),
    .INIT_17(256'h000000000000000000000000000000000000000004000000000000000000C000),
    .INIT_18(256'h048A20130122A0000102451422190800A8900004220200A20080010008801D48),
    .INIT_19(256'h514206ECC0A65016C48301C3A28703E15223451002850854004D9043C021041C),
    .INIT_1A(256'h401A80EA0008A01640000019A00D08B0780005502C820492018480000020C50C),
    .INIT_1B(256'h410200B40000A01600004511A0050011F0204101208000140004810028000D48),
    .INIT_1C(256'h0482001001A25010800041010290011582204001000108040000115068000CC8),
    .INIT_1D(256'h0500200001A05000850041000210034502000001000188400001105060200000),
    .INIT_1E(256'h544A0626018A901680830193239101D522A3402006078824004DB15168240198),
    .INIT_1F(256'h0710808540A6601601000108801C0960D80005C42882041601A0001080A01C4C),
    .INIT_20(256'h11C0000040225000800200000280010482030000020088400040114068000080),
    .INIT_21(256'h0010000040204000800001000000000002100000000088000000011048000000),
    .INIT_22(256'h0400A06C41004000440040002014006518000450080004C200E010008020C004),
    .INIT_23(256'h0400A04C010040008000400000140065000004300A008CC200C1100000200004),
    .INIT_24(256'h04028036018080004000440020150075882044010800048200800000A0200404),
    .INIT_25(256'h0402002200008010000044002014003188200001000000820080000020200404),
    .INIT_26(256'h0400A0CC0008100644000008801C08E0400005100C808C92004400000020C004),
    .INIT_27(256'h000020480000100001000000000000A000000010040080820000000080008000),
    .INIT_28(256'h529000F8400C400680820510830003A1721101D02084085401048140488090C0),
    .INIT_29(256'h438000C84002601600020111820001A0701001542084085400048140480085C8),
    .INIT_2A(256'h0018A0FE01A8D00045000400200D08C060A341102C8004B60044800080248944),
    .INIT_2B(256'h0218803400A8100040000408000100C0600140000C8004300000001080204840),
    .INIT_2C(256'h17D0265941881000C183408E03990895629300B106868C30014080416884D0D0),
    .INIT_2D(256'h0258A04B40089000C1030008230908A0229205D026828C9201C080404084D000),
    .INIT_2E(256'h420200DB418440161100404880040B10303045C0240000E201240000A8805C04),
    .INIT_2F(256'h5150A6140188B000C0830497228900E4CA8304310A878C9600C19141002489D8),
    .INIT_30(256'h470A00884024400650000451A0980AE500200151028000B201248010880081CC),
    .INIT_31(256'h15C886FC018AB0108182418FA29100007892042426038C0420C11153A0A449DC),
    .INIT_32(256'h0400A06C0180400044004400201400E510000400080004820040000080204004),
    .INIT_33(256'h0400A04C0120400080000000001400E40000041008000CC20000000000200004),
    .INIT_34(256'h061AA07E000890004500441D209D08F108A344012E02848201C00000A024450C),
    .INIT_35(256'h420AA0FE0002A01640004519A00D08F1782041012882049201848000A0204D0C),
    .INIT_36(256'h4402A0FC01A8000640000408801400E4600001100C800CB6000400008020C804),
    .INIT_37(256'h0000A0EA01A80006450004088014008440000100048004B2000400000020C004),
    .INIT_38(256'h021A00024000B010410001012001081088304001000280200180801020800408),
    .INIT_39(256'h021820024000900040000008200100000000000004028420010080000000C400),
    .INIT_3A(256'h0500001401A04000000200000210014582000000020108040000111028000880),
    .INIT_3B(256'h0100000001A04000800001000010000500000000000188000000101000000000),
    .INIT_3C(256'h0400003601A000004000440800110045002040010C0104200000000000204840),
    .INIT_3D(256'h0000003401A01000000044080081004500004000000100200040001000044840),
    .INIT_3E(256'h011220520128200045004059201808D418204455240284A201A0800080808508),
    .INIT_3F(256'h50C886A081A690068082448283850104E293012002850C7600451051C02440D0),
    .INIT_40(256'h400800DC00A800064000041880010080600001102C800434000481000800C940),
    .INIT_41(256'h400800D800A80006C0000018800100806000011024800C34000401000000C940),
    .INIT_42(256'h0400A07E01A8100040004408201D08C5000140000C8004B20040000080204804),
    .INIT_43(256'h0000000401A0100000000408000000C440030000068000300040000000004800),
    .INIT_44(256'h41820080000040160002010102800110E20100000200080400048150280000C8),
    .INIT_45(256'h0100000000204000000201000380010000810000000000040000014048040840),
    .INIT_46(256'h01820000400240108002010002000114820000000200084400000150680000C0),
    .INIT_47(256'h43900080400640160002010183000100E20000000000084400048150480000C8),
    .INIT_48(256'h51CA06EA01A2D0064102459EA3840124E0A301250203002000451051608488D8),
    .INIT_49(256'h07188012C08C201090800448021102913A0040D028800CF201A00150C8209904),
    .INIT_4A(256'h450200B401A260160000451180100155F0204101208100140004801020000D4C),
    .INIT_4B(256'h41020080018020160000411180100115A800010100000000008481102800050C),
    .INIT_4C(256'h45420290018040160002411180100155900000010201000400400110A800048C),
    .INIT_4D(256'h470200004104E014000241112210013598200405000000420180011068000588),
    .INIT_4E(256'h418800B001A00016000005198001000560204100208100340004811008000D48),
    .INIT_4F(256'h4008009201802016400000198001000160204100208000340004810000000D48),
    .INIT_50(256'h401820E20008A01641000419A009088060A0410024820434008480000000CD48),
    .INIT_51(256'h0008203200008000400001082001000020204000000204000000800000004808),
    .INIT_52(256'h5150A6C00188B0168583008A830804C4A233413122058C20204510414820C480),
    .INIT_53(256'h06880033400640100100454020010B31D80044C0248200D601A0011080004C48),
    .INIT_54(256'h008A00800000A0160000011900010110E0304000208200240004811020800DC8),
    .INIT_55(256'h008A0002000080100000000902010100803040010002002000008000208004C8),
    .INIT_56(256'h4000008000200006000000088000000060000100048000140004010008004840),
    .INIT_57(256'h0000008000000000000000000000000060000100008000100000000000000000),
    .INIT_58(256'h0008803601A8000041000408008908C540A040000C8004340000000000244840),
    .INIT_59(256'h0008003601A8100040000408008100C4008240000E8004200040001000044840),
    .INIT_5A(256'h0400803601808000400044002015006508204001080004820000000080204804),
    .INIT_5B(256'h0400002400000000000044002004004000000000000000820000000000000000),
    .INIT_5C(256'h0048A64200089000C10000082089088000130030060284A2004110010884C000),
    .INIT_5D(256'h024800220028100040000408018100800002000006000020004000000000C800),
    .INIT_5E(256'h450A0088018060160002411180140175F000050120810014002401102000058C),
    .INIT_5F(256'h450080FC4180400600024510A0140175D800050108000C820024011028200004),
    .INIT_60(256'h418800B601A00006400004198001008560204100248000340004811008004948),
    .INIT_61(256'h440800EA0000A01640000019A01500906020410024800496000480002020450C),
    .INIT_62(256'h5580008001A240168002011182000115E20001040081080400040150680008C8),
    .INIT_63(256'h439000C9400260160002011183000130F000054420800014000C815068000DC8),
    .INIT_64(256'h04028436018090104000440220950035882140010800048200C0000020200C04),
    .INIT_65(256'h454886FC41A050068402449282940175D20305010A0108C20044114128200004),
    .INIT_66(256'h4610A4C8400C5006C40200D2A01C0AA01A0105D00C008CD201E400408020C004),
    .INIT_67(256'h0208A06A00089000C5000008200D08A0000004100C028C8201C000408020C004),
    .INIT_68(256'h02DA020441889010800201010391031582B200E00202886001C08051408494D8),
    .INIT_69(256'h02DA0000400010108003010002800300801200A00202004001408040408490C8),
    .INIT_6A(256'h028A00360000E010400044092089081028A04001240204240100801020844D48),
    .INIT_6B(256'h004A201041A09000000040002181010180A240210202806001401011A0040C18),
    .INIT_6C(256'h1580003401A240000000450900910145E02040010281003400000110080008C8),
    .INIT_6D(256'h410800B601A02016400045198101000560204104208100340004811048000D48),
    .INIT_6E(256'h4018A0B001804006D40341D1A2090C51DA20404120868CD200E5B05028201CC0),
    .INIT_6F(256'h0488001701A0A00041004008009101D5809005250C010024000000000884C994),
    .INIT_70(256'h50CA020440280010C0814518830500C1820044012A852C000008A150C0000904),
    .INIT_71(256'h4612A0DA4180201655004440A0180E04B03001C0040084F601E510008821D040),
    .INIT_72(256'h5742A63C010C1016548240DBA39206F162A301F034828C2221A1104380051DD0),
    .INIT_73(256'h019A80114022600001000508A0880834E03144150E82006000C88000A8808C44),
    .INIT_74(256'h429800C84008400680820010830002A1621001D024860874010481404880C140),
    .INIT_75(256'h408800C000024006000201118200008060100104208000140004814048008148),
    .INIT_76(256'h429A00D9418AF0168002011182100AA5781005D02482887401848040408095C8),
    .INIT_77(256'h534000844000701600030113838000006203010022840014014C814048000508),
    .INIT_78(256'h001AA06A0000B01044004401208D083098A144610202848200C080002024051C),
    .INIT_79(256'h001AA07F0000B01040004419200D0830082044010C0284A200C08000A0A04508),
    .INIT_7A(256'h0008A03600289000410044092089088000A240210E0204A00040800100844858),
    .INIT_7B(256'h00CA2033000A9000410005092189080000B34020060284200040801100844848),
    .INIT_7C(256'h0018A46A00089000440000D2209C08B0180105500C028C8200C000008024C404),
    .INIT_7D(256'h0000A06A0000900000000000200400200000000004000482004000008000C000),
    .INIT_7E(256'h4610A4EE4008B006440044D2A01808F47801055028800CD201C40040A024C504),
    .INIT_7F(256'h4400A0FE0008900644004418A01D08E5780045102C800492004400008020C904),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_3__0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_3__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_3__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_3__0_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6_0[3]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_3__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_3__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_3__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_3__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_3__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h461024E64008B006C40144D6A0880ED45A0305502C848C5001C400508004C100),
    .INIT_01(256'h4410A0FE0008800640004418A01D0AE0780045102C800CD2000400408020CD04),
    .INIT_02(256'h409800C80008400680020018830000A06210015024828874000481404080C140),
    .INIT_03(256'h408800C80008000600020019820000806010011024800834000481404880C148),
    .INIT_04(256'h4482004B0082E00200020508A0010851800045112C01887000C00010A800C808),
    .INIT_05(256'h0118A0BE418CD0108582405D021D06847AB004D104028CC600C5914088251544),
    .INIT_06(256'h021A20034002B010010201002080083098900471020280C201C0000020849400),
    .INIT_07(256'h021A00034002A010010001012080003088100071000280000180801020008408),
    .INIT_08(256'h0792A05D4028A000C100444022180AE0181004D004008CC20180814008801C00),
    .INIT_09(256'h554006A4002040160003459B82940150E22341210A85001400440141E824095C),
    .INIT_0A(256'h45020000018040100000401100100155800000010000000000000110A8000408),
    .INIT_0B(256'h0102000000004010000000010000001180000001000000000000010028000408),
    .INIT_0C(256'h050200000000C010000040002090013188000441000200820180100020000400),
    .INIT_0D(256'h010200000000C010000040002080011188200021000200000080001020000480),
    .INIT_0E(256'h0500804C01A04000000000000014006540000100088004100000010008200004),
    .INIT_0F(256'h0400A04C01A0400080000000001400650000000000008C820000100000200004),
    .INIT_10(256'h4500000801004006000200028210013590010540000008400000110028000000),
    .INIT_11(256'h0500000800004000000200000210002400000000000000000000110008000000),
    .INIT_12(256'h4500A4FE01A0400644004492A01400E558010501288004920044000088204804),
    .INIT_13(256'h0400A04801004000040040000014006510000400000000C20040000000200004),
    .INIT_14(256'h028A00320000A010400005092089081028B04001240200240180801020844D48),
    .INIT_15(256'h024A200040809000000040082181000180A240210202806001400010E0040400),
    .INIT_16(256'h45000090018060160000011180100115F0000100208000140004811028000D48),
    .INIT_17(256'h4500009801A04006000040108014004540000100000000000004010008200004),
    .INIT_18(256'h4000009401A84006000000088000008460000100048000340004010008004840),
    .INIT_19(256'h400880FE0028000640000408800400806000011024800414000401000000C840),
    .INIT_1A(256'h0500003601A20000000045000015004580204001080100800001100028200804),
    .INIT_1B(256'h0500203401A01000000045000010024582004001000080000001100060200880),
    .INIT_1C(256'h474286484000F010040240DA20940130980304710202808201C00000A0200404),
    .INIT_1D(256'h02420248000040000002000002800030181004700202880001C0000000008080),
    .INIT_1E(256'h0008A4360088900040004408209D08C1082140010E0284A20040000080244804),
    .INIT_1F(256'h0000040000004000000000000080000000010000020000000000000000040000),
    .INIT_20(256'h069800DC41242000D080404980000341381009D02C020C620124804080219188),
    .INIT_21(256'h440A80144888801040000508201C0AB000A00021008508E20089005028000044),
    .INIT_22(256'h450280BE0184A01644004419A0150875B82045012800048200C48000A0200D0C),
    .INIT_23(256'h040AA0360184B0104400441920950055882244210A02048200C08000A0240D0C),
    .INIT_24(256'h048200340184E000000004100010004498204405048104140120011008004840),
    .INIT_25(256'h5050A20001A8101685820055029806542292002006058C602045904040244588),
    .INIT_26(256'h0000A0C80028000040020008000000806000011004800434000000000000C000),
    .INIT_27(256'h001880C80028000040000008000100806000000004800434000000000000C800),
    .INIT_28(256'h410A108241A0E00604000011A01001C5983005002E030082002401008020C90C),
    .INIT_29(256'h0598207D408A10004580440800180AE0001040D0040080600080000008805800),
    .INIT_2A(256'h0502803601A0C0100000441120140055982044010801008200000100A8200C0C),
    .INIT_2B(256'h0002000000000000000000000000003008100000000200400080000000008000),
    .INIT_2C(256'h450200200000E01600004011A01400359820044100000082008000002800050C),
    .INIT_2D(256'h010200000000A010000000112000001088000001000200020080000020000408),
    .INIT_2E(256'h06922080418AA0128102010903150AC560B00094248288740104805040A4D5C8),
    .INIT_2F(256'h009A200040028000800301010201020000B040040002884000008040408480C8),
    .INIT_30(256'h04CA0226408A600000800404238400D120B044350E0104240100010100848910),
    .INIT_31(256'h1312A00A400890148501444580180C241A02015004048CD601E98050E820144C),
    .INIT_32(256'h4000008001A04006000000000000000460000100008000140004010008000040),
    .INIT_33(256'h0000008000000000000000000000000040000100008000100000000000000000),
    .INIT_34(256'h0500009401A04000000005080010004560004000008100340000011008000840),
    .INIT_35(256'h0000001001A00000000000080000000540000000048000340000010048000840),
    .INIT_36(256'h544A268201A0F016848300918210045562030120260188202045901000000588),
    .INIT_37(256'h078A003F4184E0004100450820050115982044012A8000140160011028000840),
    .INIT_38(256'h4400A0FE0180A00644004419A01D08F5782045112C80049200C40000A0204D04),
    .INIT_39(256'h0400A07E01A0100444004408201500E5400241000E8004920040000080204804),
    .INIT_3A(256'h01C20200400240108082010102040110801000200203044400009110280004C8),
    .INIT_3B(256'h0618A07E4008800040004408201D08E0080004500C000482018000000020C004),
    .INIT_3C(256'h12DA2615418E50008583058003800321021300F00202884001C0105140849090),
    .INIT_3D(256'h12D82201400E10008003010003000080021200B006028860014110504080D080),
    .INIT_3E(256'h0400003401A000004000440800110045000040000C0104200000000000204840),
    .INIT_3F(256'h0000001401A00000000004080000000500000000000000200040000000004800),
    .INIT_40(256'h450280BE0184A01644004411A0150875B82045412802048201848000A020090C),
    .INIT_41(256'h050220360180B010450044012095015598A244210202008220C080002024041C),
    .INIT_42(256'h50C00664018A1016C083008BA3840084AA3341302607082000CD11414000C88C),
    .INIT_43(256'h0608A0964022F0160500054520190861F0A005E4088084D40164010088240008),
    .INIT_44(256'h0258A04300089000C1020008038908800093001006828C20014000014084D000),
    .INIT_45(256'h0218A06B0008900041000008200908A000800010060284A200C080000084C000),
    .INIT_46(256'h0402A47E0180900044004482201C0875882144010A00048200C00000A0200404),
    .INIT_47(256'h0502002000008010000044002014003188000001000000820080000020000400),
    .INIT_48(256'h1058264F00029000050241C6238507118AB340242281805420C11153A8850590),
    .INIT_49(256'h47128084012C200680010009001400E4500005510C020C86012C8140C020D044),
    .INIT_4A(256'h000000C80028000000000008000000806000011004800434000001000000C800),
    .INIT_4B(256'h0000001401A80000400004080000008440000000048004340000000000004800),
    .INIT_4C(256'h0008A07600A81000C4000408008D08C0008240000E8084A2004000000024C800),
    .INIT_4D(256'h0018807E00280000C0000408000D00C0400000000C800CB0004000008020C800),
    .INIT_4E(256'h008A003200A08010400004090081000120204001000200240000811000000C48),
    .INIT_4F(256'h000A001000A00010000000090081000100204000000200240000810000040848),
    .INIT_50(256'h1052A60200009000850240C7229807200A13042122838CD620C19141882501DC),
    .INIT_51(256'h0780007C41A4601000000409000400B4100040D00C000014012080000000CC48),
    .INIT_52(256'h4580008001A060160000011182000115F00001002080001400048150280005C8),
    .INIT_53(256'h451000CC01A240060002011083140164E00001042080001400040150480009C0),
    .INIT_54(256'h145080B00188C010C0830400221E0034520201112005082400C82140E8008D44),
    .INIT_55(256'h43CA265E40823006040001D381010781A83340A4068184D221C590108080C088),
    .INIT_56(256'h4292A0FF000AF0164100451DA00D089068A041112C8204B60184800000A4CD48),
    .INIT_57(256'h000A20B60082B016440045192081001120A240052A02042400448011A0044D48),
    .INIT_58(256'h02020002000080100000400020940031882004410202008201C0000020000404),
    .INIT_59(256'h0002000000008010000040002080001088000001000200000080000020000400),
    .INIT_5A(256'h029820C94008500080820002030000A1621101D004828874014400404080D0C0),
    .INIT_5B(256'h421800C94002400680020110820000A062100150208208140004814040008100),
    .INIT_5C(256'h144A26A20180F000848300828390045142830120260588402049105120240090),
    .INIT_5D(256'h070A007F4104E0004000451820150965982044D10A8000D601E0010028201844),
    .INIT_5E(256'h12DA0600400810008003010003800200021300B00202886001C08051408090C0),
    .INIT_5F(256'h12D80000400810008002000003000080021200900602082001400040408090C0),
    .INIT_60(256'h02D8200240089000C1020108038908800010001006028420014080104080D040),
    .INIT_61(256'h020800020008800040020008200100800000000006020400004000000000C000),
    .INIT_62(256'h11C826C84128F000C0830587A38D0095BA93452122818C8600C19011C08404DC),
    .INIT_63(256'h02088069402480101000405820110111D02000C12400007001200100A0005404),
    .INIT_64(256'h0400804801004000000000000014002400000500000000020000000008200004),
    .INIT_65(256'h0400804801A04000000000000014002400000000000000020000000008200004),
    .INIT_66(256'h400800DC01A800064000040880010084600001002C8004340004010008004840),
    .INIT_67(256'h0000009201A00000400004080001000160004100048004340004000000004800),
    .INIT_68(256'h448A80DB09A82006C102400DA295095108B004340C830C3020848040408441D4),
    .INIT_69(256'h544A26C880A01016858341C6A28A0620A28344602206A4C2004D1053E004DC58),
    .INIT_6A(256'h0408803601A0000040004408001500C540A040000C8004340000000080244844),
    .INIT_6B(256'h0008003601A010004000040800810045408340200E8104340040000000244840),
    .INIT_6C(256'h421AA0CA4000B01605000051A0040A30B8100551200288C201C4800020809508),
    .INIT_6D(256'h420280EA4002A01600004011A0840030B82005412002008201C480002020050C),
    .INIT_6E(256'h11DA0600402450108002018B03810100A29340200282086401408151488408D8),
    .INIT_6F(256'h1118240000241000800200020380010082914000000088240000014048040850),
    .INIT_70(256'h12D00402402440008082000203000100421100000280084400001140480090C0),
    .INIT_71(256'h02100000400C4000800200000200008042100000008008140000014048009000),
    .INIT_72(256'h450200B00180E01600004011A01401159820440100000082008481002800050C),
    .INIT_73(256'h010200000000E010000040012000011188200001000200000080810028000488),
    .INIT_74(256'h0408A43601A8900040004408209D08C5002340210E0004A20040000080244804),
    .INIT_75(256'h00000400000010000000000A0080000000010020020000000040000000040000),
    .INIT_76(256'h021A202340003010410041012089083488B04461000080820180811028841408),
    .INIT_77(256'h021AA0234008B01041000449200D0A3008B004F10C0284E201A0800080A0D40C),
    .INIT_78(256'h469820C0418A30068103411D83900385629001D424868874010481504084D1C8),
    .INIT_79(256'h428820C8400AB00640030019820908816090015024828C34018480404084C5C8),
    .INIT_7A(256'h04028036018080104000440020150075882044010800048200800000A0200404),
    .INIT_7B(256'h0002002200008000000044002014003008000001000000820080000020200404),
    .INIT_7C(256'h0008003601A0100040004408008100C500A040000E8104240040000000244840),
    .INIT_7D(256'h0008003601A81000400004080081004500824020068004240040000000044840),
    .INIT_7E(256'h450284BE4180F01604004493A0940175982145612A00008200C48000A820051C),
    .INIT_7F(256'h054286084100F010040040822094033598830461020000C200C0100128240494),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_3__1
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_3__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_3__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_3__1_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6__0_0[3]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_3__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_3__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_3__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_3__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_3__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_3__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1540023401A000000000450800910145C0224021020100240040011008000848),
    .INIT_01(256'h430A00B60000A01640000419A001081170204100208004940104810028004D48),
    .INIT_02(256'h418A008A0000E016400001198081001070204140208200340104811028808D48),
    .INIT_03(256'h45000088010060160000011180000014F0200100208000140004811068000D48),
    .INIT_04(256'h545AA6CF01A8C016848300C3A31604F4420305310E872C14004DB143E820C40C),
    .INIT_05(256'h0380203100026000410045150009091598B040450000808201808010008009C0),
    .INIT_06(256'h0018A4FE00A890004500048E208D08C060A341102C8084B60044800180A4C944),
    .INIT_07(256'h0218A03601A8100041000488000900C4400140000C800434004000108020D840),
    .INIT_08(256'h4500009401A04006000004188010004560004100248100340004011008004840),
    .INIT_09(256'h000800B201A00000400044080001000560004000048100340000010000004840),
    .INIT_0A(256'h421880DB41A4E0061100005980040B05983005D1200084C22124800080A1990C),
    .INIT_0B(256'h11C20614000010008083048A238101F5428340200E85083400C9114348044CD0),
    .INIT_0C(256'h450080C80000601600000010801400B078000550208008D20084014028208504),
    .INIT_0D(256'h450080C800006016000001108014003478000550208000920084010028208504),
    .INIT_0E(256'h02182082400090164500404420890B30F8B045C1008080C200C51100A885141C),
    .INIT_0F(256'h554286FC81A840068083049A821400C5220101102E850C34004C0140C820C944),
    .INIT_10(256'h450200C80000E01600000011A0040130B8200541200200820084800028008508),
    .INIT_11(256'h410A00B20000A01640004411A0050011B8204101200200820084800020200508),
    .INIT_12(256'h400800DC01A800064000041880010084600001102C800434000401000800C940),
    .INIT_13(256'h400800D000A0000640000018800100806000410024800434000401000000C940),
    .INIT_14(256'h408A0082000AA01600000119800100904030410024820034000481100880DD48),
    .INIT_15(256'h1440A62401A01000840340C2209C04652A0304210A058CC220491041C0250014),
    .INIT_16(256'h0400003601A000004000040800110045408040000C8004340000000080204840),
    .INIT_17(256'h0048021401A01000C000050802810045408340200E810C3400400011000448C0),
    .INIT_18(256'h0258A46B40089000C500008A208D08A0089304100E028CA201C0000100A4C004),
    .INIT_19(256'h0218A06B4008900041000048200D0AA008800490040284C201C080008080D400),
    .INIT_1A(256'h009820500188000080800008000808A50010005004028460008110000080D080),
    .INIT_1B(256'h450280B440A4E01600014411A0140150F82145012881009601248100A8200D0C),
    .INIT_1C(256'h4018A0C800081006C500001A800C08A0600105502C808C9200C400400020C004),
    .INIT_1D(256'h4008A0CA000A100645000000A00400A04080051004828C9200C400408004C000),
    .INIT_1E(256'h421020C84008400684020010820001A01A1105500000884001C4004048008000),
    .INIT_1F(256'h400200C8000A6016000001108000003078100550208200100084800040008500),
    .INIT_20(256'h514A92FC00A0400694034492830600E1720305002A830C96006D1141C8204804),
    .INIT_21(256'h069A20074102B0104100010920190A1488B040C50000806001808010208094C8),
    .INIT_22(256'h008A00320000A010400044092081091188B04001000200200000801020840D48),
    .INIT_23(256'h0102001001848010000040012080011580A04021000300400000811020040C58),
    .INIT_24(256'h4500009401A04006000004088000004560000100048100340004010008004840),
    .INIT_25(256'h000000B001A00000000004080001000560004000048000340000010008004840),
    .INIT_26(256'h4500009401A04016000044118010004560004100208000140004810028000948),
    .INIT_27(256'h4100009001804016000000118000001560000100208000100004810028000508),
    .INIT_28(256'h0408A43601A8900040004408209D08C5082340210E0084A20040000080244804),
    .INIT_29(256'h0000040000005000000000000080000000010000020000000040000000040000),
    .INIT_2A(256'h0008A0140028100040000408000100C0400000000C808430004000000020C800),
    .INIT_2B(256'h0000001401A0000040000408000000C440000000048004300040000000004800),
    .INIT_2C(256'h1440A61401A410008403448E03900545028300200E058C200041110340244894),
    .INIT_2D(256'h421AA0FE400AA01640004519A00D08B0783045D52C82049601A48000A0A0DD4C),
    .INIT_2E(256'h4540823C41A4501604024510829401559A0344210A01088200601151E8200C14),
    .INIT_2F(256'h0440A20041065000800241000294032582820420020088C20141101040040094),
    .INIT_30(256'h008A001200208010400004090081000000B04001000200240000801000840CC8),
    .INIT_31(256'h008A000000200000000000090081000000B04000000200200000801000040848),
    .INIT_32(256'h020A00224000A010400041012001083088304461000280820180801020800408),
    .INIT_33(256'h021A8002400090104000000020810030881000610202808201800000A0200400),
    .INIT_34(256'h440080FE01A8000640004418A01500E5600041000C8004920004000080204804),
    .INIT_35(256'h000000FC01A8000440000408001100C5600001000E800C340040000000204840),
    .INIT_36(256'h0408003601A000004000440800110045002040010C0104200000000000204848),
    .INIT_37(256'h0008003601A00000000044080001000500204001000000200000001000040848),
    .INIT_38(256'h4018A0CA00081006C500001AA00C08A0708105502C808C9200C400400024C104),
    .INIT_39(256'h4008A0CA000A100641000010A00400A06080051024808C92004400400004C000),
    .INIT_3A(256'h0612A46A40008010540040C200180E50D80104D10802844421E11140A8218C44),
    .INIT_3B(256'h51C8069001A240068082051BA385012562904124268500B600048051480449D8),
    .INIT_3C(256'h400800C80028000640020008820000806001011004800434000401000000C840),
    .INIT_3D(256'h401800D80028000640000408800100806000011024800434000401000000C840),
    .INIT_3E(256'h018A003201A080104000450900810001A0B04021000300240000811020840DD8),
    .INIT_3F(256'h008A001201A08010400044090081000120A04001000200240000811020040C48),
    .INIT_40(256'h565004D8400C6006948200D2820403B0721105502084885401EC0140C8009180),
    .INIT_41(256'h014AA63601829010450245872399095188A34025020780A201C1105320240C9C),
    .INIT_42(256'h0400A07C01A8000040000408001400C5400000000C800C300000000080204804),
    .INIT_43(256'h0000A05C01A8000040000408000000C4400000000C800C30000000000020C800),
    .INIT_44(256'h418A009001A220160000051980010105E0204100208100340004811028000DC8),
    .INIT_45(256'h010A009201A000144000451900010111E0204001200000240004811068000D48),
    .INIT_46(256'h039200004002E0100000010120800130983004E10202004001C0901020840598),
    .INIT_47(256'h039200004006A010000041012080011188200061000200400180801028000408),
    .INIT_48(256'h401AA0DC0008601601004559801D08F1782045052C0204A200A48000A0A0CD0C),
    .INIT_49(256'h15400602C1245000848200C20380070402930020020588440041114388040090),
    .INIT_4A(256'h008A003200008010400004092081080000B04001040200240000801000840CC8),
    .INIT_4B(256'h0102001001A40010000040010080011580A04021000300440000811028040CC8),
    .INIT_4C(256'h174206004000701004020013029001309A0104E10202004201C0114028040410),
    .INIT_4D(256'h03020000400040100002010003800130980004600202004001C0101028001480),
    .INIT_4E(256'h011AA0EF00280016C1010400800D08B06010051028808CB60004000020A08844),
    .INIT_4F(256'h064202004184E0100000405121100315982044E10603004021E0911188014588),
    .INIT_50(256'h07020000400080100000400020940031982004610202008201C01000A0200404),
    .INIT_51(256'h0102000040008010000040002080001088000021000200000180000020000400),
    .INIT_52(256'h4018A0EA0008A00641000419A00D08A0780045502C8204960084800000A0C50C),
    .INIT_53(256'h4000009000020006000001108000000160000100208000140004811008000900),
    .INIT_54(256'h5048A62401A8D00605034086238808C502A300210E0184A20041100308244854),
    .INIT_55(256'h470200DA400420161080045982050330F81005D02080005601A48100A8019508),
    .INIT_56(256'h12D80601402E50008083010203800300021300A00602886401401151488090C0),
    .INIT_57(256'h0298000140200000000301080300000002100000040200200000015040800040),
    .INIT_58(256'h1180040001A240108082018203800105821100000201082400001151480008C8),
    .INIT_59(256'h0110040040244000800200020300010002910000000088040000114048000040),
    .INIT_5A(256'h4102008000004016000200108200013090000140000000400004010028000480),
    .INIT_5B(256'h0100000000004010000200000200011000000000000000000000010068000000),
    .INIT_5C(256'h0180009401A040160000050900010145E0204000008100340004811008000948),
    .INIT_5D(256'h431A80EB0004E01640000011A0040830F82005502082049601A48100E820850C),
    .INIT_5E(256'h0708807F0008E01040000449000508F0182044502C8004B6002081000820DD4C),
    .INIT_5F(256'h5542268041A25006058241D202900745E08301A10203804020451013E0050090),
    .INIT_60(256'h154A86344180C010140244C223940575FA2304610201008220E11041A0210404),
    .INIT_61(256'h409800CB002A200640000019800908806010011424820434000480000080D9C8),
    .INIT_62(256'h4180008001A240068082010083000104600001000081083400040150480008C0),
    .INIT_63(256'h4298008000024006000201198100008060100104248008340004815048008948),
    .INIT_64(256'h1540061401A05000840241820290014502830021020188400041111108240094),
    .INIT_65(256'h460A80FE4008A01640004519A01D08F1782045012C82049601A4800020A0CD4C),
    .INIT_66(256'h01C20400000050108002000302800010828300200202084400400140280400C8),
    .INIT_67(256'h0000000040205000000001000080010000820020020080400040100000000000),
    .INIT_68(256'h1500001401A04000000005000010014500000000020108040001111008000840),
    .INIT_69(256'h450200B401A460160000451180950155F0214101208100140104811068000D4C),
    .INIT_6A(256'h0500003401A00000000045000014004580004001080100820001101080200804),
    .INIT_6B(256'h0500000401204000000004000014000540000000000008000000010008000000),
    .INIT_6C(256'h55C0068001A240068082011083000104620101042281081400040151480008C0),
    .INIT_6D(256'h43900080400640160002011183000300629001042080085401048150480091C8),
    .INIT_6E(256'h5050A68001285006848200920218062422130020060188400045104080208080),
    .INIT_6F(256'h458000B581A460160000441980140155F0204100288100140004810028000D48),
    .INIT_70(256'h410800B601A000064000451980010045602041002C8004340004810008204D48),
    .INIT_71(256'h4000009401A000064000001880010045600041002C8004340004000000004940),
    .INIT_72(256'h000A003601A08000400045092081004500A04021040300200000801000044848),
    .INIT_73(256'h008A201200A09000400005080081000000A04021040280200040001000044858),
    .INIT_74(256'h1252A64940089000850200C2228C0CB01A9304F002028CC201C0104180849414),
    .INIT_75(256'h025AA24B400AB000C5020180228C08B0189304F006028CC201E0000180A49404),
    .INIT_76(256'h018A003201A080104000450900810001A0204001008300240000811020800DC8),
    .INIT_77(256'h008A001201A08010400041090081000180204001000300240000811020040C48),
    .INIT_78(256'h400880DC01A800064000041880000080600001102C800434000401000000C940),
    .INIT_79(256'h400800D801A8000640000018800000806000011024800434000401000000C840),
    .INIT_7A(256'h0218806F0008200040010449000D0AE0100004502C0004B60088810048A0D54C),
    .INIT_7B(256'h5542069041A09006040241D2A1900755E8A341A10203804020451013E0050090),
    .INIT_7C(256'h0000003601A000004000440800110045000040000C0104200000000000204840),
    .INIT_7D(256'h0000001401A00000000004080001004500004000060000200040000000004840),
    .INIT_7E(256'h429A20C8400AF01685020051820002B07A9105D02086885001C4804060849588),
    .INIT_7F(256'h410200E84002F01604020111A2840030782005512282009601C48140E8008508),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_4
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_4_DOADO_UNCONNECTED[31:1],out[4]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h409000C84008400680020010830003A0621101D02080085400048140480080C0),
    .INIT_01(256'h408000C800006016000201118200008060100100208000140004814048008148),
    .INIT_02(256'h058A003E0180A0004100440820050845982044412880009600A0011028800844),
    .INIT_03(256'h5450268001285016858200D7829807246293012036058840204D90534025059C),
    .INIT_04(256'h408A00B60000A01640000419A0010800602041002C8204340004801000804D48),
    .INIT_05(256'h000A003200808010400040092001000120204001200200240000800000000D48),
    .INIT_06(256'h5742064840045016848200C282900130920305F00200884001E01141E8049080),
    .INIT_07(256'h12400208400650008002018002900120820304700200884001C0101048009080),
    .INIT_08(256'h0012A0584008500080820000020002A11A1004D0000688C20081104080819880),
    .INIT_09(256'h450800A601A0A0164001451980150154E02141012E8100340004811028244D5C),
    .INIT_0A(256'h409820CA0008A00641000019800100806090011024820434010480000080C948),
    .INIT_0B(256'h400820E20008800640000119800100806000411024820434000480000000C948),
    .INIT_0C(256'h421AA0EB4000B01645000051A00D0A30B8B005D1200284C201C4800020809508),
    .INIT_0D(256'h410200A24002A01600000011A0800130B82041012202000200C4800020000508),
    .INIT_0E(256'h450280EA4000E01600004011A0140135982005412002008200C48000A820050C),
    .INIT_0F(256'h450200200000E01200004011201401319820044100020082008080002020050C),
    .INIT_10(256'h440080C80128400600820010801400A4720005102C800416000401000820C004),
    .INIT_11(256'h4000A0C80028000640000008810400A06000011004808434000410004000C000),
    .INIT_12(256'h418A009001A000160000051900010105E0204000208000240004811028000D48),
    .INIT_13(256'h410A00B20080A016400000118001001160204100208000040004810028000D08),
    .INIT_14(256'h400A00B20000A0164100451920010810A8204001200200A20084801020000D48),
    .INIT_15(256'h000A00320002A0104000401920010010A8204001000200000080800020000548),
    .INIT_16(256'h0000000000284000000200000200008000100000048008040000010000008000),
    .INIT_17(256'h000000000000000000000000000000000000000004000000000000000000C000),
    .INIT_18(256'h00802031000260104100451D00080814A8B04005200000A20080800020801940),
    .INIT_19(256'h554806CEC1A49006848300C2829603E55203051002870854004D1143C8210014),
    .INIT_1A(256'h401A80EA0008A01640000019A00D08B0780005502C820492018480000020C50C),
    .INIT_1B(256'h410200B40000A01600004511A0050011F0204101208000140004810028000D48),
    .INIT_1C(256'h0582001001A25010800041010290011582204001000108040000115068000CC8),
    .INIT_1D(256'h0500200001A05000850041000210034502000001000188400001105060200000),
    .INIT_1E(256'h1440060401AA500080830182039001C502830020060588240049315148240490),
    .INIT_1F(256'h471A80B74086A00641004519A01D0971F82045C52882049601A48010A0A01944),
    .INIT_20(256'h11C0000040225000800200000280010482030000020088400040114068000080),
    .INIT_21(256'h0010000040204000800001000000000002100000000088000000011048000000),
    .INIT_22(256'h0400A06C41004000440040002014006518000450080004C200E010008020C004),
    .INIT_23(256'h0400A04C010040008000400000140065000004300A008CC200C1100000200004),
    .INIT_24(256'h04028036018080004000440020150075882044010800048200800000A0200404),
    .INIT_25(256'h0402002200008010000044002014003188200001000000820080000020200404),
    .INIT_26(256'h0400A0CC0008100644000008801C08E0400005100C808C92004400000020C004),
    .INIT_27(256'h000020480000100001000000000000A000000010040080820000000080008000),
    .INIT_28(256'h529000C8400C400680820110830003A0721101D02084085401048140488090C0),
    .INIT_29(256'h438000C84002601600020111820001A0701001542084085400048140480085C8),
    .INIT_2A(256'h0018A0FE01A8900045000408200D08C060A341102C8004B6004480008024C944),
    .INIT_2B(256'h0218803400A8100040000408000100C0600140000C8004300000001080204840),
    .INIT_2C(256'h12D8264940081000C183008E03890880629300B006868C30014080414084D0D0),
    .INIT_2D(256'h0258A04B40089000C1030008230908A0229205D026828C9201C080404084D000),
    .INIT_2E(256'h430000CB4024E00611004051A0040B20B83045C1200200C201A480008880110C),
    .INIT_2F(256'h1052A61401A81010C083048E028900D4428300300E858C34004111412024CCD0),
    .INIT_30(256'h030280664004E0105000444100080AD5782004512880041001A08000A8208408),
    .INIT_31(256'h50C8061001AA10068182019E0285003000920124060388A62045115300844CD0),
    .INIT_32(256'h0400A06C0180400044004400201400E510000400080004820040000080204004),
    .INIT_33(256'h0400A04C0120400080000000001400E40000041008000CC20000000000200004),
    .INIT_34(256'h061AA07E000890004500441D209D08F108A344012E02848201C00000A024450C),
    .INIT_35(256'h420AA0FE0002A01640004519A00D08F1782041012882049201848000A0204D0C),
    .INIT_36(256'h4400A0FC01A8000640000408801400E4600001100C800CB6000400008020C804),
    .INIT_37(256'h0000A0EA01A80006450004088014008440000100048004B2000400000020C004),
    .INIT_38(256'h021A00024000B010410001012001081088304001000280200180801020800408),
    .INIT_39(256'h021820024000900040000008200100000000000004028420010080000000C400),
    .INIT_3A(256'h0500001401A04000000200000210014582000000020108040000111028000880),
    .INIT_3B(256'h0100000001A04000800001000010000500000000000188000000101000000000),
    .INIT_3C(256'h0400003601A000004000440800110045002040010C0104200000000000204840),
    .INIT_3D(256'h0000003401A01000000044080081004500004000000100200040001000044840),
    .INIT_3E(256'h001AA07C0008E00005004459001D08F0182044552C02802001A0810088A0C50C),
    .INIT_3F(256'h51C0068281A65006C0820082A3800104E2930120028508F400451151C80400D0),
    .INIT_40(256'h400800DC00A800064000041880010080600001102C800434000481000800C940),
    .INIT_41(256'h400800D800A80006C0000018800100806000011024800C34000401000000C940),
    .INIT_42(256'h0400A07E01A8100040004408201D08C5000140000C8004B20040000080204804),
    .INIT_43(256'h0000000401A0100000000408000000C440030000068000300040000000004800),
    .INIT_44(256'h41820080000040160002010102800110E20100000200080400048150280000C8),
    .INIT_45(256'h0100000000204000000201000380010000810000000000040000014048040840),
    .INIT_46(256'h01820000400240108002010002000114820000000200084400000150680000C0),
    .INIT_47(256'h43900080400640160002010183000100E20000000000084400048150480000C8),
    .INIT_48(256'h11CA063201A290004102458E2381010580A340250203002000411051608408D8),
    .INIT_49(256'h471080C8C00C601690800050821402B07A0005D028800CD201A40140C8209104),
    .INIT_4A(256'h450200B401A260160000451180100155F0204101208100140004811028000D4C),
    .INIT_4B(256'h41020080018020160000411180100115A800010100000000008481102800050C),
    .INIT_4C(256'h45420290018040160002411180100155900000010201000400400110A800048C),
    .INIT_4D(256'h470200004104E014000241112210013598200405000000420180011068000588),
    .INIT_4E(256'h418800B001A00016000005198001000560204100208100340004811008000D48),
    .INIT_4F(256'h4008009201802016400000198001000160204100208000340004810000000D48),
    .INIT_50(256'h401820E20008A01641000419A009088060A0410024820434008480000000CD48),
    .INIT_51(256'h0008203200008000400001082001000020204000000204000000800000004808),
    .INIT_52(256'h1052A64001A810108583009B030804D40213003006058C20204190416020C588),
    .INIT_53(256'h478A00B34006E00601004551A0010B21F82045C1208200D601A48110A8000940),
    .INIT_54(256'h008A00800000A0160000011900010110E0304000208200240004811020800DC8),
    .INIT_55(256'h008A0002000080100000000902010100803040010002002000008000208004C8),
    .INIT_56(256'h4000008000200006000000088000000060000100048000140004010008004840),
    .INIT_57(256'h0000008000000000000000000000000060000100008000100000000000000000),
    .INIT_58(256'h0008803601A8000041000408008908C540A040000C8004340000000000244840),
    .INIT_59(256'h0008003601A8100040000408008100C4008240000E8004200040001000044840),
    .INIT_5A(256'h0400803601808000400044002015006508204001080004820000000080204804),
    .INIT_5B(256'h0400002400000000000044002004004000000000000000820000000000000000),
    .INIT_5C(256'h0048A64200089000C10000082089088000130030060284A2004110010084C000),
    .INIT_5D(256'h024800220028100040000408018100800002000006000020004000000000C800),
    .INIT_5E(256'h45020088018060160002411180140175F000050120810014002401102800058C),
    .INIT_5F(256'h450080FC4180400600024510A0140175D800050108000C820024011028200004),
    .INIT_60(256'h418800B601A00006400004198001008560204100248000340004811008004948),
    .INIT_61(256'h440800EA0000A01640000019A01500906020410024800496000480002020450C),
    .INIT_62(256'h5580008001A240168002011182000115E20001040081080400040150680008C8),
    .INIT_63(256'h439000C9400260160002011183000130F000054420800014000C815068000DC8),
    .INIT_64(256'h04028436018090104000440220950035882140010800048200C0000020200C04),
    .INIT_65(256'h454086FC41A050068402449282940175D20305010A0108C20044114128200004),
    .INIT_66(256'h4610A4C8400C5006C40200D2A01C0AA01A0105D00C008CD201E400408020C004),
    .INIT_67(256'h0208A06A00089000C5000008200D08A0000004100C028C8201C000408020C004),
    .INIT_68(256'h02DA020040089010800201010381031082B200E00202886001C08051408494D8),
    .INIT_69(256'h02DA0000400010108003010002800300801200A00202004001408040408490C8),
    .INIT_6A(256'h028A00360000A010400044092089081028A04001240204240100801020844D48),
    .INIT_6B(256'h004A201041A09000000040002181010180A240210202806001401011A0040C18),
    .INIT_6C(256'h1580003401A240000000450900910145E02040010281003400000110080008C8),
    .INIT_6D(256'h410800B601A02016400045198101000560204104208100340004811048000D48),
    .INIT_6E(256'h451220A400084016D40340D0A2180CC05A0005502C84885000E531408000D00C),
    .INIT_6F(256'h018A805B01A2A010010041090085013580B04025000304A60000811028A40DD8),
    .INIT_70(256'h50CA029401888006C0810510A30100F52A0041002E072CB6008CA05068004540),
    .INIT_71(256'h0610A04A4020A01055004048001C0E30D83004C10082844001611100A0219C04),
    .INIT_72(256'h1240A69A41241010548244C223860745FA8344F1168288F42165904308251CDC),
    .INIT_73(256'h449880A5002AE00601000119A01808800030011428020414000C000000808508),
    .INIT_74(256'h429800C84008400680820010830002A0621001D024860874010481404880C140),
    .INIT_75(256'h408800C000024006000201118200008060100104208000140004814048008148),
    .INIT_76(256'h429A00C9400AF0168002011182000AA0781005D02482887401848040408095C8),
    .INIT_77(256'h534000844000701600030113838000006203010022840014014C814048000508),
    .INIT_78(256'h001AA06A0000B01044004401208D083098A144610202848200C080002024051C),
    .INIT_79(256'h001AA07F0000B01040004419200D0830082044010C0284A200C08000A0A04508),
    .INIT_7A(256'h0008A03600289000410044092089088000A240210E0204A00040800100844858),
    .INIT_7B(256'h00CA2033000A9000410005092189080000B34020060284200040801100844848),
    .INIT_7C(256'h0018A46A00089000440000D2209C08B0180105500C028C8200C000008024C404),
    .INIT_7D(256'h0000A06A0000900000000000200400200000000004000482004000008000C000),
    .INIT_7E(256'h4610A4EE4008B006440044D2A01C08F47801055028800CD201C40040A024C504),
    .INIT_7F(256'h4400A0FE0008900644004418A01D08E5780045102C800492004400008020C904),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_4__0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_4__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_4__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_4__0_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6_0[4]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_4__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_4__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_4__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_4__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_4__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4610A4EE4008B006C40144D6A09C0EF45A0305502C848CD201C400408024C104),
    .INIT_01(256'h4410A0FE0008800640004418A01D0AE0780045102C800CD2000400408020CD04),
    .INIT_02(256'h409800C80008400680020018830000A06210015024828874000481404080C140),
    .INIT_03(256'h408800C80008000600020019820000806010011024800834000481404880C148),
    .INIT_04(256'h458A00A50122A01640004111A0000874E02001012C8100340004811028004540),
    .INIT_05(256'h0010A058400C500085820444021C06A11A9044D004028CC200C110408025980C),
    .INIT_06(256'h021A20034002B010010201002080083098900471020280C201C0000020849400),
    .INIT_07(256'h021A00034002A010010001012080003088100071000280000180801020008408),
    .INIT_08(256'h029AA0494188A000C100004022080AA5181004D004028CC20180804000809400),
    .INIT_09(256'h554006B401A040160003459B82940155E22341210A85001400440141E824095C),
    .INIT_0A(256'h45020000018040100000401100100155800000010000000000000110A8000408),
    .INIT_0B(256'h0102000000004010000000010000001180000001000000000000010028000408),
    .INIT_0C(256'h050200000000C010000040002090013188000441000200820180100020000400),
    .INIT_0D(256'h010200000000C010000040002080011188200021000200000080001020000480),
    .INIT_0E(256'h0500804C01A04000000000000014006540000100088004100000010008200004),
    .INIT_0F(256'h0400A04C01A0400080000000001400650000000000008C820000100000200004),
    .INIT_10(256'h4500000801004006000200028210013590010540000008400000110028000000),
    .INIT_11(256'h0500000800004000000200000210002400000000000000000000110008000000),
    .INIT_12(256'h4500A4FE01A0400644004492A01400E558010501288004920044000088204804),
    .INIT_13(256'h0400A04801004000040040000014006510000400000000C20040000000200004),
    .INIT_14(256'h028A00320000A010400005092089081028B04001240200240180801020844D48),
    .INIT_15(256'h024A200040809000000040082181000180A240210202806001400010E0040400),
    .INIT_16(256'h45000090018060160000011180100115F0000100208000140004811028000D48),
    .INIT_17(256'h4500009801A04006000040108014004540000100000000000004010008200004),
    .INIT_18(256'h4000009401A84006000000088000008460000100048000340004010008004840),
    .INIT_19(256'h400880FE0028000640000408800400806000011024800414000401000000C840),
    .INIT_1A(256'h0500003601A20000000045000015004580204001080100800001100028200804),
    .INIT_1B(256'h0500203401A01000000045000010024582004001000080000001100060200880),
    .INIT_1C(256'h474286484000F010040240D220940130980304710202808201C00000A0200404),
    .INIT_1D(256'h02420248000040000002000002800030181004700202880001C0000000008080),
    .INIT_1E(256'h0008A4360088900040004408209D08C1082140010E0284A20040000080244804),
    .INIT_1F(256'h0000040000004000000000000080000000010000020000000000000000040000),
    .INIT_20(256'h479200FA40842016D080045980010330B8104DD02002084201A48140A801DD88),
    .INIT_21(256'h040880220928C00000004100201D08C500A040210C850CA20009005000204844),
    .INIT_22(256'h450280BE0184A01644004419A0150875B82045012800048200C48000A0200D0C),
    .INIT_23(256'h040AA0360184B0104400441920950055882244210A02048200C08000A0240D0C),
    .INIT_24(256'h458200B40184E0160000040180100055F8204505208100140124801020000D48),
    .INIT_25(256'h1050A20001A8100085820044029806440292002006058C602041104040244080),
    .INIT_26(256'h0000A0C80028000040020008000000806000011004800434000000000000C000),
    .INIT_27(256'h001880C80028000040000008000100806000000004800434000000000000C800),
    .INIT_28(256'h440210B64020E01604004411A0040150982045012A01008200240100A8200D0C),
    .INIT_29(256'h00982049410A10004580000800080AA5001000D004028060008000000080D000),
    .INIT_2A(256'h0502803601A0C0100000441120140055982044010801008200000100A8200C0C),
    .INIT_2B(256'h0002000000000000000000000000003008100000000200400080000000008000),
    .INIT_2C(256'h450200200000E01600004011A01400359820044100000082008000002800050C),
    .INIT_2D(256'h010200000000A010000000112000001088000001000200020080000020000408),
    .INIT_2E(256'h029A2080400AA0128102010903010A8060B0009424828874010480504084D5C8),
    .INIT_2F(256'h009A200040028000800301010201020000B040040002884000008040408480C8),
    .INIT_30(256'h01C88248408260104080010503940131A0B04025020304A60100801128A44DDC),
    .INIT_31(256'h1610206640089004C5014444A0080CC41A0205500C04885001E90140C000D000),
    .INIT_32(256'h4000008001A04006000000000000000460000100008000140004010008000040),
    .INIT_33(256'h0000008000000000000000000000000040000100008000100000000000000000),
    .INIT_34(256'h0500009401A04000000005080010004560004000008100340000011008000840),
    .INIT_35(256'h0000001001A00000000000080000000540000000048000340000010048000840),
    .INIT_36(256'h1440260001A05000848300800210044502030020060188202041101000000080),
    .INIT_37(256'h478A00BF4184E01641004519A0050115F8204501288000140124811028000D48),
    .INIT_38(256'h4400A0FE0180A00644004419A01D08F5782045112C80049200C40000A0204D04),
    .INIT_39(256'h0400A07E01A0100444004408201500E5400241000E8004920040000080204804),
    .INIT_3A(256'h01C20200400240108082010102000110801000200203004400009110280004C8),
    .INIT_3B(256'h0618A07E4008800040004408201D08E0080004500C000482018000000020C004),
    .INIT_3C(256'h12DA2601400E50008583018003800320021300F00202884001C0105140849090),
    .INIT_3D(256'h12D82201400E10008003010003000080021200B006028860014110504080D080),
    .INIT_3E(256'h0400003401A000004000440800110045000040000C0104200000000000204840),
    .INIT_3F(256'h0000001401A00000000004080000000500000000000000200040000000004800),
    .INIT_40(256'h450280BE0184A01644004411A0150875B82045412802048201848000A0200D0C),
    .INIT_41(256'h050220360180B010450044012095015598A244210202008220C080002024041C),
    .INIT_42(256'h50C206C601AAD0068083408AA380009462130131268508B6004D10416800CCC0),
    .INIT_43(256'h060AA0344002301045004545001D087198A044E50802844201E00000A024040C),
    .INIT_44(256'h0258A04300089000C1020008038908800093001006828C20014000014084D000),
    .INIT_45(256'h0218A06B0008900041000008200908A000800010060284A200C080000084C000),
    .INIT_46(256'h0402A47E0180900044004482201C0875882144010A00048200C00000A0200404),
    .INIT_47(256'h0502002000008010000044002014003188000001000000820080000020000400),
    .INIT_48(256'h505A268300029006050241D6A3810711EAB341250203804020C51053A0850490),
    .INIT_49(256'h0710804C012C600080010019801400E4300004502C800C9601288140C820D144),
    .INIT_4A(256'h000000C80028000000000008000000806000011004800434000001000000C800),
    .INIT_4B(256'h0000001401A80000400004080000008440000000048004340000000000004800),
    .INIT_4C(256'h0008A07600A81000C4000408008D08C0008240000E8084A2004000000024C800),
    .INIT_4D(256'h0018807E00280000C0000408000D00C0400000000C800CB0004000008020C800),
    .INIT_4E(256'h008A003200A08010400004090081000120204001000200240000811000000C48),
    .INIT_4F(256'h000A001000A00010000000090081000100204000000200240000810000040848),
    .INIT_50(256'h5052A68200009006850240D6A29807206A13052102038CC220C5104180250094),
    .INIT_51(256'h478000FC41A4601600000419800400B4700041D02C800014012481000800CD48),
    .INIT_52(256'h4580008001A060160000011182000115F00001002080001400048150280005C8),
    .INIT_53(256'h451000CC01A240060002011083140164E00001042080001400040150480009C0),
    .INIT_54(256'h5452807C01A84006C0830418821E00E4320200102C870C34004C2140C820C944),
    .INIT_55(256'h03C826924082B010040041C321010711C83341A5020380C221C19010A0800488),
    .INIT_56(256'h429AA0FF000AB0164100451DA00D089068A041112C8204B60184800000A4CD48),
    .INIT_57(256'h000A20B60082B016440045192081001120A240052A02042400448011A0044D48),
    .INIT_58(256'h02020002000080100000400020940031882004410202008201C0000020000404),
    .INIT_59(256'h0002000000008010000040002080001088000001000200000080000020000400),
    .INIT_5A(256'h029820C94008500080820002030000A0621101D004828874014400404080D0C0),
    .INIT_5B(256'h421800C94002400680020110820000A062100150208208140004814040008100),
    .INIT_5C(256'h5440260001A0501684830093039004452283002006058840204D905100240598),
    .INIT_5D(256'h470A00FF4104E01640004509A0150975F82045D1288000D601A4810028201D4C),
    .INIT_5E(256'h12DA0600400810008003010003800200021300B00202886001C08051408090C0),
    .INIT_5F(256'h12D80000400810008002000003000080021200900602082001400040408090C0),
    .INIT_60(256'h02D8200240089000C1020108038908800010001006028420014080104080D040),
    .INIT_61(256'h020800020008800040020008200100800000000006020400004000000000C000),
    .INIT_62(256'h50CA261001881016C083059E038900B50293402006818C240045101160844DD0),
    .INIT_63(256'h470280E94004E00610004041A0140121F82005C1200000D201A481008800110C),
    .INIT_64(256'h0400804801004000000000000014002400000500000000020000000008200004),
    .INIT_65(256'h0400804801A04000000000000014002400000000000000020000000008200004),
    .INIT_66(256'h400800DC01A800064000040880010084600001002C8004340004010008004840),
    .INIT_67(256'h0000009201A00000400004080001000160004100048004340004000000004800),
    .INIT_68(256'h01820069098260004100050C008009A0C8900124000100202080001000A489D0),
    .INIT_69(256'h5552A6968028D016858300C7829F06D162A345712E84A8D2004D9043E024141C),
    .INIT_6A(256'h0408803601A0000040004408001500C540A040000C8004340000000080244844),
    .INIT_6B(256'h0008003601A010004000040800810045408340200E8104340040000000244840),
    .INIT_6C(256'h421AA0CA4000B01605000051A0040A30B8100551200288C201C4800020809508),
    .INIT_6D(256'h420280EA4002A01600004011A0840030B82005412002008201C480002020050C),
    .INIT_6E(256'h11DA0600402450108002018B03810100A29340200282086401408151488408D8),
    .INIT_6F(256'h1118240000241000800200020380010082914000000088240000014048040850),
    .INIT_70(256'h12D00400402440008082000203000100421100000280084400001140480090C0),
    .INIT_71(256'h02100000400C4000800200000200008042100000008008140000014048009000),
    .INIT_72(256'h450200B00180E01600004011A01401159820440100000082008481002800050C),
    .INIT_73(256'h010200000000E010000040012000011188200001000200000080810028000488),
    .INIT_74(256'h0408A43601A8900040004408209D08C5002340210E0004A20040000080244804),
    .INIT_75(256'h00000400000010000000000A0080000000010020020000000040000000040000),
    .INIT_76(256'h021A20234000B010410041012089083088B04461000280820180801020841408),
    .INIT_77(256'h021AA0234008B01041000449200D0A3008B004F10C0284E201A0800080A0D40C),
    .INIT_78(256'h429820C0400A30068103011D83800380629001D424868874010481504084D1C8),
    .INIT_79(256'h428820C8400AB00640030019820908806090015024828C34018480404084C5C8),
    .INIT_7A(256'h04028036018080104000440020150075882044010800048200800000A0200404),
    .INIT_7B(256'h0002002200008000000044002014003008000001000000820080000020200404),
    .INIT_7C(256'h0008003601A0100040004408008100C500A040000E8104240040000000244840),
    .INIT_7D(256'h0008003601A81000400004080081004500824020068004240040000000044840),
    .INIT_7E(256'h450284BE4180F01604004493A0940175982145612A00008200C48000A820051C),
    .INIT_7F(256'h054286084100F010040040822094033598830461020000C200C0100128240494),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_4__1
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_4__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_4__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_4__1_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6__0_0[4]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_4__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_4__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_4__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_4__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_4__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_4__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "196608" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1540023401A000000000450800910145C0224021020100240040011008000848),
    .INIT_01(256'h430A00B60000A01640000419A001081170204100208004940104810028004D48),
    .INIT_02(256'h418A008A0000E016400001198001001070204140208200340104811028808D48),
    .INIT_03(256'h45000088010060160000011180000014F0200100208000140004811068000D48),
    .INIT_04(256'h5450A6CD01A84006848300C2831604E4420305300E852C14004D3143C820C004),
    .INIT_05(256'h038A20330002A010410045152009091198B04045000280820180801020800DC8),
    .INIT_06(256'h0018A4FE00A890004500048E208D08C060A341102C8084B60044800180A4C944),
    .INIT_07(256'h0218A03601A8100041000488000900C4400140000C800434004000108020D840),
    .INIT_08(256'h4500009401A04006000004188010004560004100248100340004011008004840),
    .INIT_09(256'h000800B201A00000400044080001000560004000048100340000010000004840),
    .INIT_0A(256'h421A80CB4004E01611000051A0040B30983005D1200284C221A48000A0A1950C),
    .INIT_0B(256'h11C0061401A010008083048A038101C5428340200E85083400491143480448D0),
    .INIT_0C(256'h450080C80000601600000010801400B078000550208008D20084014028208504),
    .INIT_0D(256'h450080C800006016000001108014003478000550208000920084010028208504),
    .INIT_0E(256'h021A2002400090104500404420890B3098B044C1000280C200C11000A085141C),
    .INIT_0F(256'h554086FC81A840068083049A821400C5620101102E850C34004C0140C820C944),
    .INIT_10(256'h450200C80000E01600000011A0040130B8200541200200820084800028008508),
    .INIT_11(256'h410A00B20000A01640004411A0050011B8204101200200820084800020200508),
    .INIT_12(256'h400800DC01A800064000041880010084600001102C800434000401000800C940),
    .INIT_13(256'h400800D000A0000640000018800100806000410024800434000401000000C940),
    .INIT_14(256'h408A0082000AA01600000119800100906030410024820034000481100880DD48),
    .INIT_15(256'h1440A62401A01000840340C2209C04650A0304210A058CC220491041C0250014),
    .INIT_16(256'h0400003601A000004000040800110045408040000C8004340000000080204840),
    .INIT_17(256'h0048021401A01000C000050802810045408340200E810C3400400011000448C0),
    .INIT_18(256'h0258A46B40089000C500008A208D08A0089304100E028CA201C0000100A4C004),
    .INIT_19(256'h0218A06B4008900041000048200D0AA008800490040284C201C080008080D400),
    .INIT_1A(256'h009820400008000080800008000808A00010005004028460008110000080D080),
    .INIT_1B(256'h450280B441A4E01600014411A0140155F82145012881009601248100A8200D0C),
    .INIT_1C(256'h4018A0C800081006C500001A800C08A0600105502C808C9200C400400020C004),
    .INIT_1D(256'h4008A0CA000A100645000000A00400A04080051004828C9200C400408004C000),
    .INIT_1E(256'h421020C84008400684020010820001A01A1105500000884001C4004048008000),
    .INIT_1F(256'h400200C8000A6016000001108000003078100550208200100084800040008500),
    .INIT_20(256'h554092FC01A0400694034492831600E5720305002A810C96006D1141C8204804),
    .INIT_21(256'h029A20034002B0104100010920090A1088B040C50002806001808010208094C8),
    .INIT_22(256'h008A00320000A010400044092081091188B04001000200200000801020840D48),
    .INIT_23(256'h0102001001848010000040012080011580A04021000300400000811020040C58),
    .INIT_24(256'h4500009401A04006000004088000004560000100048100340004010008004840),
    .INIT_25(256'h000000B001A00000000004080001000560004000048000340000010008004840),
    .INIT_26(256'h4500009401A04016000044118010004560004100208000140004810028000948),
    .INIT_27(256'h4100009001804016000000118000001560000100208000100004810028000508),
    .INIT_28(256'h0408A43601A8900040004408209D08C5082340210E0084A20040000080244804),
    .INIT_29(256'h0000040000005000000000000080000000010000020000000040000000040000),
    .INIT_2A(256'h0008A0140028100040000408000100C0400000000C808430004000000020C800),
    .INIT_2B(256'h0000001401A0000040000408000000C440000000048004300040000000004800),
    .INIT_2C(256'h1440A61401A410008403448E03900545028300200E058C200041110340244894),
    .INIT_2D(256'h421AA0FE400AA01640004519A00D08B0783045D52C82049601A48000A0A0DD4C),
    .INIT_2E(256'h4540823C41A4501604024510829401559A0344210A01088200601151E8200C14),
    .INIT_2F(256'h0440A20041065000800241000294032582820420020088C20141101040040094),
    .INIT_30(256'h008A001200208010400004090081000000B04001000200240000801000840CC8),
    .INIT_31(256'h008A000000200000000000090081000000B04000000200200000801000040848),
    .INIT_32(256'h020A00224000A010400041012001083088304461000280820180801020800408),
    .INIT_33(256'h021A8002400090104000000020810030881000610202808201800000A0200400),
    .INIT_34(256'h440080FE01A8000640004418A01500E5600041000C8004920004000080204804),
    .INIT_35(256'h000000FC01A8000440000408001100C5600001000E800C340040000000204840),
    .INIT_36(256'h0408003601A000004000440800110045002040010C0104200000000000204848),
    .INIT_37(256'h0008003601A00000000044080001000500204001000000200000001000040848),
    .INIT_38(256'h4018A0CA00081006C500001AA00C08A0708105502C808C9200C400400024C104),
    .INIT_39(256'h4008A0CA000A100641000010A00400A06080051024808C92004400400004C000),
    .INIT_3A(256'h0612A46A40008010540040C2201C0E70980104D1080284C221E11040A0218404),
    .INIT_3B(256'h51C8069001A240068082051B83810105629041242685003400048151480449D8),
    .INIT_3C(256'h400800C80028000640020008820000806001011004800434000401000000C840),
    .INIT_3D(256'h401800D80028000640000408800100806000011024800434000401000000C840),
    .INIT_3E(256'h018A003201A080104000450900810001A0B04021000300240000811020840DD8),
    .INIT_3F(256'h008A001201A08010400044090081000120A04001000200240000811020040C48),
    .INIT_40(256'h565004C8400C6006948200D2820403B0721105502084885401EC0140C8009180),
    .INIT_41(256'h014AA63601829010450245872399095188A34025020780A201C1105320240C9C),
    .INIT_42(256'h0400A07C01A8000040000408001400C5400000000C800C300000000080204804),
    .INIT_43(256'h0000A05C01A8000040000408000000C4400000000C800C30000000000020C800),
    .INIT_44(256'h418A009001A220160000051980010105E0204100208100340004811028000DC8),
    .INIT_45(256'h010A009201A000144000451900010111E0204001200000240004811068000D48),
    .INIT_46(256'h039200004002E0100000010120800130983004E10202004001C0901020840598),
    .INIT_47(256'h039200004006A010000041012080011188200061000200400180801028000408),
    .INIT_48(256'h401AA0FE0008A01641004559A01D08F1782045052C0204A200A48000A0A0CD0C),
    .INIT_49(256'h15400600C1245000848200C20380070402930020020588440041114388040090),
    .INIT_4A(256'h008A003200008010400004092081080000B04001040200240000801000840CC8),
    .INIT_4B(256'h0102001001A40010000040010080011580A04021000300440000811028040CC8),
    .INIT_4C(256'h174206004000701004020013029001309A0104E10202004201C0114028040410),
    .INIT_4D(256'h03020000400040100002010003800130980004600202004001C0101028001480),
    .INIT_4E(256'h0018A0EF00280006C1010408800D08A0601005102C808CB60004000000A0C844),
    .INIT_4F(256'h074202004184E0100000405121100315982044E10203004021E09111A8010588),
    .INIT_50(256'h07020000400080100000400020940031982004610202008201C01000A0200404),
    .INIT_51(256'h0102000040008010000040002080001088000021000200000180000020000400),
    .INIT_52(256'h4018A0EA0008A00641000419A00D08A0780045502C8204960084800000A0C50C),
    .INIT_53(256'h4000009000020006000001108000000160000100208000140004811008000900),
    .INIT_54(256'h1048A63601A890004503448E238908C502A340210E0184A20041100300244854),
    .INIT_55(256'h470200C8400460161080005182040330F81005D02080005601A48100A8019508),
    .INIT_56(256'h12D80601402E50008083010203800300021300A00602886401401151488090C0),
    .INIT_57(256'h0298000140200000000301080300000002100000040200200000015040800040),
    .INIT_58(256'h1180040001A240108082018203800105821100000201082400001151480008C8),
    .INIT_59(256'h0110040040244000800200020300010002910000000088040000114048000040),
    .INIT_5A(256'h4102008000004016000200108200013090000140000000400004010028000480),
    .INIT_5B(256'h0100000000004010000200000200011000000000000000000000010068000000),
    .INIT_5C(256'h0180009401A040160000050900010145E0204000008100340004811008000948),
    .INIT_5D(256'h431A80EB0004E01640000011A0040830F82005502082049601A48100E820850C),
    .INIT_5E(256'h470880FF0008E01640000459800508F0782045502C8004B6002481000820DD4C),
    .INIT_5F(256'h1542260041A25000058241C202900745808300A10203804020411013E0050090),
    .INIT_60(256'h154286344180C010140244C2239405759A2304610201008220E11041A0210404),
    .INIT_61(256'h409800CB002A200640000019800908806010011424820434000480000080D9C8),
    .INIT_62(256'h4180008001A240068082010083000104600001000081083400040150480008C0),
    .INIT_63(256'h4298008000024006000201198100008060100104248008340004815048008948),
    .INIT_64(256'h1540061401A05000840241820290014502830021020188400041111108240094),
    .INIT_65(256'h460A80FE4008A01640004519A01D08F1782045012C82049601A4800020A0CD4C),
    .INIT_66(256'h01C20400000050108002000302800010828300200202084400400140280400C8),
    .INIT_67(256'h0000000040205000000001000080010000820020020080400040100000000000),
    .INIT_68(256'h1500001401A04000000005000010014500000000020108040001111008000840),
    .INIT_69(256'h450200B401A460160000451180950155F0214101208100140104811068000D4C),
    .INIT_6A(256'h0500003401A00000000045000014004580004001080100820001101080200804),
    .INIT_6B(256'h0500000401204000000004000014000540000000000008000000010008000000),
    .INIT_6C(256'h55C0068001A240068082011083000104620101042281081400040151480008C0),
    .INIT_6D(256'h43900080400640160002011183000300629001042080085401048150480091C8),
    .INIT_6E(256'h1050A60001285000848200820218062402130020060188400041104080208080),
    .INIT_6F(256'h458000B581A460160000441980140155F0204100288100140004810028000D48),
    .INIT_70(256'h410800B601A000064000451980010045602041002C8004340004810008204D48),
    .INIT_71(256'h4000009401A000064000001880010045600041002C8004340004000000004940),
    .INIT_72(256'h000A003601A08000400045092081004500A04021040300200000801000044848),
    .INIT_73(256'h008A201200A09000400005080081000000A04021040280200040001000044858),
    .INIT_74(256'h1252A64940089000850200C2228C0CB01A9304F002028CC201C0104180849414),
    .INIT_75(256'h025AA24B400AB000C5020180228C08B0189304F006028CC201E0000180A49404),
    .INIT_76(256'h018A003201A080104000450900810001A0204001008300240000811020800DC8),
    .INIT_77(256'h008A001201A08010400041090081000180204001000300240000811020040C48),
    .INIT_78(256'h400880DC01A800064000041880000080600001102C800434000401000000C940),
    .INIT_79(256'h400800D801A8000640000018800000806000011024800434000401000000C840),
    .INIT_7A(256'h421880EF0008200640010459800D0AE0700005502C8004B6008C810048A0D54C),
    .INIT_7B(256'h1542061041A09000040241C22190075588A340A10203804020411013E0050090),
    .INIT_7C(256'h0000003601A000004000440800110045000040000C0104200000000000204840),
    .INIT_7D(256'h0000001401A00000000004080001004500004000060000200040000000004840),
    .INIT_7E(256'h429A20C8400AF01685020051820002B07A9105D02086885001C4804060849588),
    .INIT_7F(256'h410200E84002F01604020111A2840030782005512282009601C48140E8008508),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_5
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_5_DOADO_UNCONNECTED[31:1],out[5]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h409000C84008400680020010830003A0621101D02080085400048140480080C0),
    .INIT_01(256'h408000C800006016000201118200008060100100208000140004814048008148),
    .INIT_02(256'h458A00BE0180A01641004419A0050855F82045412880009600A4811028800D4C),
    .INIT_03(256'h1450260001285000858200C60298072402930020160588402049105340250094),
    .INIT_04(256'h408A00B60000A01640000419A0010800602041002C8204340004801000804D48),
    .INIT_05(256'h000A003200808010400040092001000120204001200200240000800000000D48),
    .INIT_06(256'h5742064840045016848200C282900130920305F00200884001E01141E8049080),
    .INIT_07(256'h12400208400650008002018002900120820304700200884001C0101048009080),
    .INIT_08(256'h0012A0484008500080820000020002A01A1004D0000688C20081104080819080),
    .INIT_09(256'h450800B601A0A0164001451980150155E02141012E8100340004811028244D5C),
    .INIT_0A(256'h409820CA0008A00641000019800100806090011024820434010480000080C948),
    .INIT_0B(256'h400820E20008800640000119800100806000411024820434000480000000C948),
    .INIT_0C(256'h421AA0EB4000B01645000051A00D0A30B8B005D1200284C201C4800020809508),
    .INIT_0D(256'h410200A24002A01600000011A0800130B82041012202000200C4800020000508),
    .INIT_0E(256'h450280EA4000E01600004011A0140135982005412002008200C48000A820050C),
    .INIT_0F(256'h450200200000E01200004011201401319820044100020082008080002020050C),
    .INIT_10(256'h440080C80128400600820010801400A4720005102C800416000401000820C004),
    .INIT_11(256'h4000A0C80028000640000008810400A06000011004808434000410004000C000),
    .INIT_12(256'h418A009001A000160000051900010105E0204000208000240004811028000D48),
    .INIT_13(256'h410A00B20080A016400000118001001160204100208000040004810028000D08),
    .INIT_14(256'h400A00B20000A0164100451920010810A8204001200200A20084801020000D48),
    .INIT_15(256'h000A00320002A0104000401920010010A8204001000200000080800020000548),
    .INIT_16(256'h0000000000284000000200000200008000100000048008040000010000008000),
    .INIT_17(256'h000000000000000000000000000000000000000004000000000000000000C000),
    .INIT_18(256'h008A20330002A0104100451D20090810A8B04005200200A20080800020801D48),
    .INIT_19(256'h554006CCC1A45006848300C2829603E55203051002850854004D1143C8210014),
    .INIT_1A(256'h401A80EA0008A01640000019A00D08B0780005502C820492018480000020C50C),
    .INIT_1B(256'h410200B40000A01600004511A0050011F0204101208000140004810028000D48),
    .INIT_1C(256'h0582001001A25010800041010290011582204001000108040000115068000CC8),
    .INIT_1D(256'h0500200001A05000850041000210034502000001000188400001105060200000),
    .INIT_1E(256'h1440060401AA500080830182039001C502830020060588240049315148240090),
    .INIT_1F(256'h471A80B74086A01641004519A01D0971F82045C52882049601A48010A0A01D4C),
    .INIT_20(256'h11C0000040225000800200000280010482030000020088400040114068000080),
    .INIT_21(256'h0010000040204000800001000000000002100000000088000000011048000000),
    .INIT_22(256'h0400A06C41004000440040002014006518000450080004C200E010008020C004),
    .INIT_23(256'h0400A04C010040008000400000140065000004300A008CC200C1100000200004),
    .INIT_24(256'h04028036018080004000440020150075882044010800048200800000A0200404),
    .INIT_25(256'h0402002200008010000044002014003188200001000000820080000020200404),
    .INIT_26(256'h0400A0CC0008100644000008801C08E0400005100C808C92004400000020C004),
    .INIT_27(256'h000020480000100001000000000000A000000010040080820000000080008000),
    .INIT_28(256'h529000C8400C400680820110830003A0721101D02084085401048140488090C0),
    .INIT_29(256'h438000C84002601600020111820001A0701001542084085400048140480085C8),
    .INIT_2A(256'h0018A0FE01A8900045000408200D08C060A341102C8004B6004480008024C944),
    .INIT_2B(256'h0218803400A8100040000408000100C0600140000C8004300000001080204840),
    .INIT_2C(256'h12D8264940081000C183008E03890880629300B006868C30014080414084D0D0),
    .INIT_2D(256'h0258A04B40089000C1030008230908A0229205D026828C9201C080404084D000),
    .INIT_2E(256'h430200CB4004E01611004051A0040B30B83045C1200200C201A48000A880150C),
    .INIT_2F(256'h1050A61401A81000C083048E028900C4428300300E858C34004111410024C8D0),
    .INIT_30(256'h470280EE4004E01650004451A01C0AF5782005512880049201A48000A820850C),
    .INIT_31(256'h10C8061001AA10008182018E02810000009200240603882420411153008448D0),
    .INIT_32(256'h0400A06C0180400044004400201400E510000400080004820040000080204004),
    .INIT_33(256'h0400A04C0120400080000000001400E40000041008000CC20000000000200004),
    .INIT_34(256'h061AA07E000890004500441D209D08F108A344012E02848201C00000A024450C),
    .INIT_35(256'h420AA0FE0002A01640004519A00D08F1782041012882049201848000A0204D0C),
    .INIT_36(256'h4400A0FC01A8000640000408801400E4600001100C800CB6000400008020C804),
    .INIT_37(256'h0000A0EA01A80006450004088014008440000100048004B2000400000020C004),
    .INIT_38(256'h021A00024000B010410001012001081088304001000280200180801020800408),
    .INIT_39(256'h021820024000900040000008200100000000000004028420010080000000C400),
    .INIT_3A(256'h0500001401A04000000200000210014582000000020108040000111028000880),
    .INIT_3B(256'h0100000001A04000800001000010000500000000000188000000101000000000),
    .INIT_3C(256'h0400003601A000004000440800110045002040010C0104200000000000204840),
    .INIT_3D(256'h0000003401A01000000044080081004500004000000100200040001000044840),
    .INIT_3E(256'h001AA07E0008A00045004459201D08F0182044552C0284A201A0800080A0C50C),
    .INIT_3F(256'h51C0068081A650068082008283800104E29301200285087400451151C80400D0),
    .INIT_40(256'h400800DC00A800064000041880010080600001102C800434000481000800C940),
    .INIT_41(256'h400800D800A80006C0000018800100806000011024800C34000401000000C940),
    .INIT_42(256'h0400A07E01A8100040004408201D08C5000140000C8004B20040000080204804),
    .INIT_43(256'h0000000401A0100000000408000000C440030000068000300040000000004800),
    .INIT_44(256'h41820080000040160002010102800110E20100000200080400048150280000C8),
    .INIT_45(256'h0100000000204000000201000380010000810000000000040000014048040840),
    .INIT_46(256'h01820000400240108002010002000114820000000200084400000150680000C0),
    .INIT_47(256'h43900080400640160002010183000100E20000000000084400048150480000C8),
    .INIT_48(256'h11CA063201A290004102458E2381010580A340250203002000411051608408D8),
    .INIT_49(256'h471080C8C00C601690800050821402B07A0005D028800CD201A40140C8209104),
    .INIT_4A(256'h450200B401A260160000451180100155F0204101208100140004811028000D4C),
    .INIT_4B(256'h41020080018020160000411180100115A800010100000000008481102800050C),
    .INIT_4C(256'h45420290018040160002411180100155900000010201000400400110A800048C),
    .INIT_4D(256'h470200004104E014000241112210013598200405000000420180011068000588),
    .INIT_4E(256'h418800B001A00016000005198001000560204100208100340004811008000D48),
    .INIT_4F(256'h4008009201802016400000198001000160204100208000340004810000000D48),
    .INIT_50(256'h401820E20008A01641000419A009088060A0410024820434008480000000CD48),
    .INIT_51(256'h0008203200008000400001082001000020204000000204000000800000004808),
    .INIT_52(256'h1050A64001A810008583008A030804C40213003006058C20204110414020C080),
    .INIT_53(256'h478A00B34006E01601004551A0010B31F82045C1208200D601A48110A8000D48),
    .INIT_54(256'h008A00800000A0160000011900010110E0304000208200240004811020800DC8),
    .INIT_55(256'h008A0002000080100000000902010100803040010002002000008000208004C8),
    .INIT_56(256'h4000008000200006000000088000000060000100048000140004010008004840),
    .INIT_57(256'h0000008000000000000000000000000060000100008000100000000000000000),
    .INIT_58(256'h0008803601A8000041000408008908C540A040000C8004340000000000244840),
    .INIT_59(256'h0008003601A8100040000408008100C4008240000E8004200040001000044840),
    .INIT_5A(256'h0400803601808000400044002015006508204001080004820000000080204804),
    .INIT_5B(256'h0400002400000000000044002004004000000000000000820000000000000000),
    .INIT_5C(256'h0048A64200089000C10000082089088000130030060284A2004110010084C000),
    .INIT_5D(256'h024800220028100040000408018100800002000006000020004000000000C800),
    .INIT_5E(256'h45020088018060160002411180140175F000050120810014002401102800058C),
    .INIT_5F(256'h450080FC4180400600024510A0140175D800050108000C820024011028200004),
    .INIT_60(256'h418800B601A00006400004198001008560204100248000340004811008004948),
    .INIT_61(256'h440800EA0000A01640000019A01500906020410024800496000480002020450C),
    .INIT_62(256'h5580008001A240168002011182000115E20001040081080400040150680008C8),
    .INIT_63(256'h439000C9400260160002011183000130F000054420800014000C815068000DC8),
    .INIT_64(256'h04028436018090104000440220950035882140010800048200C0000020200C04),
    .INIT_65(256'h454086FC41A050068402449282940175D20305010A0108C20044114128200004),
    .INIT_66(256'h4610A4C8400C5006C40200D2A01C0AA01A0105D00C008CD201E400408020C004),
    .INIT_67(256'h0208A06A00089000C5000008200D08A0000004100C028C8201C000408020C004),
    .INIT_68(256'h02DA020040089010800201010381031082B200E00202886001C08051408494D8),
    .INIT_69(256'h02DA0000400010108003010002800300801200A00202004001408040408490C8),
    .INIT_6A(256'h028A00360000A010400044092089081028A04001240204240100801020844D48),
    .INIT_6B(256'h004A201041A09000000040002181010180A240210202806001401011A0040C18),
    .INIT_6C(256'h1580003401A240000000450900910145E02040010281003400000110080008C8),
    .INIT_6D(256'h410800B601A02016400045198101000560204104208100340004811048000D48),
    .INIT_6E(256'h4410A0EC00084006D40340D0A21C0CE05A0005502C848CD200E530408020D004),
    .INIT_6F(256'h018A001301A2A010010041090081011580B04025000300240000811028840DD8),
    .INIT_70(256'h50C8029401A80006C0810518830100C5620041002E852C34000CA15048004940),
    .INIT_71(256'h0612A04A4000A01055004040201C0E30983004C1000284C201E11000A0219404),
    .INIT_72(256'h174AA60841045010148240CA239707759A8304F1120288C221E11043A8255494),
    .INIT_73(256'h409080B7002AA00641000511A0090880603041142C820434000C80000080CD48),
    .INIT_74(256'h429800C84008400680820010830002A0621001D024860874010481404880C140),
    .INIT_75(256'h408800C000024006000201118200008060100104208000140004814048008148),
    .INIT_76(256'h429A00C9400AF0168002011182000AA0781005D02482887401848040408095C8),
    .INIT_77(256'h534000844000701600030113838000006203010022840014014C814048000508),
    .INIT_78(256'h001AA06A0000B01044004401208D083098A144610202848200C080002024051C),
    .INIT_79(256'h001AA07F0000B01040004419200D0830082044010C0284A200C08000A0A04508),
    .INIT_7A(256'h0008A03600289000410044092089088000A240210E0204A00040800100844858),
    .INIT_7B(256'h00CA2033000A9000410005092189080000B34020060284200040801100844848),
    .INIT_7C(256'h0018A46A00089000440000D2209C08B0180105500C028C8200C000008024C404),
    .INIT_7D(256'h0000A06A0000900000000000200400200000000004000482004000008000C000),
    .INIT_7E(256'h4610A4EE4008B006440044D2A01C08F47801055028800CD201C40040A024C504),
    .INIT_7F(256'h4400A0FE0008900644004418A01D08E5780045102C800492004400008020C904),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_5__0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_5__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_5__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_5__0_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6_0[5]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_5__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_5__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_5__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_5__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_5__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4610A4EE4008B006C40144D6A09C0EF45A0305502C848CD201C400408024C104),
    .INIT_01(256'h4410A0FE0008800640004418A01D0AE0780045102C800CD2000400408020CD04),
    .INIT_02(256'h409800C80008400680020018830000A06210015024828874000481404080C140),
    .INIT_03(256'h408800C80008000600020019820000806010011024800834000481404880C148),
    .INIT_04(256'h458A00B701A2A01640004519A0010855E02041012C8100340004811028004D48),
    .INIT_05(256'h0010A048400C500085820044021C06A01A9004D004028CC200C1104080259004),
    .INIT_06(256'h021A20034002B010010201002080083098900471020280C201C0000020849400),
    .INIT_07(256'h021A00034002A010010001012080003088100071000280000180801020008408),
    .INIT_08(256'h029AA0494008A000C100004022080AA0181004D004028CC20180804000809400),
    .INIT_09(256'h554006B401A040160003459B82940155E22341210A85001400440141E824095C),
    .INIT_0A(256'h45020000018040100000401100100155800000010000000000000110A8000408),
    .INIT_0B(256'h0102000000004010000000010000001180000001000000000000010028000408),
    .INIT_0C(256'h050200000000C010000040002090013188000441000200820180100020000400),
    .INIT_0D(256'h010200000000C010000040002080011188200021000200000080001020000480),
    .INIT_0E(256'h0500804C01A04000000000000014006540000100088004100000010008200004),
    .INIT_0F(256'h0400A04C01A0400080000000001400650000000000008C820000100000200004),
    .INIT_10(256'h4500000801004006000200028210013590010540000008400000110028000000),
    .INIT_11(256'h0500000800004000000200000210002400000000000000000000110008000000),
    .INIT_12(256'h4500A4FE01A0400644004492A01400E558010501288004920044000088204804),
    .INIT_13(256'h0400A04801004000040040000014006510000400000000C20040000000200004),
    .INIT_14(256'h028A00320000A010400005092089081028B04001240200240180801020844D48),
    .INIT_15(256'h024A200040809000000040082181000180A240210202806001400010E0040400),
    .INIT_16(256'h45000090018060160000011180100115F0000100208000140004811028000D48),
    .INIT_17(256'h4500009801A04006000040108014004540000100000000000004010008200004),
    .INIT_18(256'h4000009401A84006000000088000008460000100048000340004010008004840),
    .INIT_19(256'h400880FE0028000640000408800400806000011024800414000401000000C840),
    .INIT_1A(256'h0500003601A20000000045000015004580204001080100800001100028200804),
    .INIT_1B(256'h0500203401A01000000045000010024582004001000080000001100060200880),
    .INIT_1C(256'h474286484000F010040240D220940130980304710202808201C00000A0200404),
    .INIT_1D(256'h02420248000040000002000002800030181004700202880001C0000000008080),
    .INIT_1E(256'h0008A4360088900040004408209D08C1082140010E0284A20040000080244804),
    .INIT_1F(256'h0000040000004000000000000080000000010000020000000000000000040000),
    .INIT_20(256'h479200C8400460169080005180000330B8100DD02002084201A48140A8019588),
    .INIT_21(256'h0408803609A8800040004508201D08C500A040210C850CA20009005000204844),
    .INIT_22(256'h450280BE0184A01644004419A0150875B82045012800048200C48000A0200D0C),
    .INIT_23(256'h040AA0360184B0104400441920950055882244210A02048200C08000A0240D0C),
    .INIT_24(256'h458200B40184E0160000041180100055F8204505208100140124811028000D48),
    .INIT_25(256'h1050A20001A8100085820044029806440292002006058C602041104040244080),
    .INIT_26(256'h0000A0C80028000040020008000000806000011004800434000000000000C000),
    .INIT_27(256'h001880C80028000040000008000100806000000004800434000000000000C800),
    .INIT_28(256'h450210B641A0E01604004411A0140155982045012A01008200240100A8200D0C),
    .INIT_29(256'h00982049400A10004580000800080AA0001000D004028060008000000080D000),
    .INIT_2A(256'h0502803601A0C0100000441120140055982044010801008200000100A8200C0C),
    .INIT_2B(256'h0002000000000000000000000000003008100000000200400080000000008000),
    .INIT_2C(256'h450200200000E01600004011A01400359820044100000082008000002800050C),
    .INIT_2D(256'h010200000000A010000000112000001088000001000200020080000020000408),
    .INIT_2E(256'h029A2080400AA0128102010903010A8060B0009424828874010480504084D5C8),
    .INIT_2F(256'h009A200040028000800301010201020000B040040002884000008040408480C8),
    .INIT_30(256'h01CA0200408260100080010503800111A0B04025020300240100811128840DD8),
    .INIT_31(256'h1610A06E40089004C5014444A01C0CE41A0205500C048CD201E90040C020D004),
    .INIT_32(256'h4000008001A04006000000000000000460000100008000140004010008000040),
    .INIT_33(256'h0000008000000000000000000000000040000100008000100000000000000000),
    .INIT_34(256'h0500009401A04000000005080010004560004000008100340000011008000840),
    .INIT_35(256'h0000001001A00000000000080000000540000000048000340000010048000840),
    .INIT_36(256'h1440260001A05000848300800210044502030020060188202041101000000080),
    .INIT_37(256'h478A00BF4184E01641004519A0050115F8204501288000140124811028000D48),
    .INIT_38(256'h4400A0FE0180A00644004419A01D08F5782045112C80049200C40000A0204D04),
    .INIT_39(256'h0400A07E01A0100444004408201500E5400241000E8004920040000080204804),
    .INIT_3A(256'h01C20200400240108082010102000110801000200203004400009110280004C8),
    .INIT_3B(256'h0618A07E4008800040004408201D08E0080004500C000482018000000020C004),
    .INIT_3C(256'h12DA2601400E50008583018003800320021300F00202884001C0105140849090),
    .INIT_3D(256'h12D82201400E10008003010003000080021200B006028860014110504080D080),
    .INIT_3E(256'h0400003401A000004000440800110045000040000C0104200000000000204840),
    .INIT_3F(256'h0000001401A00000000004080000000500000000000000200040000000004800),
    .INIT_40(256'h450280BE0184A01644004411A0150875B82045412802048201848000A0200D0C),
    .INIT_41(256'h050220360180B010450044012095015598A244210202008220C080002024041C),
    .INIT_42(256'h50C006C401AA50068083008A838000846213013026850834004D11414800C8C0),
    .INIT_43(256'h060AA0364002B01045004545201D087198A044E5080284C201E00000A024040C),
    .INIT_44(256'h0258A04300089000C1020008038908800093001006828C20014000014084D000),
    .INIT_45(256'h0218A06B0008900041000008200908A000800010060284A200C080000084C000),
    .INIT_46(256'h0402A47E0180900044004482201C0875882144010A00048200C00000A0200404),
    .INIT_47(256'h0502002000008010000044002014003188000001000000820080000020000400),
    .INIT_48(256'h105A260300029000050241C6238107118AB340250203804020C11053A0850490),
    .INIT_49(256'h471080CC012C600680010019801400E4700005502C800C96012C8140C820D144),
    .INIT_4A(256'h000000C80028000000000008000000806000011004800434000001000000C800),
    .INIT_4B(256'h0000001401A80000400004080000008440000000048004340000000000004800),
    .INIT_4C(256'h0008A07600A81000C4000408008D08C0008240000E8084A2004000000024C800),
    .INIT_4D(256'h0018807E00280000C0000408000D00C0400000000C800CB0004000008020C800),
    .INIT_4E(256'h008A003200A08010400004090081000120204001000200240000811000000C48),
    .INIT_4F(256'h000A001000A00010000000090081000100204000000200240000810000040848),
    .INIT_50(256'h1052A60200009000850240C6229807200A13042102038CC220C1104180250094),
    .INIT_51(256'h478000FC41A4601600000419800400B4700041D02C800014012481000800CD48),
    .INIT_52(256'h4580008001A060160000011182000115F00001002080001400048150280005C8),
    .INIT_53(256'h451000CC01A240060002011083140164E00001042080001400040150480009C0),
    .INIT_54(256'h545080FC01A84006C0830418821E00E4720201102C850C34004C2140C820C944),
    .INIT_55(256'h03CA26124082B010040041C321010711883340A5020380C221C19010A0800488),
    .INIT_56(256'h429AA0FF000AB0164100451DA00D089068A041112C8204B60184800000A4CD48),
    .INIT_57(256'h000A20B60082B016440045192081001120A240052A02042400448011A0044D48),
    .INIT_58(256'h02020002000080100000400020940031882004410202008201C0000020000404),
    .INIT_59(256'h0002000000008010000040002080001088000001000200000080000020000400),
    .INIT_5A(256'h029820C94008500080820002030000A0621101D004828874014400404080D0C0),
    .INIT_5B(256'h421800C94002400680020110820000A062100150208208140004814040008100),
    .INIT_5C(256'h1440260001A05000848300820390044502830020060588402049105100240090),
    .INIT_5D(256'h470A00FF4104E01640004519A0150975F82045D1288000D601A4810028201D4C),
    .INIT_5E(256'h12DA0600400810008003010003800200021300B00202886001C08051408090C0),
    .INIT_5F(256'h12D80000400810008002000003000080021200900602082001400040408090C0),
    .INIT_60(256'h02D8200240089000C1020108038908800010001006028420014080104080D040),
    .INIT_61(256'h020800020008800040020008200100800000000006020400004000000000C000),
    .INIT_62(256'h10C8261001A81000C083058E038900850293402006818C2400411011408448D0),
    .INIT_63(256'h470280E94004E01610004051A0140131F82005C1200000D201A48100A800150C),
    .INIT_64(256'h0400804801004000000000000014002400000500000000020000000008200004),
    .INIT_65(256'h0400804801A04000000000000014002400000000000000020000000008200004),
    .INIT_66(256'h400800DC01A800064000040880010084600001002C8004340004010008004840),
    .INIT_67(256'h0000009201A00000400004080001000160004100048004340004000000004800),
    .INIT_68(256'h018800330982A0104100450D2081091188B04025000300202080801020840DD8),
    .INIT_69(256'h5450A6CC80285006858300C6829E06E0628305702E84ACD2004D1043C024D014),
    .INIT_6A(256'h0408803601A0000040004408001500C540A040000C8004340000000080244844),
    .INIT_6B(256'h0008003601A010004000040800810045408340200E8104340040000000244840),
    .INIT_6C(256'h421AA0CA4000B01605000051A0040A30B8100551200288C201C4800020809508),
    .INIT_6D(256'h420280EA4002A01600004011A0840030B82005412002008201C480002020050C),
    .INIT_6E(256'h11DA0600402450108002018B03810100A29340200282086401408151488408D8),
    .INIT_6F(256'h1118240000241000800200020380010082914000000088240000014048040850),
    .INIT_70(256'h12D00400402440008082000203000100421100000280084400001140480090C0),
    .INIT_71(256'h02100000400C4000800200000200008042100000008008140000014048009000),
    .INIT_72(256'h450200B00180E01600004011A01401159820440100000082008481002800050C),
    .INIT_73(256'h010200000000E010000040012000011188200001000200000080810028000488),
    .INIT_74(256'h0408A43601A8900040004408209D08C5002340210E0004A20040000080244804),
    .INIT_75(256'h00000400000010000000000A0080000000010020020000000040000000040000),
    .INIT_76(256'h021A20234000B010410041012089083088B04461000280820180801020841408),
    .INIT_77(256'h021AA0234008B01041000449200D0A3008B004F10C0284E201A0800080A0D40C),
    .INIT_78(256'h429820C0400A30068103011D83800380629001D424868874010481504084D1C8),
    .INIT_79(256'h428820C8400AB00640030019820908806090015024828C34018480404084C5C8),
    .INIT_7A(256'h04028036018080104000440020150075882044010800048200800000A0200404),
    .INIT_7B(256'h0002002200008000000044002014003008000001000000820080000020200404),
    .INIT_7C(256'h0008003601A0100040004408008100C500A040000E8104240040000000244840),
    .INIT_7D(256'h0008003601A81000400004080081004500824020068004240040000000044840),
    .INIT_7E(256'h450284BE4180F01604004493A0940175982145612A00008200C48000A820051C),
    .INIT_7F(256'h054286084100F010040040822094033598830461020000C200C0100128240494),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_5__1
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_5__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_5__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_5__1_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6__0_0[5]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_5__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_5__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_5__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_5__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_5__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_5__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h409000C84008400680020010830003A0621101D02080085400048140480080C0),
    .INIT_01(256'h408000C800006016000201118200008060100100208000140004814048008148),
    .INIT_02(256'h458A00BE0180A01641004419A0050855F82045412880009600A4811028800D4C),
    .INIT_03(256'h1450260001285000858200C60298072402930020160588402049105340250094),
    .INIT_04(256'h408A00B60000A01640000419A0010800602041002C8204340004801000804D48),
    .INIT_05(256'h000A003200808010400040092001000120204001200200240000800000000D48),
    .INIT_06(256'h5742064840045016848200C282900130920305F00200884001E01141E8049080),
    .INIT_07(256'h12400208400650008002018002900120820304700200884001C0101048009080),
    .INIT_08(256'h0012A0484008500080820000020002A01A1004D0000688C20081104080819080),
    .INIT_09(256'h450800B601A0A0164001451980150155E02141012E8100340004811028244D5C),
    .INIT_0A(256'h409820CA0008A00641000019800100806090011024820434010480000080C948),
    .INIT_0B(256'h400820E20008800640000119800100806000411024820434000480000000C948),
    .INIT_0C(256'h421AA0EB4000B01645000051A00D0A30B8B005D1200284C201C4800020809508),
    .INIT_0D(256'h410200A24002A01600000011A0800130B82041012202000200C4800020000508),
    .INIT_0E(256'h450280EA4000E01600004011A0140135982005412002008200C48000A820050C),
    .INIT_0F(256'h450200200000E01200004011201401319820044100020082008080002020050C),
    .INIT_10(256'h440080C80128400600820010801400A4720005102C800416000401000820C004),
    .INIT_11(256'h4000A0C80028000640000008810400A06000011004808434000410004000C000),
    .INIT_12(256'h418A009001A000160000051900010105E0204000208000240004811028000D48),
    .INIT_13(256'h410A00B20080A016400000118001001160204100208000040004810028000D08),
    .INIT_14(256'h400A00B20000A0164100451920010810A8204001200200A20084801020000D48),
    .INIT_15(256'h000A00320002A0104000401920010010A8204001000200000080800020000548),
    .INIT_16(256'h0000000000284000000200000200008000100000048008040000010000008000),
    .INIT_17(256'h000000000000000000000000000000000000000004000000000000000000C000),
    .INIT_18(256'h008A20330002A0104100451D20090810A8B04005200200A20080800020801D48),
    .INIT_19(256'h554006CCC1A45006848300C2829603E55203051002850854004D1143C8210014),
    .INIT_1A(256'h401A80EA0008A01640000019A00D08B0780005502C820492018480000020C50C),
    .INIT_1B(256'h410200B40000A01600004511A0050011F0204101208000140004810028000D48),
    .INIT_1C(256'h0582001001A25010800041010290011582204001000108040000115068000CC8),
    .INIT_1D(256'h0500200001A05000850041000210034502000001000188400001105060200000),
    .INIT_1E(256'h1440060401AA500080830182039001C502830020060588240049315148240090),
    .INIT_1F(256'h471A80B74086A01641004519A01D0971F82045C52882049601A48010A0A01D4C),
    .INIT_20(256'h11C0000040225000800200000280010482030000020088400040114068000080),
    .INIT_21(256'h0010000040204000800001000000000002100000000088000000011048000000),
    .INIT_22(256'h0400A06C41004000440040002014006518000450080004C200E010008020C004),
    .INIT_23(256'h0400A04C010040008000400000140065000004300A008CC200C1100000200004),
    .INIT_24(256'h04028036018080004000440020150075882044010800048200800000A0200404),
    .INIT_25(256'h0402002200008010000044002014003188200001000000820080000020200404),
    .INIT_26(256'h0400A0CC0008100644000008801C08E0400005100C808C92004400000020C004),
    .INIT_27(256'h000020480000100001000000000000A000000010040080820000000080008000),
    .INIT_28(256'h529000C8400C400680820110830003A0721101D02084085401048140488090C0),
    .INIT_29(256'h438000C84002601600020111820001A0701001542084085400048140480085C8),
    .INIT_2A(256'h0018A0FE01A8900045000408200D08C060A341102C8004B6004480008024C944),
    .INIT_2B(256'h0218803400A8100040000408000100C0600140000C8004300000001080204840),
    .INIT_2C(256'h12D8264940081000C183008E03890880629300B006868C30014080414084D0D0),
    .INIT_2D(256'h0258A04B40089000C1030008230908A0229205D026828C9201C080404084D000),
    .INIT_2E(256'h430200CB4004E01611004051A0040B30B83045C1200200C201A48000A880150C),
    .INIT_2F(256'h1050A61401A81000C083048E028900C4428300300E858C34004111410024C8D0),
    .INIT_30(256'h470280EE4004E01650004451A01C0AF5782005512880049201A48000A820850C),
    .INIT_31(256'h10C8061001AA10008182018E02810000009200240603882420411153008448D0),
    .INIT_32(256'h0400A06C0180400044004400201400E510000400080004820040000080204004),
    .INIT_33(256'h0400A04C0120400080000000001400E40000041008000CC20000000000200004),
    .INIT_34(256'h061AA07E000890004500441D209D08F108A344012E02848201C00000A024450C),
    .INIT_35(256'h420AA0FE0002A01640004519A00D08F1782041012882049201848000A0204D0C),
    .INIT_36(256'h4400A0FC01A8000640000408801400E4600001100C800CB6000400008020C804),
    .INIT_37(256'h0000A0EA01A80006450004088014008440000100048004B2000400000020C004),
    .INIT_38(256'h021A00024000B010410001012001081088304001000280200180801020800408),
    .INIT_39(256'h021820024000900040000008200100000000000004028420010080000000C400),
    .INIT_3A(256'h0500001401A04000000200000210014582000000020108040000111028000880),
    .INIT_3B(256'h0100000001A04000800001000010000500000000000188000000101000000000),
    .INIT_3C(256'h0400003601A000004000440800110045002040010C0104200000000000204840),
    .INIT_3D(256'h0000003401A01000000044080081004500004000000100200040001000044840),
    .INIT_3E(256'h001AA07E0008A00045004459201D08F0182044552C0284A201A0800080A0C50C),
    .INIT_3F(256'h51C0068081A650068082008283800104E29301200285087400451151C80400D0),
    .INIT_40(256'h400800DC00A800064000041880010080600001102C800434000481000800C940),
    .INIT_41(256'h400800D800A80006C0000018800100806000011024800C34000401000000C940),
    .INIT_42(256'h0400A07E01A8100040004408201D08C5000140000C8004B20040000080204804),
    .INIT_43(256'h0000000401A0100000000408000000C440030000068000300040000000004800),
    .INIT_44(256'h41820080000040160002010102800110E20100000200080400048150280000C8),
    .INIT_45(256'h0100000000204000000201000380010000810000000000040000014048040840),
    .INIT_46(256'h01820000400240108002010002000114820000000200084400000150680000C0),
    .INIT_47(256'h43900080400640160002010183000100E20000000000084400048150480000C8),
    .INIT_48(256'h11CA063201A290004102458E2381010580A340250203002000411051608408D8),
    .INIT_49(256'h471080C8C00C601690800050821402B07A0005D028800CD201A40140C8209104),
    .INIT_4A(256'h450200B401A260160000451180100155F0204101208100140004811028000D4C),
    .INIT_4B(256'h41020080018020160000411180100115A800010100000000008481102800050C),
    .INIT_4C(256'h45420290018040160002411180100155900000010201000400400110A800048C),
    .INIT_4D(256'h470200004104E014000241112210013598200405000000420180011068000588),
    .INIT_4E(256'h418800B001A00016000005198001000560204100208100340004811008000D48),
    .INIT_4F(256'h4008009201802016400000198001000160204100208000340004810000000D48),
    .INIT_50(256'h401820E20008A01641000419A009088060A0410024820434008480000000CD48),
    .INIT_51(256'h0008203200008000400001082001000020204000000204000000800000004808),
    .INIT_52(256'h1050A64001A810008583008A030804C40213003006058C20204110414020C080),
    .INIT_53(256'h478A00B34006E01601004551A0010B31F82045C1208200D601A48110A8000D48),
    .INIT_54(256'h008A00800000A0160000011900010110E0304000208200240004811020800DC8),
    .INIT_55(256'h008A0002000080100000000902010100803040010002002000008000208004C8),
    .INIT_56(256'h4000008000200006000000088000000060000100048000140004010008004840),
    .INIT_57(256'h0000008000000000000000000000000060000100008000100000000000000000),
    .INIT_58(256'h0008803601A8000041000408008908C540A040000C8004340000000000244840),
    .INIT_59(256'h0008003601A8100040000408008100C4008240000E8004200040001000044840),
    .INIT_5A(256'h0400803601808000400044002015006508204001080004820000000080204804),
    .INIT_5B(256'h0400002400000000000044002004004000000000000000820000000000000000),
    .INIT_5C(256'h0048A64200089000C10000082089088000130030060284A2004110010084C000),
    .INIT_5D(256'h024800220028100040000408018100800002000006000020004000000000C800),
    .INIT_5E(256'h45020088018060160002411180140175F000050120810014002401102800058C),
    .INIT_5F(256'h450080FC4180400600024510A0140175D800050108000C820024011028200004),
    .INIT_60(256'h418800B601A00006400004198001008560204100248000340004811008004948),
    .INIT_61(256'h440800EA0000A01640000019A01500906020410024800496000480002020450C),
    .INIT_62(256'h5580008001A240168002011182000115E20001040081080400040150680008C8),
    .INIT_63(256'h439000C9400260160002011183000130F000054420800014000C815068000DC8),
    .INIT_64(256'h04028436018090104000440220950035882140010800048200C0000020200C04),
    .INIT_65(256'h454086FC41A050068402449282940175D20305010A0108C20044114128200004),
    .INIT_66(256'h4610A4C8400C5006C40200D2A01C0AA01A0105D00C008CD201E400408020C004),
    .INIT_67(256'h0208A06A00089000C5000008200D08A0000004100C028C8201C000408020C004),
    .INIT_68(256'h02DA020040089010800201010381031082B200E00202886001C08051408494D8),
    .INIT_69(256'h02DA0000400010108003010002800300801200A00202004001408040408490C8),
    .INIT_6A(256'h028A00360000A010400044092089081028A04001240204240100801020844D48),
    .INIT_6B(256'h004A201041A09000000040002181010180A240210202806001401011A0040C18),
    .INIT_6C(256'h1580003401A240000000450900910145E02040010281003400000110080008C8),
    .INIT_6D(256'h410800B601A02016400045198101000560204104208100340004811048000D48),
    .INIT_6E(256'h4410A0EC00084006D40340D0A21C0CE05A0005502C848CD200E530408020D004),
    .INIT_6F(256'h018A001301A2A010010041090081011580B04025000300240000811028840DD8),
    .INIT_70(256'h50C8029401A80006C0810518830100C5620041002E852C34000CA15048004940),
    .INIT_71(256'h0612A04A4000A01055004040201C0E30983004C1000284C201E11000A0219404),
    .INIT_72(256'h1742A60841045010148240C2239607759A8304F1120288C221E11043A8251494),
    .INIT_73(256'h409880B7002AA00641000519A0090880603041142C820434000C80000080CD48),
    .INIT_74(256'h429800C84008400680820010830002A0621001D024860874010481404880C140),
    .INIT_75(256'h408800C000024006000201118200008060100104208000140004814048008148),
    .INIT_76(256'h429A00C9400AF0168002011182000AA0781005D02482887401848040408095C8),
    .INIT_77(256'h534000844000701600030113838000006203010022840014014C814048000508),
    .INIT_78(256'h001AA06A0000B01044004401208D083098A144610202848200C080002024051C),
    .INIT_79(256'h001AA07F0000B01040004419200D0830082044010C0284A200C08000A0A04508),
    .INIT_7A(256'h0008A03600289000410044092089088000A240210E0204A00040800100844858),
    .INIT_7B(256'h00CA2033000A9000410005092189080000B34020060284200040801100844848),
    .INIT_7C(256'h0018A46A00089000440000D2209C08B0180105500C028C8200C000008024C404),
    .INIT_7D(256'h0000A06A0000900000000000200400200000000004000482004000008000C000),
    .INIT_7E(256'h4610A4EE4008B006440044D2A01C08F47801055028800CD201C40040A024C504),
    .INIT_7F(256'h4400A0FE0008900644004418A01D08E5780045102C800492004400008020C904),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_6
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_6_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6_0[6]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "tmp_6_reg_1585" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4610A4EE4008B006C40144D6A09C0EF45A0305502C848CD201C400408024C104),
    .INIT_01(256'h4410A0FE0008800640004418A01D0AE0780045102C800CD2000400408020CD04),
    .INIT_02(256'h409800C80008400680020018830000A06210015024828874000481404080C140),
    .INIT_03(256'h408800C80008000600020019820000806010011024800834000481404880C148),
    .INIT_04(256'h458A00B701A2A01640004519A0010855E02041012C8100340004811028004D48),
    .INIT_05(256'h0010A048400C500085820044021C06A01A9004D004028CC200C1104080259004),
    .INIT_06(256'h021A20034002B010010201002080083098900471020280C201C0000020849400),
    .INIT_07(256'h021A00034002A010010001012080003088100071000280000180801020008408),
    .INIT_08(256'h029AA0494008A000C100004022080AA0181004D004028CC20180804000809400),
    .INIT_09(256'h554006B401A040160003459B82940155E22341210A85001400440141E824095C),
    .INIT_0A(256'h45020000018040100000401100100155800000010000000000000110A8000408),
    .INIT_0B(256'h0102000000004010000000010000001180000001000000000000010028000408),
    .INIT_0C(256'h050200000000C010000040002090013188000441000200820180100020000400),
    .INIT_0D(256'h010200000000C010000040002080011188200021000200000080001020000480),
    .INIT_0E(256'h0500804C01A04000000000000014006540000100088004100000010008200004),
    .INIT_0F(256'h0400A04C01A0400080000000001400650000000000008C820000100000200004),
    .INIT_10(256'h4500000801004006000200028210013590010540000008400000110028000000),
    .INIT_11(256'h0500000800004000000200000210002400000000000000000000110008000000),
    .INIT_12(256'h4500A4FE01A0400644004492A01400E558010501288004920044000088204804),
    .INIT_13(256'h0400A04801004000040040000014006510000400000000C20040000000200004),
    .INIT_14(256'h028A00320000A010400005092089081028B04001240200240180801020844D48),
    .INIT_15(256'h024A200040809000000040082181000180A240210202806001400010E0040400),
    .INIT_16(256'h45000090018060160000011180100115F0000100208000140004811028000D48),
    .INIT_17(256'h4500009801A04006000040108014004540000100000000000004010008200004),
    .INIT_18(256'h4000009401A84006000000088000008460000100048000340004010008004840),
    .INIT_19(256'h400880FE0028000640000408800400806000011024800414000401000000C840),
    .INIT_1A(256'h0500003601A20000000045000015004580204001080100800001100028200804),
    .INIT_1B(256'h0500203401A01000000045000010024582004001000080000001100060200880),
    .INIT_1C(256'h474286484000F010040240D220940130980304710202808201C00000A0200404),
    .INIT_1D(256'h02420248000040000002000002800030181004700202880001C0000000008080),
    .INIT_1E(256'h0008A4360088900040004408209D08C1082140010E0284A20040000080244804),
    .INIT_1F(256'h0000040000004000000000000080000000010000020000000000000000040000),
    .INIT_20(256'h479200C8400460169080005180000330B8100DD02002084201A48140A8019588),
    .INIT_21(256'h0408803609A8800040004508201D08C500A040210C850CA20009005000204844),
    .INIT_22(256'h450280BE0184A01644004419A0150875B82045012800048200C48000A0200D0C),
    .INIT_23(256'h040AA0360184B0104400441920950055882244210A02048200C08000A0240D0C),
    .INIT_24(256'h458200B40184E0160000041180100055F8204505208100140124811028000D48),
    .INIT_25(256'h1050A20001A8100085820044029806440292002006058C602041104040244080),
    .INIT_26(256'h0000A0C80028000040020008000000806000011004800434000000000000C000),
    .INIT_27(256'h001880C80028000040000008000100806000000004800434000000000000C800),
    .INIT_28(256'h450210B641A0E01604004411A0140155982045012A01008200240100A8200D0C),
    .INIT_29(256'h00982049400A10004580000800080AA0001000D004028060008000000080D000),
    .INIT_2A(256'h0502803601A0C0100000441120140055982044010801008200000100A8200C0C),
    .INIT_2B(256'h0002000000000000000000000000003008100000000200400080000000008000),
    .INIT_2C(256'h450200200000E01600004011A01400359820044100000082008000002800050C),
    .INIT_2D(256'h010200000000A010000000112000001088000001000200020080000020000408),
    .INIT_2E(256'h029A2080400AA0128102010903010A8060B0009424828874010480504084D5C8),
    .INIT_2F(256'h009A200040028000800301010201020000B040040002884000008040408480C8),
    .INIT_30(256'h01CA0200408260100080010503800111A0B04025020300240100811128840DD8),
    .INIT_31(256'h1610A06E40089004C5014444A01C0CE41A0205500C048CD201E90040C020D004),
    .INIT_32(256'h4000008001A04006000000000000000460000100008000140004010008000040),
    .INIT_33(256'h0000008000000000000000000000000040000100008000100000000000000000),
    .INIT_34(256'h0500009401A04000000005080010004560004000008100340000011008000840),
    .INIT_35(256'h0000001001A00000000000080000000540000000048000340000010048000840),
    .INIT_36(256'h1440260001A05000848300800210044502030020060188202041101000000080),
    .INIT_37(256'h478A00BF4184E01641004519A0050115F8204501288000140124811028000D48),
    .INIT_38(256'h4400A0FE0180A00644004419A01D08F5782045112C80049200C40000A0204D04),
    .INIT_39(256'h0400A07E01A0100444004408201500E5400241000E8004920040000080204804),
    .INIT_3A(256'h01C20200400240108082010102000110801000200203004400009110280004C8),
    .INIT_3B(256'h0618A07E4008800040004408201D08E0080004500C000482018000000020C004),
    .INIT_3C(256'h12DA2601400E50008583018003800320021300F00202884001C0105140849090),
    .INIT_3D(256'h12D82201400E10008003010003000080021200B006028860014110504080D080),
    .INIT_3E(256'h0400003401A000004000440800110045000040000C0104200000000000204840),
    .INIT_3F(256'h0000001401A00000000004080000000500000000000000200040000000004800),
    .INIT_40(256'h450280BE0184A01644004411A0150875B82045412802048201848000A0200D0C),
    .INIT_41(256'h050220360180B010450044012095015598A244210202008220C080002024041C),
    .INIT_42(256'h50C006C401AA50068083008A838000846213013026850834004D11414800C8C0),
    .INIT_43(256'h060AA0364002B01045004545201D087198A044E5080284C201E00000A024040C),
    .INIT_44(256'h0258A04300089000C1020008038908800093001006828C20014000014084D000),
    .INIT_45(256'h0218A06B0008900041000008200908A000800010060284A200C080000084C000),
    .INIT_46(256'h0402A47E0180900044004482201C0875882144010A00048200C00000A0200404),
    .INIT_47(256'h0502002000008010000044002014003188000001000000820080000020000400),
    .INIT_48(256'h105A260300029000050241C6238107118AB340250203804020C11053A0850490),
    .INIT_49(256'h471080CC012C600680010019801400E4700005502C800C96012C8140C820D144),
    .INIT_4A(256'h000000C80028000000000008000000806000011004800434000001000000C800),
    .INIT_4B(256'h0000001401A80000400004080000008440000000048004340000000000004800),
    .INIT_4C(256'h0008A07600A81000C4000408008D08C0008240000E8084A2004000000024C800),
    .INIT_4D(256'h0018807E00280000C0000408000D00C0400000000C800CB0004000008020C800),
    .INIT_4E(256'h008A003200A08010400004090081000120204001000200240000811000000C48),
    .INIT_4F(256'h000A001000A00010000000090081000100204000000200240000810000040848),
    .INIT_50(256'h1052A60200009000850240C6229807200A13042102038CC220C1104180250094),
    .INIT_51(256'h478000FC41A4601600000419800400B4700041D02C800014012481000800CD48),
    .INIT_52(256'h4580008001A060160000011182000115F00001002080001400048150280005C8),
    .INIT_53(256'h451000CC01A240060002011083140164E00001042080001400040150480009C0),
    .INIT_54(256'h545080FC01A84006C0830418821E00E4720201102C850C34004C2140C820C944),
    .INIT_55(256'h03CA26124082B010040041C321010711883340A5020380C221C19010A0800488),
    .INIT_56(256'h429AA0FF000AB0164100451DA00D089068A041112C8204B60184800000A4CD48),
    .INIT_57(256'h000A20B60082B016440045192081001120A240052A02042400448011A0044D48),
    .INIT_58(256'h02020002000080100000400020940031882004410202008201C0000020000404),
    .INIT_59(256'h0002000000008010000040002080001088000001000200000080000020000400),
    .INIT_5A(256'h029820C94008500080820002030000A0621101D004828874014400404080D0C0),
    .INIT_5B(256'h421800C94002400680020110820000A062100150208208140004814040008100),
    .INIT_5C(256'h1440260001A05000848300820390044502830020060588402049105100240090),
    .INIT_5D(256'h470A00FF4104E01640004519A0150975F82045D1288000D601A4810028201D4C),
    .INIT_5E(256'h12DA0600400810008003010003800200021300B00202886001C08051408090C0),
    .INIT_5F(256'h12D80000400810008002000003000080021200900602082001400040408090C0),
    .INIT_60(256'h02D8200240089000C1020108038908800010001006028420014080104080D040),
    .INIT_61(256'h020800020008800040020008200100800000000006020400004000000000C000),
    .INIT_62(256'h10C8261001A81000C083058E038900850293402006818C2400411011408448D0),
    .INIT_63(256'h470280E94004E01610004051A0140131F82005C1200000D201A48100A800150C),
    .INIT_64(256'h0400804801004000000000000014002400000500000000020000000008200004),
    .INIT_65(256'h0400804801A04000000000000014002400000000000000020000000008200004),
    .INIT_66(256'h400800DC01A800064000040880010084600001002C8004340004010008004840),
    .INIT_67(256'h0000009201A00000400004080001000160004100048004340004000000004800),
    .INIT_68(256'h018A00330982A0104100450D2081091188B04025000300202080801020840DD8),
    .INIT_69(256'h5450A6CC80285006858300C6829E06E0628305702E84ACD2004D1043C024D014),
    .INIT_6A(256'h0408803601A0000040004408001500C540A040000C8004340000000080244844),
    .INIT_6B(256'h0008003601A010004000040800810045408340200E8104340040000000244840),
    .INIT_6C(256'h421AA0CA4000B01605000051A0040A30B8100551200288C201C4800020809508),
    .INIT_6D(256'h420280EA4002A01600004011A0840030B82005412002008201C480002020050C),
    .INIT_6E(256'h11DA0600402450108002018B03810100A29340200282086401408151488408D8),
    .INIT_6F(256'h1118240000241000800200020380010082914000000088240000014048040850),
    .INIT_70(256'h12D00400402440008082000203000100421100000280084400001140480090C0),
    .INIT_71(256'h02100000400C4000800200000200008042100000008008140000014048009000),
    .INIT_72(256'h450200B00180E01600004011A01401159820440100000082008481002800050C),
    .INIT_73(256'h010200000000E010000040012000011188200001000200000080810028000488),
    .INIT_74(256'h0408A43601A8900040004408209D08C5002340210E0004A20040000080244804),
    .INIT_75(256'h00000400000010000000000A0080000000010020020000000040000000040000),
    .INIT_76(256'h021A20234000B010410041012089083088B04461000280820180801020841408),
    .INIT_77(256'h021AA0234008B01041000449200D0A3008B004F10C0284E201A0800080A0D40C),
    .INIT_78(256'h429820C0400A30068103011D83800380629001D424868874010481504084D1C8),
    .INIT_79(256'h428820C8400AB00640030019820908806090015024828C34018480404084C5C8),
    .INIT_7A(256'h04028036018080104000440020150075882044010800048200800000A0200404),
    .INIT_7B(256'h0002002200008000000044002014003008000001000000820080000020200404),
    .INIT_7C(256'h0008003601A0100040004408008100C500A040000E8104240040000000244840),
    .INIT_7D(256'h0008003601A81000400004080081004500824020068004240040000000044840),
    .INIT_7E(256'h450284BE4180F01604004493A0940175982145612A00008200C48000A820051C),
    .INIT_7F(256'h054286084100F010040040822094033598830461020000C200C0100128240494),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_6_reg_1585_reg_rep_0_6__0
       (.ADDRARDADDR({1'b1,tmp_6_fu_531_p2,sel0__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_6_reg_1585_reg_rep_0_6__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_6_reg_1585_reg_rep_0_6__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_6_reg_1585_reg_rep_0_6__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_6_reg_1585_reg_rep_0_6__0_DOADO_UNCONNECTED[31:1],tmp_6_reg_1585_reg_rep_0_6__0_0[6]}),
        .DOBDO(NLW_tmp_6_reg_1585_reg_rep_0_6__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_6_reg_1585_reg_rep_0_6__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_6_reg_1585_reg_rep_0_6__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_6_reg_1585_reg_rep_0_6__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15720),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_6_reg_1585_reg_rep_0_6__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_6_reg_1585_reg_rep_0_6__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_6_reg_1585_reg_rep_0_6__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights20_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_6_reg_1585_reg_rep_0_6__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \tmp_9_reg_1590[0]_i_1 
       (.I0(\tmp_9_reg_1590[0]_i_2_n_4 ),
        .I1(sf_reg_368[8]),
        .I2(\tmp_9_reg_1590[0]_i_3_n_4 ),
        .I3(sel0),
        .I4(nm_t_mid2_reg_15720),
        .I5(\tmp_9_reg_1590_reg_n_4_[0] ),
        .O(\tmp_9_reg_1590[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_9_reg_1590[0]_i_2 
       (.I0(p_0_in1_out),
        .I1(sf_reg_368[7]),
        .O(\tmp_9_reg_1590[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \tmp_9_reg_1590[0]_i_3 
       (.I0(\sf_reg_368[5]_i_2_n_4 ),
        .I1(sf_reg_368[5]),
        .I2(sf_reg_368[6]),
        .I3(sf_reg_368[2]),
        .I4(sf_reg_368[3]),
        .I5(sf_reg_368[4]),
        .O(\tmp_9_reg_1590[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_1590[0]_i_4 
       (.I0(sf_reg_368[9]),
        .I1(p_0_in1_out),
        .O(sel0));
  FDRE \tmp_9_reg_1590_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten2_reg_15630),
        .D(\tmp_9_reg_1590_reg_n_4_[0] ),
        .Q(tmp_9_reg_1590_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F700F7F7)) 
    \tmp_9_reg_1590_pp0_iter2_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(tmp_9_reg_1590_pp0_iter3_reg),
        .I2(cnv_89PRL_V_V_full_n),
        .I3(\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_88_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone4_in));
  FDRE \tmp_9_reg_1590_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_9_reg_1590_pp0_iter1_reg),
        .Q(tmp_9_reg_1590_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_9_reg_1590_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_9_reg_1590_pp0_iter2_reg),
        .Q(tmp_9_reg_1590_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_9_reg_1590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_1590[0]_i_1_n_4 ),
        .Q(\tmp_9_reg_1590_reg_n_4_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new_1
   (\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ,
    tmp_6_reg_1574_pp0_iter3_reg,
    start_once_reg,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_block_pp0_stage0_subdone,
    Q,
    tmp_4_reg_1569_reg_rep_1__1_0,
    tmp_4_reg_1569_reg_rep_1__1_1,
    tmp_4_reg_1569_reg_rep_1__1_2,
    tmp_4_reg_1569_reg_rep_2__1_0,
    tmp_4_reg_1569_reg_rep_2__1_1,
    tmp_4_reg_1569_reg_rep_2__1_2,
    tmp_4_reg_1569_reg_rep_3_0,
    out,
    DI,
    tmp_4_reg_1569_reg_rep_2_0,
    tmp_4_reg_1569_reg_rep_2__0_0,
    tmp_4_reg_1569_reg_rep_2__0_1,
    tmp_4_reg_1569_reg_rep_2__0_2,
    tmp_4_reg_1569_reg_rep_3_1,
    tmp_4_reg_1569_reg_rep_3_2,
    tmp_4_reg_1569_reg_2_0,
    tmp_4_reg_1569_reg_2_1,
    tmp_4_reg_1569_reg_2_2,
    tmp_4_reg_1569_reg_rep_0_0,
    tmp_4_reg_1569_reg_rep_1_0,
    S,
    tmp_4_reg_1569_reg_rep_2_1,
    tmp_4_reg_1569_reg_rep_2_2,
    tmp_4_reg_1569_reg_rep_0__0_0,
    tmp_4_reg_1569_reg_rep_0__0_1,
    tmp_4_reg_1569_reg_rep_1__0_0,
    tmp_4_reg_1569_reg_rep_1__0_1,
    tmp_4_reg_1569_reg_rep_2__0_3,
    tmp_4_reg_1569_reg_rep_2__0_4,
    tmp_4_reg_1569_reg_rep_0__1_0,
    tmp_4_reg_1569_reg_rep_0__1_1,
    tmp_4_reg_1569_reg_rep_1__1_3,
    tmp_4_reg_1569_reg_rep_1__1_4,
    tmp_4_reg_1569_reg_rep_3_3,
    tmp_4_reg_1569_reg_0_0,
    tmp_4_reg_1569_reg_0_1,
    tmp_4_reg_1569_reg_1_0,
    tmp_4_reg_1569_reg_1_1,
    tmp_4_reg_1569_reg_2_3,
    tmp_4_reg_1569_reg_2_4,
    E,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    \p_Val2_2_3_reg_1683_reg[7]_0 ,
    ap_clk,
    D,
    SR,
    ap_rst_n,
    Conv1DMac_new_1_U0_ap_start,
    start_for_Relu1D_U0_full_n,
    cnv_93PRL_V_V_full_n,
    cnv_92_V_V_empty_n,
    CO,
    O,
    \tmp_23_reg_1613_reg[0]_0 ,
    \tmp_8_reg_1608_reg[6]_0 ,
    \tmp_38_reg_1628_reg[0]_0 ,
    \tmp_38_reg_1628_reg[0]_1 ,
    \tmp_38_reg_1628_reg[0]_2 ,
    \tmp_15_reg_1623_reg[6]_0 ,
    \tmp_41_reg_1643_reg[0]_0 ,
    \tmp_21_reg_1638[3]_i_9 ,
    \tmp_41_reg_1643_reg[0]_1 ,
    \tmp_44_reg_1658_reg[0]_0 ,
    \tmp_44_reg_1658_reg[0]_1 ,
    \tmp_44_reg_1658_reg[0]_2 ,
    \tmp_26_reg_1653_reg[6]_0 ,
    \tmp_41_reg_1643_reg[0]_2 ,
    cnv_92_V_V_dout,
    \tmp_8_reg_1608_reg[3]_0 ,
    \tmp_15_reg_1623_reg[3]_0 ,
    \tmp_26_reg_1653_reg[3]_0 ,
    \tmp_23_reg_1613_reg[0]_i_4_0 ,
    \tmp_23_reg_1613_reg[0]_i_4_1 ,
    \tmp_23_reg_1613_reg[0]_i_4_2 ,
    \tmp_23_reg_1613_reg[0]_i_4_3 ,
    \tmp_8_reg_1608_reg[6]_i_4 ,
    \tmp_38_reg_1628_reg[0]_i_3_0 ,
    \tmp_38_reg_1628_reg[0]_i_3_1 ,
    \tmp_38_reg_1628_reg[0]_i_3_2 ,
    \tmp_38_reg_1628_reg[0]_i_3_3 ,
    \tmp_15_reg_1623_reg[6]_i_4 ,
    \tmp_41_reg_1643_reg[0]_i_3_0 ,
    \tmp_41_reg_1643_reg[0]_i_3_1 ,
    \tmp_41_reg_1643_reg[0]_i_3_2 ,
    \tmp_41_reg_1643_reg[0]_i_3_3 ,
    \tmp_21_reg_1638_reg[7]_i_14_0 ,
    \tmp_21_reg_1638_reg[7]_i_14_1 ,
    \tmp_21_reg_1638_reg[7]_i_14_2 ,
    \tmp_21_reg_1638_reg[7]_i_14_3 ,
    \tmp_44_reg_1658_reg[0]_i_3_0 ,
    \tmp_44_reg_1658_reg[0]_i_3_1 ,
    \tmp_44_reg_1658_reg[0]_i_3_2 ,
    \tmp_44_reg_1658_reg[0]_i_3_3 ,
    \tmp_26_reg_1653_reg[6]_i_4 );
  output \exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ;
  output tmp_6_reg_1574_pp0_iter3_reg;
  output start_once_reg;
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter4_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [1:0]Q;
  output [1:0]tmp_4_reg_1569_reg_rep_1__1_0;
  output [0:0]tmp_4_reg_1569_reg_rep_1__1_1;
  output [1:0]tmp_4_reg_1569_reg_rep_1__1_2;
  output [3:0]tmp_4_reg_1569_reg_rep_2__1_0;
  output [0:0]tmp_4_reg_1569_reg_rep_2__1_1;
  output [1:0]tmp_4_reg_1569_reg_rep_2__1_2;
  output [0:0]tmp_4_reg_1569_reg_rep_3_0;
  output [5:0]out;
  output [0:0]DI;
  output [0:0]tmp_4_reg_1569_reg_rep_2_0;
  output [5:0]tmp_4_reg_1569_reg_rep_2__0_0;
  output [0:0]tmp_4_reg_1569_reg_rep_2__0_1;
  output [0:0]tmp_4_reg_1569_reg_rep_2__0_2;
  output [6:0]tmp_4_reg_1569_reg_rep_3_1;
  output [1:0]tmp_4_reg_1569_reg_rep_3_2;
  output [5:0]tmp_4_reg_1569_reg_2_0;
  output [0:0]tmp_4_reg_1569_reg_2_1;
  output [0:0]tmp_4_reg_1569_reg_2_2;
  output [0:0]tmp_4_reg_1569_reg_rep_0_0;
  output [1:0]tmp_4_reg_1569_reg_rep_1_0;
  output [0:0]S;
  output [0:0]tmp_4_reg_1569_reg_rep_2_1;
  output [0:0]tmp_4_reg_1569_reg_rep_2_2;
  output [1:0]tmp_4_reg_1569_reg_rep_0__0_0;
  output [0:0]tmp_4_reg_1569_reg_rep_0__0_1;
  output [1:0]tmp_4_reg_1569_reg_rep_1__0_0;
  output [0:0]tmp_4_reg_1569_reg_rep_1__0_1;
  output [0:0]tmp_4_reg_1569_reg_rep_2__0_3;
  output [0:0]tmp_4_reg_1569_reg_rep_2__0_4;
  output [1:0]tmp_4_reg_1569_reg_rep_0__1_0;
  output [0:0]tmp_4_reg_1569_reg_rep_0__1_1;
  output [1:0]tmp_4_reg_1569_reg_rep_1__1_3;
  output [0:0]tmp_4_reg_1569_reg_rep_1__1_4;
  output [0:0]tmp_4_reg_1569_reg_rep_3_3;
  output [1:0]tmp_4_reg_1569_reg_0_0;
  output [0:0]tmp_4_reg_1569_reg_0_1;
  output [1:0]tmp_4_reg_1569_reg_1_0;
  output [0:0]tmp_4_reg_1569_reg_1_1;
  output [0:0]tmp_4_reg_1569_reg_2_3;
  output [0:0]tmp_4_reg_1569_reg_2_4;
  output [0:0]E;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [31:0]\p_Val2_2_3_reg_1683_reg[7]_0 ;
  input ap_clk;
  input [7:0]D;
  input [0:0]SR;
  input ap_rst_n;
  input Conv1DMac_new_1_U0_ap_start;
  input start_for_Relu1D_U0_full_n;
  input cnv_93PRL_V_V_full_n;
  input cnv_92_V_V_empty_n;
  input [0:0]CO;
  input [3:0]O;
  input [3:0]\tmp_23_reg_1613_reg[0]_0 ;
  input [2:0]\tmp_8_reg_1608_reg[6]_0 ;
  input [0:0]\tmp_38_reg_1628_reg[0]_0 ;
  input [3:0]\tmp_38_reg_1628_reg[0]_1 ;
  input [3:0]\tmp_38_reg_1628_reg[0]_2 ;
  input [2:0]\tmp_15_reg_1623_reg[6]_0 ;
  input [0:0]\tmp_41_reg_1643_reg[0]_0 ;
  input [0:0]\tmp_21_reg_1638[3]_i_9 ;
  input [3:0]\tmp_41_reg_1643_reg[0]_1 ;
  input [0:0]\tmp_44_reg_1658_reg[0]_0 ;
  input [3:0]\tmp_44_reg_1658_reg[0]_1 ;
  input [3:0]\tmp_44_reg_1658_reg[0]_2 ;
  input [2:0]\tmp_26_reg_1653_reg[6]_0 ;
  input [3:0]\tmp_41_reg_1643_reg[0]_2 ;
  input [7:0]cnv_92_V_V_dout;
  input [3:0]\tmp_8_reg_1608_reg[3]_0 ;
  input [3:0]\tmp_15_reg_1623_reg[3]_0 ;
  input [3:0]\tmp_26_reg_1653_reg[3]_0 ;
  input \tmp_23_reg_1613_reg[0]_i_4_0 ;
  input \tmp_23_reg_1613_reg[0]_i_4_1 ;
  input \tmp_23_reg_1613_reg[0]_i_4_2 ;
  input \tmp_23_reg_1613_reg[0]_i_4_3 ;
  input \tmp_8_reg_1608_reg[6]_i_4 ;
  input \tmp_38_reg_1628_reg[0]_i_3_0 ;
  input \tmp_38_reg_1628_reg[0]_i_3_1 ;
  input \tmp_38_reg_1628_reg[0]_i_3_2 ;
  input \tmp_38_reg_1628_reg[0]_i_3_3 ;
  input \tmp_15_reg_1623_reg[6]_i_4 ;
  input \tmp_41_reg_1643_reg[0]_i_3_0 ;
  input \tmp_41_reg_1643_reg[0]_i_3_1 ;
  input \tmp_41_reg_1643_reg[0]_i_3_2 ;
  input \tmp_41_reg_1643_reg[0]_i_3_3 ;
  input \tmp_21_reg_1638_reg[7]_i_14_0 ;
  input \tmp_21_reg_1638_reg[7]_i_14_1 ;
  input \tmp_21_reg_1638_reg[7]_i_14_2 ;
  input \tmp_21_reg_1638_reg[7]_i_14_3 ;
  input \tmp_44_reg_1658_reg[0]_i_3_0 ;
  input \tmp_44_reg_1658_reg[0]_i_3_1 ;
  input \tmp_44_reg_1658_reg[0]_i_3_2 ;
  input \tmp_44_reg_1658_reg[0]_i_3_3 ;
  input \tmp_26_reg_1653_reg[6]_i_4 ;

  wire [0:0]CO;
  wire Conv1DMac_new_1_U0_ap_start;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__6_n_4 ;
  wire \ap_CS_fsm_reg_n_4_[1] ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_rst_n;
  wire clear;
  wire [7:0]cnv_92_V_V_dout;
  wire cnv_92_V_V_empty_n;
  wire cnv_93PRL_V_V_full_n;
  wire exitcond_flatten1_fu_387_p2;
  wire exitcond_flatten1_reg_1547;
  wire exitcond_flatten1_reg_15470;
  wire \exitcond_flatten1_reg_1547[0]_i_4_n_4 ;
  wire \exitcond_flatten1_reg_1547[0]_i_5_n_4 ;
  wire \exitcond_flatten1_reg_1547[0]_i_6_n_4 ;
  wire \exitcond_flatten1_reg_1547[0]_i_7_n_4 ;
  wire \exitcond_flatten1_reg_1547[0]_i_8_n_4 ;
  wire \exitcond_flatten1_reg_1547[0]_i_9_n_4 ;
  wire \exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ;
  wire exitcond_flatten_fu_399_p2;
  wire \indvar_flatten1_reg_311[0]_i_2_n_4 ;
  wire [23:0]indvar_flatten1_reg_311_reg;
  wire \indvar_flatten1_reg_311_reg[0]_i_1_n_10 ;
  wire \indvar_flatten1_reg_311_reg[0]_i_1_n_11 ;
  wire \indvar_flatten1_reg_311_reg[0]_i_1_n_4 ;
  wire \indvar_flatten1_reg_311_reg[0]_i_1_n_5 ;
  wire \indvar_flatten1_reg_311_reg[0]_i_1_n_6 ;
  wire \indvar_flatten1_reg_311_reg[0]_i_1_n_7 ;
  wire \indvar_flatten1_reg_311_reg[0]_i_1_n_8 ;
  wire \indvar_flatten1_reg_311_reg[0]_i_1_n_9 ;
  wire \indvar_flatten1_reg_311_reg[12]_i_1_n_10 ;
  wire \indvar_flatten1_reg_311_reg[12]_i_1_n_11 ;
  wire \indvar_flatten1_reg_311_reg[12]_i_1_n_4 ;
  wire \indvar_flatten1_reg_311_reg[12]_i_1_n_5 ;
  wire \indvar_flatten1_reg_311_reg[12]_i_1_n_6 ;
  wire \indvar_flatten1_reg_311_reg[12]_i_1_n_7 ;
  wire \indvar_flatten1_reg_311_reg[12]_i_1_n_8 ;
  wire \indvar_flatten1_reg_311_reg[12]_i_1_n_9 ;
  wire \indvar_flatten1_reg_311_reg[16]_i_1_n_10 ;
  wire \indvar_flatten1_reg_311_reg[16]_i_1_n_11 ;
  wire \indvar_flatten1_reg_311_reg[16]_i_1_n_4 ;
  wire \indvar_flatten1_reg_311_reg[16]_i_1_n_5 ;
  wire \indvar_flatten1_reg_311_reg[16]_i_1_n_6 ;
  wire \indvar_flatten1_reg_311_reg[16]_i_1_n_7 ;
  wire \indvar_flatten1_reg_311_reg[16]_i_1_n_8 ;
  wire \indvar_flatten1_reg_311_reg[16]_i_1_n_9 ;
  wire \indvar_flatten1_reg_311_reg[20]_i_1_n_10 ;
  wire \indvar_flatten1_reg_311_reg[20]_i_1_n_11 ;
  wire \indvar_flatten1_reg_311_reg[20]_i_1_n_5 ;
  wire \indvar_flatten1_reg_311_reg[20]_i_1_n_6 ;
  wire \indvar_flatten1_reg_311_reg[20]_i_1_n_7 ;
  wire \indvar_flatten1_reg_311_reg[20]_i_1_n_8 ;
  wire \indvar_flatten1_reg_311_reg[20]_i_1_n_9 ;
  wire \indvar_flatten1_reg_311_reg[4]_i_1_n_10 ;
  wire \indvar_flatten1_reg_311_reg[4]_i_1_n_11 ;
  wire \indvar_flatten1_reg_311_reg[4]_i_1_n_4 ;
  wire \indvar_flatten1_reg_311_reg[4]_i_1_n_5 ;
  wire \indvar_flatten1_reg_311_reg[4]_i_1_n_6 ;
  wire \indvar_flatten1_reg_311_reg[4]_i_1_n_7 ;
  wire \indvar_flatten1_reg_311_reg[4]_i_1_n_8 ;
  wire \indvar_flatten1_reg_311_reg[4]_i_1_n_9 ;
  wire \indvar_flatten1_reg_311_reg[8]_i_1_n_10 ;
  wire \indvar_flatten1_reg_311_reg[8]_i_1_n_11 ;
  wire \indvar_flatten1_reg_311_reg[8]_i_1_n_4 ;
  wire \indvar_flatten1_reg_311_reg[8]_i_1_n_5 ;
  wire \indvar_flatten1_reg_311_reg[8]_i_1_n_6 ;
  wire \indvar_flatten1_reg_311_reg[8]_i_1_n_7 ;
  wire \indvar_flatten1_reg_311_reg[8]_i_1_n_8 ;
  wire \indvar_flatten1_reg_311_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_322[0]_i_2_n_4 ;
  wire \indvar_flatten_reg_322[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_322[0]_i_4_n_4 ;
  wire \indvar_flatten_reg_322[0]_i_5_n_4 ;
  wire \indvar_flatten_reg_322[0]_i_6_n_4 ;
  wire \indvar_flatten_reg_322[12]_i_2_n_4 ;
  wire \indvar_flatten_reg_322[12]_i_3_n_4 ;
  wire \indvar_flatten_reg_322[12]_i_4_n_4 ;
  wire \indvar_flatten_reg_322[12]_i_5_n_4 ;
  wire \indvar_flatten_reg_322[4]_i_2_n_4 ;
  wire \indvar_flatten_reg_322[4]_i_3_n_4 ;
  wire \indvar_flatten_reg_322[4]_i_4_n_4 ;
  wire \indvar_flatten_reg_322[4]_i_5_n_4 ;
  wire \indvar_flatten_reg_322[8]_i_2_n_4 ;
  wire \indvar_flatten_reg_322[8]_i_3_n_4 ;
  wire \indvar_flatten_reg_322[8]_i_4_n_4 ;
  wire \indvar_flatten_reg_322[8]_i_5_n_4 ;
  wire [15:0]indvar_flatten_reg_322_reg;
  wire \indvar_flatten_reg_322_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_322_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_322_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_322_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_322_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_322_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_322_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_322_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_322_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_322_reg[12]_i_1_n_11 ;
  wire \indvar_flatten_reg_322_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_322_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_322_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_322_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_322_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_322_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_322_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_322_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_322_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_322_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_322_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_322_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_322_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_322_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_322_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_322_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_322_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_322_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_322_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_322_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_322_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire macRegisters_0_V_1_fu_230;
  wire macRegisters_0_V_1_fu_2300;
  wire \macRegisters_0_V_1_fu_230[3]_i_2_n_4 ;
  wire \macRegisters_0_V_1_fu_230[3]_i_3_n_4 ;
  wire \macRegisters_0_V_1_fu_230[3]_i_4_n_4 ;
  wire \macRegisters_0_V_1_fu_230[3]_i_5_n_4 ;
  wire \macRegisters_0_V_1_fu_230[7]_i_4_n_4 ;
  wire \macRegisters_0_V_1_fu_230[7]_i_5_n_4 ;
  wire \macRegisters_0_V_1_fu_230[7]_i_6_n_4 ;
  wire \macRegisters_0_V_1_fu_230[7]_i_7_n_4 ;
  wire \macRegisters_0_V_1_fu_230[7]_i_8_n_4 ;
  wire \macRegisters_0_V_1_fu_230[7]_i_9_n_4 ;
  wire \macRegisters_0_V_1_fu_230_reg[3]_i_1_n_4 ;
  wire \macRegisters_0_V_1_fu_230_reg[3]_i_1_n_5 ;
  wire \macRegisters_0_V_1_fu_230_reg[3]_i_1_n_6 ;
  wire \macRegisters_0_V_1_fu_230_reg[3]_i_1_n_7 ;
  wire \macRegisters_0_V_1_fu_230_reg[7]_i_3_n_5 ;
  wire \macRegisters_0_V_1_fu_230_reg[7]_i_3_n_6 ;
  wire \macRegisters_0_V_1_fu_230_reg[7]_i_3_n_7 ;
  wire \macRegisters_0_V_1_fu_230_reg_n_4_[0] ;
  wire \macRegisters_0_V_1_fu_230_reg_n_4_[1] ;
  wire \macRegisters_0_V_1_fu_230_reg_n_4_[2] ;
  wire \macRegisters_0_V_1_fu_230_reg_n_4_[3] ;
  wire \macRegisters_0_V_1_fu_230_reg_n_4_[4] ;
  wire \macRegisters_0_V_1_fu_230_reg_n_4_[5] ;
  wire \macRegisters_0_V_1_fu_230_reg_n_4_[6] ;
  wire \macRegisters_0_V_1_fu_230_reg_n_4_[7] ;
  wire [7:0]macRegisters_0_V_fu_863_p2;
  wire [7:0]macRegisters_1_V_1_fu_234;
  wire \macRegisters_1_V_1_fu_234[3]_i_2_n_4 ;
  wire \macRegisters_1_V_1_fu_234[3]_i_3_n_4 ;
  wire \macRegisters_1_V_1_fu_234[3]_i_4_n_4 ;
  wire \macRegisters_1_V_1_fu_234[3]_i_5_n_4 ;
  wire \macRegisters_1_V_1_fu_234[7]_i_2_n_4 ;
  wire \macRegisters_1_V_1_fu_234[7]_i_3_n_4 ;
  wire \macRegisters_1_V_1_fu_234[7]_i_4_n_4 ;
  wire \macRegisters_1_V_1_fu_234[7]_i_5_n_4 ;
  wire \macRegisters_1_V_1_fu_234[7]_i_6_n_4 ;
  wire \macRegisters_1_V_1_fu_234_reg[3]_i_1_n_4 ;
  wire \macRegisters_1_V_1_fu_234_reg[3]_i_1_n_5 ;
  wire \macRegisters_1_V_1_fu_234_reg[3]_i_1_n_6 ;
  wire \macRegisters_1_V_1_fu_234_reg[3]_i_1_n_7 ;
  wire \macRegisters_1_V_1_fu_234_reg[7]_i_1_n_5 ;
  wire \macRegisters_1_V_1_fu_234_reg[7]_i_1_n_6 ;
  wire \macRegisters_1_V_1_fu_234_reg[7]_i_1_n_7 ;
  wire [7:0]macRegisters_1_V_fu_886_p2;
  wire [7:0]macRegisters_2_V_1_fu_238;
  wire \macRegisters_2_V_1_fu_238[3]_i_2_n_4 ;
  wire \macRegisters_2_V_1_fu_238[3]_i_3_n_4 ;
  wire \macRegisters_2_V_1_fu_238[3]_i_4_n_4 ;
  wire \macRegisters_2_V_1_fu_238[3]_i_5_n_4 ;
  wire \macRegisters_2_V_1_fu_238[7]_i_2_n_4 ;
  wire \macRegisters_2_V_1_fu_238[7]_i_3_n_4 ;
  wire \macRegisters_2_V_1_fu_238[7]_i_4_n_4 ;
  wire \macRegisters_2_V_1_fu_238[7]_i_5_n_4 ;
  wire \macRegisters_2_V_1_fu_238_reg[3]_i_1_n_4 ;
  wire \macRegisters_2_V_1_fu_238_reg[3]_i_1_n_5 ;
  wire \macRegisters_2_V_1_fu_238_reg[3]_i_1_n_6 ;
  wire \macRegisters_2_V_1_fu_238_reg[3]_i_1_n_7 ;
  wire \macRegisters_2_V_1_fu_238_reg[7]_i_1_n_5 ;
  wire \macRegisters_2_V_1_fu_238_reg[7]_i_1_n_6 ;
  wire \macRegisters_2_V_1_fu_238_reg[7]_i_1_n_7 ;
  wire [7:0]macRegisters_2_V_fu_906_p2;
  wire [7:0]macRegisters_3_V_1_fu_242;
  wire \macRegisters_3_V_1_fu_242[3]_i_2_n_4 ;
  wire \macRegisters_3_V_1_fu_242[3]_i_3_n_4 ;
  wire \macRegisters_3_V_1_fu_242[3]_i_4_n_4 ;
  wire \macRegisters_3_V_1_fu_242[3]_i_5_n_4 ;
  wire \macRegisters_3_V_1_fu_242[7]_i_2_n_4 ;
  wire \macRegisters_3_V_1_fu_242[7]_i_3_n_4 ;
  wire \macRegisters_3_V_1_fu_242[7]_i_4_n_4 ;
  wire \macRegisters_3_V_1_fu_242[7]_i_5_n_4 ;
  wire \macRegisters_3_V_1_fu_242[7]_i_6_n_4 ;
  wire \macRegisters_3_V_1_fu_242_reg[3]_i_1_n_4 ;
  wire \macRegisters_3_V_1_fu_242_reg[3]_i_1_n_5 ;
  wire \macRegisters_3_V_1_fu_242_reg[3]_i_1_n_6 ;
  wire \macRegisters_3_V_1_fu_242_reg[3]_i_1_n_7 ;
  wire \macRegisters_3_V_1_fu_242_reg[7]_i_1_n_5 ;
  wire \macRegisters_3_V_1_fu_242_reg[7]_i_1_n_6 ;
  wire \macRegisters_3_V_1_fu_242_reg[7]_i_1_n_7 ;
  wire [7:0]macRegisters_3_V_fu_928_p2;
  wire \nm_reg_333[0]_i_1_n_4 ;
  wire \nm_reg_333[1]_i_1_n_4 ;
  wire \nm_reg_333[2]_i_1_n_4 ;
  wire \nm_reg_333[3]_i_1_n_4 ;
  wire \nm_reg_333[3]_i_2_n_4 ;
  wire \nm_reg_333[4]_i_1_n_4 ;
  wire \nm_reg_333[4]_i_2_n_4 ;
  wire \nm_reg_333[5]_i_1_n_4 ;
  wire \nm_reg_333[5]_i_2_n_4 ;
  wire \nm_reg_333[5]_i_3_n_4 ;
  wire \nm_reg_333[5]_i_6_n_4 ;
  wire \nm_reg_333_reg_n_4_[0] ;
  wire \nm_reg_333_reg_n_4_[1] ;
  wire \nm_reg_333_reg_n_4_[2] ;
  wire \nm_reg_333_reg_n_4_[3] ;
  wire \nm_reg_333_reg_n_4_[4] ;
  wire \nm_reg_333_reg_n_4_[5] ;
  wire [3:3]nm_t_mid2_fu_487_p3;
  wire nm_t_mid2_reg_15560;
  wire \nm_t_mid2_reg_1556[0]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1556[1]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1556[2]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1556[3]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1556[4]_i_1_n_4 ;
  wire \nm_t_mid2_reg_1556[5]_i_1_n_4 ;
  wire [5:0]nm_t_mid2_reg_1556_pp0_iter1_reg;
  wire \nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ;
  wire \nm_t_mid2_reg_1556_reg_n_4_[0] ;
  wire \nm_t_mid2_reg_1556_reg_n_4_[1] ;
  wire \nm_t_mid2_reg_1556_reg_n_4_[2] ;
  wire \nm_t_mid2_reg_1556_reg_n_4_[3] ;
  wire \nm_t_mid2_reg_1556_reg_n_4_[4] ;
  wire \nm_t_mid2_reg_1556_reg_n_4_[5] ;
  wire [5:0]out;
  wire p_0_in;
  wire p_0_in0;
  wire p_0_in1_out;
  wire p_0_in6_out;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire [7:0]p_Val2_2_1_fu_1226_p2;
  wire p_Val2_2_1_reg_16730;
  wire \p_Val2_2_1_reg_1673[3]_i_2_n_4 ;
  wire \p_Val2_2_1_reg_1673[3]_i_3_n_4 ;
  wire \p_Val2_2_1_reg_1673[3]_i_4_n_4 ;
  wire \p_Val2_2_1_reg_1673[3]_i_5_n_4 ;
  wire \p_Val2_2_1_reg_1673[7]_i_2_n_4 ;
  wire \p_Val2_2_1_reg_1673[7]_i_3_n_4 ;
  wire \p_Val2_2_1_reg_1673[7]_i_4_n_4 ;
  wire \p_Val2_2_1_reg_1673[7]_i_5_n_4 ;
  wire \p_Val2_2_1_reg_1673_reg[3]_i_1_n_4 ;
  wire \p_Val2_2_1_reg_1673_reg[3]_i_1_n_5 ;
  wire \p_Val2_2_1_reg_1673_reg[3]_i_1_n_6 ;
  wire \p_Val2_2_1_reg_1673_reg[3]_i_1_n_7 ;
  wire \p_Val2_2_1_reg_1673_reg[7]_i_1_n_5 ;
  wire \p_Val2_2_1_reg_1673_reg[7]_i_1_n_6 ;
  wire \p_Val2_2_1_reg_1673_reg[7]_i_1_n_7 ;
  wire [7:0]p_Val2_2_2_fu_1365_p2;
  wire \p_Val2_2_2_reg_1678[3]_i_2_n_4 ;
  wire \p_Val2_2_2_reg_1678[3]_i_3_n_4 ;
  wire \p_Val2_2_2_reg_1678[3]_i_4_n_4 ;
  wire \p_Val2_2_2_reg_1678[3]_i_5_n_4 ;
  wire \p_Val2_2_2_reg_1678[7]_i_2_n_4 ;
  wire \p_Val2_2_2_reg_1678[7]_i_3_n_4 ;
  wire \p_Val2_2_2_reg_1678[7]_i_4_n_4 ;
  wire \p_Val2_2_2_reg_1678[7]_i_5_n_4 ;
  wire \p_Val2_2_2_reg_1678_reg[3]_i_1_n_4 ;
  wire \p_Val2_2_2_reg_1678_reg[3]_i_1_n_5 ;
  wire \p_Val2_2_2_reg_1678_reg[3]_i_1_n_6 ;
  wire \p_Val2_2_2_reg_1678_reg[3]_i_1_n_7 ;
  wire \p_Val2_2_2_reg_1678_reg[7]_i_1_n_5 ;
  wire \p_Val2_2_2_reg_1678_reg[7]_i_1_n_6 ;
  wire \p_Val2_2_2_reg_1678_reg[7]_i_1_n_7 ;
  wire [7:0]p_Val2_2_3_fu_1504_p2;
  wire \p_Val2_2_3_reg_1683[3]_i_2_n_4 ;
  wire \p_Val2_2_3_reg_1683[3]_i_3_n_4 ;
  wire \p_Val2_2_3_reg_1683[3]_i_4_n_4 ;
  wire \p_Val2_2_3_reg_1683[3]_i_5_n_4 ;
  wire \p_Val2_2_3_reg_1683[7]_i_2_n_4 ;
  wire \p_Val2_2_3_reg_1683[7]_i_3_n_4 ;
  wire \p_Val2_2_3_reg_1683[7]_i_4_n_4 ;
  wire \p_Val2_2_3_reg_1683[7]_i_5_n_4 ;
  wire \p_Val2_2_3_reg_1683_reg[3]_i_1_n_4 ;
  wire \p_Val2_2_3_reg_1683_reg[3]_i_1_n_5 ;
  wire \p_Val2_2_3_reg_1683_reg[3]_i_1_n_6 ;
  wire \p_Val2_2_3_reg_1683_reg[3]_i_1_n_7 ;
  wire [31:0]\p_Val2_2_3_reg_1683_reg[7]_0 ;
  wire \p_Val2_2_3_reg_1683_reg[7]_i_1_n_5 ;
  wire \p_Val2_2_3_reg_1683_reg[7]_i_1_n_6 ;
  wire \p_Val2_2_3_reg_1683_reg[7]_i_1_n_7 ;
  wire [7:0]p_Val2_2_fu_1087_p2;
  wire \p_Val2_2_reg_1668[3]_i_2_n_4 ;
  wire \p_Val2_2_reg_1668[3]_i_3_n_4 ;
  wire \p_Val2_2_reg_1668[3]_i_4_n_4 ;
  wire \p_Val2_2_reg_1668[3]_i_5_n_4 ;
  wire \p_Val2_2_reg_1668[7]_i_3_n_4 ;
  wire \p_Val2_2_reg_1668[7]_i_4_n_4 ;
  wire \p_Val2_2_reg_1668[7]_i_5_n_4 ;
  wire \p_Val2_2_reg_1668[7]_i_6_n_4 ;
  wire \p_Val2_2_reg_1668_reg[3]_i_1_n_4 ;
  wire \p_Val2_2_reg_1668_reg[3]_i_1_n_5 ;
  wire \p_Val2_2_reg_1668_reg[3]_i_1_n_6 ;
  wire \p_Val2_2_reg_1668_reg[3]_i_1_n_7 ;
  wire \p_Val2_2_reg_1668_reg[7]_i_2_n_5 ;
  wire \p_Val2_2_reg_1668_reg[7]_i_2_n_6 ;
  wire \p_Val2_2_reg_1668_reg[7]_i_2_n_7 ;
  wire sel;
  wire [6:0]sel0;
  wire [8:7]sel0__0;
  wire [8:0]sf_1_fu_519_p2;
  wire [8:0]sf_reg_344;
  wire \sf_reg_344[5]_i_2_n_4 ;
  wire \sf_reg_344[8]_i_4_n_4 ;
  wire \sf_reg_344[8]_i_6_n_4 ;
  wire \sf_reg_344[8]_i_7_n_4 ;
  wire \sf_reg_344[8]_i_8_n_4 ;
  wire \sf_reg_344[8]_i_9_n_4 ;
  wire start_for_Relu1D_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_4;
  wire tmp_13_fu_618_p2;
  wire tmp_13_reg_1618;
  wire tmp_13_reg_16180;
  wire \tmp_13_reg_1618[0]_i_2_n_4 ;
  wire [6:0]tmp_15_reg_1623;
  wire \tmp_15_reg_1623[3]_i_2_n_4 ;
  wire \tmp_15_reg_1623[3]_i_3_n_4 ;
  wire \tmp_15_reg_1623[3]_i_4_n_4 ;
  wire \tmp_15_reg_1623[3]_i_5_n_4 ;
  wire \tmp_15_reg_1623[3]_i_6_n_4 ;
  wire \tmp_15_reg_1623[3]_i_7_n_4 ;
  wire \tmp_15_reg_1623[3]_i_8_n_4 ;
  wire \tmp_15_reg_1623[3]_i_9_n_4 ;
  wire \tmp_15_reg_1623[6]_i_18_n_4 ;
  wire \tmp_15_reg_1623[6]_i_19_n_4 ;
  wire \tmp_15_reg_1623[6]_i_20_n_4 ;
  wire \tmp_15_reg_1623[6]_i_21_n_4 ;
  wire \tmp_15_reg_1623[6]_i_3_n_4 ;
  wire [3:0]\tmp_15_reg_1623_reg[3]_0 ;
  wire \tmp_15_reg_1623_reg[3]_i_1_n_4 ;
  wire \tmp_15_reg_1623_reg[3]_i_1_n_5 ;
  wire \tmp_15_reg_1623_reg[3]_i_1_n_6 ;
  wire \tmp_15_reg_1623_reg[3]_i_1_n_7 ;
  wire [2:0]\tmp_15_reg_1623_reg[6]_0 ;
  wire \tmp_15_reg_1623_reg[6]_i_1_n_6 ;
  wire \tmp_15_reg_1623_reg[6]_i_1_n_7 ;
  wire \tmp_15_reg_1623_reg[6]_i_4 ;
  wire \tmp_15_reg_1623_reg[6]_i_9_n_10 ;
  wire \tmp_15_reg_1623_reg[6]_i_9_n_11 ;
  wire \tmp_15_reg_1623_reg[6]_i_9_n_5 ;
  wire \tmp_15_reg_1623_reg[6]_i_9_n_7 ;
  wire [7:0]tmp_21_reg_1638;
  wire \tmp_21_reg_1638[3]_i_15_n_4 ;
  wire [0:0]\tmp_21_reg_1638[3]_i_9 ;
  wire \tmp_21_reg_1638[7]_i_18_n_4 ;
  wire \tmp_21_reg_1638[7]_i_19_n_4 ;
  wire \tmp_21_reg_1638[7]_i_20_n_4 ;
  wire \tmp_21_reg_1638[7]_i_21_n_4 ;
  wire \tmp_21_reg_1638[7]_i_22_n_4 ;
  wire \tmp_21_reg_1638[7]_i_23_n_4 ;
  wire \tmp_21_reg_1638[7]_i_24_n_4 ;
  wire \tmp_21_reg_1638[7]_i_25_n_4 ;
  wire \tmp_21_reg_1638[7]_i_26_n_4 ;
  wire \tmp_21_reg_1638[7]_i_27_n_4 ;
  wire \tmp_21_reg_1638[7]_i_28_n_4 ;
  wire \tmp_21_reg_1638[7]_i_29_n_4 ;
  wire \tmp_21_reg_1638[7]_i_30_n_4 ;
  wire \tmp_21_reg_1638[7]_i_31_n_4 ;
  wire \tmp_21_reg_1638[7]_i_32_n_4 ;
  wire \tmp_21_reg_1638[7]_i_33_n_4 ;
  wire \tmp_21_reg_1638_reg[7]_i_10_n_7 ;
  wire \tmp_21_reg_1638_reg[7]_i_13_n_7 ;
  wire \tmp_21_reg_1638_reg[7]_i_14_0 ;
  wire \tmp_21_reg_1638_reg[7]_i_14_1 ;
  wire \tmp_21_reg_1638_reg[7]_i_14_2 ;
  wire \tmp_21_reg_1638_reg[7]_i_14_3 ;
  wire \tmp_21_reg_1638_reg[7]_i_14_n_4 ;
  wire \tmp_21_reg_1638_reg[7]_i_14_n_5 ;
  wire \tmp_21_reg_1638_reg[7]_i_14_n_6 ;
  wire \tmp_21_reg_1638_reg[7]_i_14_n_7 ;
  wire tmp_23_reg_1613;
  wire \tmp_23_reg_1613[0]_i_17_n_4 ;
  wire \tmp_23_reg_1613[0]_i_18_n_4 ;
  wire \tmp_23_reg_1613[0]_i_19_n_4 ;
  wire \tmp_23_reg_1613[0]_i_20_n_4 ;
  wire \tmp_23_reg_1613[0]_i_21_n_4 ;
  wire \tmp_23_reg_1613[0]_i_22_n_4 ;
  wire \tmp_23_reg_1613[0]_i_23_n_4 ;
  wire \tmp_23_reg_1613[0]_i_24_n_4 ;
  wire \tmp_23_reg_1613[0]_i_6_n_4 ;
  wire \tmp_23_reg_1613[0]_i_7_n_4 ;
  wire \tmp_23_reg_1613[0]_i_8_n_4 ;
  wire \tmp_23_reg_1613[0]_i_9_n_4 ;
  wire [3:0]\tmp_23_reg_1613_reg[0]_0 ;
  wire \tmp_23_reg_1613_reg[0]_i_2_n_10 ;
  wire \tmp_23_reg_1613_reg[0]_i_2_n_4 ;
  wire \tmp_23_reg_1613_reg[0]_i_2_n_5 ;
  wire \tmp_23_reg_1613_reg[0]_i_2_n_6 ;
  wire \tmp_23_reg_1613_reg[0]_i_2_n_7 ;
  wire \tmp_23_reg_1613_reg[0]_i_2_n_9 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_0 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_1 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_2 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_3 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_n_10 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_n_11 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_n_4 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_n_5 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_n_6 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_n_7 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_n_8 ;
  wire \tmp_23_reg_1613_reg[0]_i_4_n_9 ;
  wire [6:0]tmp_26_reg_1653;
  wire \tmp_26_reg_1653[3]_i_2_n_4 ;
  wire \tmp_26_reg_1653[3]_i_3_n_4 ;
  wire \tmp_26_reg_1653[3]_i_4_n_4 ;
  wire \tmp_26_reg_1653[3]_i_5_n_4 ;
  wire \tmp_26_reg_1653[3]_i_6_n_4 ;
  wire \tmp_26_reg_1653[3]_i_7_n_4 ;
  wire \tmp_26_reg_1653[3]_i_8_n_4 ;
  wire \tmp_26_reg_1653[3]_i_9_n_4 ;
  wire \tmp_26_reg_1653[6]_i_18_n_4 ;
  wire \tmp_26_reg_1653[6]_i_19_n_4 ;
  wire \tmp_26_reg_1653[6]_i_20_n_4 ;
  wire \tmp_26_reg_1653[6]_i_21_n_4 ;
  wire \tmp_26_reg_1653[6]_i_3_n_4 ;
  wire [3:0]\tmp_26_reg_1653_reg[3]_0 ;
  wire \tmp_26_reg_1653_reg[3]_i_1_n_4 ;
  wire \tmp_26_reg_1653_reg[3]_i_1_n_5 ;
  wire \tmp_26_reg_1653_reg[3]_i_1_n_6 ;
  wire \tmp_26_reg_1653_reg[3]_i_1_n_7 ;
  wire [2:0]\tmp_26_reg_1653_reg[6]_0 ;
  wire \tmp_26_reg_1653_reg[6]_i_1_n_6 ;
  wire \tmp_26_reg_1653_reg[6]_i_1_n_7 ;
  wire \tmp_26_reg_1653_reg[6]_i_4 ;
  wire \tmp_26_reg_1653_reg[6]_i_9_n_10 ;
  wire \tmp_26_reg_1653_reg[6]_i_9_n_11 ;
  wire \tmp_26_reg_1653_reg[6]_i_9_n_5 ;
  wire \tmp_26_reg_1653_reg[6]_i_9_n_7 ;
  wire [13:9]tmp_2_mid2_fu_479_p3;
  wire [7:0]tmp_32_fu_954_p66;
  wire [7:0]tmp_33_fu_1093_p66;
  wire [7:0]tmp_34_fu_1232_p66;
  wire [7:0]tmp_35_fu_1371_p66;
  wire tmp_38_reg_1628;
  wire \tmp_38_reg_1628[0]_i_15_n_4 ;
  wire \tmp_38_reg_1628[0]_i_16_n_4 ;
  wire \tmp_38_reg_1628[0]_i_17_n_4 ;
  wire \tmp_38_reg_1628[0]_i_18_n_4 ;
  wire \tmp_38_reg_1628[0]_i_19_n_4 ;
  wire \tmp_38_reg_1628[0]_i_20_n_4 ;
  wire \tmp_38_reg_1628[0]_i_21_n_4 ;
  wire \tmp_38_reg_1628[0]_i_22_n_4 ;
  wire \tmp_38_reg_1628[0]_i_4_n_4 ;
  wire \tmp_38_reg_1628[0]_i_5_n_4 ;
  wire \tmp_38_reg_1628[0]_i_6_n_4 ;
  wire [0:0]\tmp_38_reg_1628_reg[0]_0 ;
  wire [3:0]\tmp_38_reg_1628_reg[0]_1 ;
  wire [3:0]\tmp_38_reg_1628_reg[0]_2 ;
  wire \tmp_38_reg_1628_reg[0]_i_1_n_4 ;
  wire \tmp_38_reg_1628_reg[0]_i_1_n_5 ;
  wire \tmp_38_reg_1628_reg[0]_i_1_n_6 ;
  wire \tmp_38_reg_1628_reg[0]_i_1_n_7 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_0 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_1 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_2 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_3 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_n_10 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_n_11 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_n_4 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_n_5 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_n_6 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_n_7 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_n_8 ;
  wire \tmp_38_reg_1628_reg[0]_i_3_n_9 ;
  wire [13:6]tmp_39_fu_660_p1;
  wire [5:3]tmp_39_fu_660_p1__0;
  wire tmp_40_1_fu_688_p2;
  wire tmp_40_1_reg_1633;
  wire \tmp_40_1_reg_1633[0]_i_3_n_4 ;
  wire tmp_40_2_fu_758_p2;
  wire tmp_40_2_reg_1648;
  wire \tmp_40_2_reg_1648[0]_i_2_n_4 ;
  wire tmp_40_3_fu_828_p2;
  wire tmp_40_3_reg_1663;
  wire \tmp_40_3_reg_1663[0]_i_2_n_4 ;
  wire tmp_41_reg_1643;
  wire \tmp_41_reg_1643[0]_i_10_n_4 ;
  wire \tmp_41_reg_1643[0]_i_11_n_4 ;
  wire \tmp_41_reg_1643[0]_i_12_n_4 ;
  wire \tmp_41_reg_1643[0]_i_13_n_4 ;
  wire \tmp_41_reg_1643[0]_i_14_n_4 ;
  wire \tmp_41_reg_1643[0]_i_15_n_4 ;
  wire \tmp_41_reg_1643[0]_i_16_n_4 ;
  wire \tmp_41_reg_1643[0]_i_2_n_4 ;
  wire \tmp_41_reg_1643[0]_i_5_n_4 ;
  wire \tmp_41_reg_1643[0]_i_6_n_4 ;
  wire \tmp_41_reg_1643[0]_i_7_n_4 ;
  wire \tmp_41_reg_1643[0]_i_9_n_4 ;
  wire [0:0]\tmp_41_reg_1643_reg[0]_0 ;
  wire [3:0]\tmp_41_reg_1643_reg[0]_1 ;
  wire [3:0]\tmp_41_reg_1643_reg[0]_2 ;
  wire \tmp_41_reg_1643_reg[0]_i_1_n_5 ;
  wire \tmp_41_reg_1643_reg[0]_i_1_n_6 ;
  wire \tmp_41_reg_1643_reg[0]_i_1_n_7 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_0 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_1 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_2 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_3 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_n_10 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_n_11 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_n_4 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_n_5 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_n_6 ;
  wire \tmp_41_reg_1643_reg[0]_i_3_n_7 ;
  wire [6:6]tmp_42_fu_730_p1;
  wire [5:3]tmp_42_fu_730_p1__0;
  wire tmp_44_reg_1658;
  wire \tmp_44_reg_1658[0]_i_16_n_4 ;
  wire \tmp_44_reg_1658[0]_i_17_n_4 ;
  wire \tmp_44_reg_1658[0]_i_18_n_4 ;
  wire \tmp_44_reg_1658[0]_i_19_n_4 ;
  wire \tmp_44_reg_1658[0]_i_20_n_4 ;
  wire \tmp_44_reg_1658[0]_i_21_n_4 ;
  wire \tmp_44_reg_1658[0]_i_22_n_4 ;
  wire \tmp_44_reg_1658[0]_i_23_n_4 ;
  wire \tmp_44_reg_1658[0]_i_5_n_4 ;
  wire \tmp_44_reg_1658[0]_i_6_n_4 ;
  wire \tmp_44_reg_1658[0]_i_7_n_4 ;
  wire [0:0]\tmp_44_reg_1658_reg[0]_0 ;
  wire [3:0]\tmp_44_reg_1658_reg[0]_1 ;
  wire [3:0]\tmp_44_reg_1658_reg[0]_2 ;
  wire \tmp_44_reg_1658_reg[0]_i_1_n_4 ;
  wire \tmp_44_reg_1658_reg[0]_i_1_n_5 ;
  wire \tmp_44_reg_1658_reg[0]_i_1_n_6 ;
  wire \tmp_44_reg_1658_reg[0]_i_1_n_7 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_0 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_1 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_2 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_3 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_n_10 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_n_11 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_n_4 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_n_5 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_n_6 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_n_7 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_n_8 ;
  wire \tmp_44_reg_1658_reg[0]_i_3_n_9 ;
  wire [13:6]tmp_45_fu_800_p1;
  wire [5:3]tmp_45_fu_800_p1__0;
  wire [13:7]tmp_4_fu_507_p2;
  wire [1:0]tmp_4_reg_1569_reg_0_0;
  wire [0:0]tmp_4_reg_1569_reg_0_1;
  wire [1:0]tmp_4_reg_1569_reg_1_0;
  wire [0:0]tmp_4_reg_1569_reg_1_1;
  wire [5:0]tmp_4_reg_1569_reg_2_0;
  wire [0:0]tmp_4_reg_1569_reg_2_1;
  wire [0:0]tmp_4_reg_1569_reg_2_2;
  wire [0:0]tmp_4_reg_1569_reg_2_3;
  wire [0:0]tmp_4_reg_1569_reg_2_4;
  wire [0:0]tmp_4_reg_1569_reg_rep_0_0;
  wire [1:0]tmp_4_reg_1569_reg_rep_0__0_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_0__0_1;
  wire [1:0]tmp_4_reg_1569_reg_rep_0__1_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_0__1_1;
  wire tmp_4_reg_1569_reg_rep_0_i_18_n_4;
  wire tmp_4_reg_1569_reg_rep_0_i_3_n_6;
  wire tmp_4_reg_1569_reg_rep_0_i_3_n_7;
  wire tmp_4_reg_1569_reg_rep_0_i_4_n_4;
  wire tmp_4_reg_1569_reg_rep_0_i_4_n_5;
  wire tmp_4_reg_1569_reg_rep_0_i_4_n_6;
  wire tmp_4_reg_1569_reg_rep_0_i_4_n_7;
  wire [1:0]tmp_4_reg_1569_reg_rep_1_0;
  wire [1:0]tmp_4_reg_1569_reg_rep_1__0_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_1__0_1;
  wire [1:0]tmp_4_reg_1569_reg_rep_1__1_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_1__1_1;
  wire [1:0]tmp_4_reg_1569_reg_rep_1__1_2;
  wire [1:0]tmp_4_reg_1569_reg_rep_1__1_3;
  wire [0:0]tmp_4_reg_1569_reg_rep_1__1_4;
  wire [0:0]tmp_4_reg_1569_reg_rep_2_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_2_1;
  wire [0:0]tmp_4_reg_1569_reg_rep_2_2;
  wire [5:0]tmp_4_reg_1569_reg_rep_2__0_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_2__0_1;
  wire [0:0]tmp_4_reg_1569_reg_rep_2__0_2;
  wire [0:0]tmp_4_reg_1569_reg_rep_2__0_3;
  wire [0:0]tmp_4_reg_1569_reg_rep_2__0_4;
  wire [3:0]tmp_4_reg_1569_reg_rep_2__1_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_2__1_1;
  wire [1:0]tmp_4_reg_1569_reg_rep_2__1_2;
  wire [0:0]tmp_4_reg_1569_reg_rep_3_0;
  wire [6:0]tmp_4_reg_1569_reg_rep_3_1;
  wire [1:0]tmp_4_reg_1569_reg_rep_3_2;
  wire [0:0]tmp_4_reg_1569_reg_rep_3_3;
  wire \tmp_6_reg_1574[0]_i_1_n_4 ;
  wire \tmp_6_reg_1574[0]_i_2_n_4 ;
  wire tmp_6_reg_1574_pp0_iter1_reg;
  wire tmp_6_reg_1574_pp0_iter2_reg;
  wire tmp_6_reg_1574_pp0_iter3_reg;
  wire \tmp_6_reg_1574_reg_n_4_[0] ;
  wire [6:0]tmp_8_reg_1608;
  wire \tmp_8_reg_1608[3]_i_2_n_4 ;
  wire \tmp_8_reg_1608[3]_i_3_n_4 ;
  wire \tmp_8_reg_1608[3]_i_4_n_4 ;
  wire \tmp_8_reg_1608[3]_i_5_n_4 ;
  wire \tmp_8_reg_1608[3]_i_6_n_4 ;
  wire \tmp_8_reg_1608[3]_i_7_n_4 ;
  wire \tmp_8_reg_1608[3]_i_8_n_4 ;
  wire \tmp_8_reg_1608[3]_i_9_n_4 ;
  wire \tmp_8_reg_1608[6]_i_18_n_4 ;
  wire \tmp_8_reg_1608[6]_i_19_n_4 ;
  wire \tmp_8_reg_1608[6]_i_20_n_4 ;
  wire \tmp_8_reg_1608[6]_i_21_n_4 ;
  wire \tmp_8_reg_1608[6]_i_3_n_4 ;
  wire [3:0]\tmp_8_reg_1608_reg[3]_0 ;
  wire \tmp_8_reg_1608_reg[3]_i_1_n_10 ;
  wire \tmp_8_reg_1608_reg[3]_i_1_n_11 ;
  wire \tmp_8_reg_1608_reg[3]_i_1_n_4 ;
  wire \tmp_8_reg_1608_reg[3]_i_1_n_5 ;
  wire \tmp_8_reg_1608_reg[3]_i_1_n_6 ;
  wire \tmp_8_reg_1608_reg[3]_i_1_n_7 ;
  wire \tmp_8_reg_1608_reg[3]_i_1_n_8 ;
  wire \tmp_8_reg_1608_reg[3]_i_1_n_9 ;
  wire [2:0]\tmp_8_reg_1608_reg[6]_0 ;
  wire \tmp_8_reg_1608_reg[6]_i_1_n_10 ;
  wire \tmp_8_reg_1608_reg[6]_i_1_n_11 ;
  wire \tmp_8_reg_1608_reg[6]_i_1_n_6 ;
  wire \tmp_8_reg_1608_reg[6]_i_1_n_7 ;
  wire \tmp_8_reg_1608_reg[6]_i_1_n_9 ;
  wire \tmp_8_reg_1608_reg[6]_i_4 ;
  wire \tmp_8_reg_1608_reg[6]_i_9_n_10 ;
  wire \tmp_8_reg_1608_reg[6]_i_9_n_11 ;
  wire \tmp_8_reg_1608_reg[6]_i_9_n_5 ;
  wire \tmp_8_reg_1608_reg[6]_i_9_n_7 ;
  wire weights21_m_weights_1_ce0;
  wire [3:3]\NLW_indvar_flatten1_reg_311_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_322_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_0_V_1_fu_230_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_1_V_1_fu_234_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_2_V_1_fu_238_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_3_V_1_fu_242_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_2_1_reg_1673_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_2_2_reg_1678_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_2_3_reg_1683_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_2_reg_1668_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_15_reg_1623_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_15_reg_1623_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_15_reg_1623_reg[6]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_15_reg_1623_reg[6]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_21_reg_1638_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_21_reg_1638_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_21_reg_1638_reg[7]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_21_reg_1638_reg[7]_i_13_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_23_reg_1613_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_26_reg_1653_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_26_reg_1653_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_26_reg_1653_reg[6]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_26_reg_1653_reg[6]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_38_reg_1628_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_41_reg_1643_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_44_reg_1658_reg[0]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_4_reg_1569_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_0_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_1_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_2_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_0__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_0__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_0__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_0__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_0__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_0__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_0__1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_0__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_0__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_0__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_0__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_0__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_0__1_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_tmp_4_reg_1569_reg_rep_0_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_4_reg_1569_reg_rep_0_i_3_O_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_1__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_1__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_1__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_1__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_1__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_1__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_1__1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_1__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_1__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_1__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_1__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_1__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_1__1_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_2_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_2__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_2__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_2__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_2__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_2__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_2__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_4_reg_1569_reg_rep_2__1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_tmp_4_reg_1569_reg_rep_2__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_4_reg_1569_reg_rep_2__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_2__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_1569_reg_rep_2__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_4_reg_1569_reg_rep_2__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_4_reg_1569_reg_rep_2__1_RDADDRECC_UNCONNECTED;
  wire [15:1]NLW_tmp_4_reg_1569_reg_rep_3_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_4_reg_1569_reg_rep_3_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_4_reg_1569_reg_rep_3_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_4_reg_1569_reg_rep_3_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_tmp_8_reg_1608_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_8_reg_1608_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_8_reg_1608_reg[6]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_8_reg_1608_reg[6]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(tmp_6_reg_1574_pp0_iter3_reg),
        .I2(cnv_93PRL_V_V_full_n),
        .I3(\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_92_V_V_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_4_[1] ),
        .I2(Q[0]),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Relu1D_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAFFFF88808880)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Conv1DMac_new_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D_U0_full_n),
        .I4(\ap_CS_fsm[2]_i_2__6_n_4 ),
        .I5(\ap_CS_fsm_reg_n_4_[1] ),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_4_[1] ),
        .I1(\ap_CS_fsm[2]_i_2__6_n_4 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0040004055550040)) 
    \ap_CS_fsm[2]_i_2__6 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten1_fu_387_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_enable_reg_pp0_iter4_reg_0),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[2]_i_2__6_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_4_[1] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\macRegisters_0_V_1_fu_230[7]_i_4_n_4 ),
        .I3(exitcond_flatten1_fu_387_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg_n_4_[1] ),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB010A000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten1_fu_387_p2),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\macRegisters_0_V_1_fu_230[7]_i_4_n_4 ),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter4_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten1_reg_1547[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten1_reg_15470));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \exitcond_flatten1_reg_1547[0]_i_2 
       (.I0(\exitcond_flatten1_reg_1547[0]_i_4_n_4 ),
        .I1(\exitcond_flatten1_reg_1547[0]_i_5_n_4 ),
        .I2(\exitcond_flatten1_reg_1547[0]_i_6_n_4 ),
        .I3(\exitcond_flatten1_reg_1547[0]_i_7_n_4 ),
        .I4(\exitcond_flatten1_reg_1547[0]_i_8_n_4 ),
        .I5(\exitcond_flatten1_reg_1547[0]_i_9_n_4 ),
        .O(exitcond_flatten1_fu_387_p2));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \exitcond_flatten1_reg_1547[0]_i_3 
       (.I0(cnv_92_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ),
        .I3(cnv_93PRL_V_V_full_n),
        .I4(tmp_6_reg_1574_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_0),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'h0004)) 
    \exitcond_flatten1_reg_1547[0]_i_4 
       (.I0(indvar_flatten1_reg_311_reg[15]),
        .I1(indvar_flatten1_reg_311_reg[23]),
        .I2(indvar_flatten1_reg_311_reg[14]),
        .I3(indvar_flatten1_reg_311_reg[13]),
        .O(\exitcond_flatten1_reg_1547[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten1_reg_1547[0]_i_5 
       (.I0(indvar_flatten1_reg_311_reg[12]),
        .I1(indvar_flatten1_reg_311_reg[11]),
        .I2(indvar_flatten1_reg_311_reg[10]),
        .I3(indvar_flatten1_reg_311_reg[9]),
        .O(\exitcond_flatten1_reg_1547[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten1_reg_1547[0]_i_6 
       (.I0(indvar_flatten1_reg_311_reg[2]),
        .I1(indvar_flatten1_reg_311_reg[1]),
        .I2(indvar_flatten1_reg_311_reg[4]),
        .I3(indvar_flatten1_reg_311_reg[3]),
        .O(\exitcond_flatten1_reg_1547[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten1_reg_1547[0]_i_7 
       (.I0(indvar_flatten1_reg_311_reg[8]),
        .I1(indvar_flatten1_reg_311_reg[7]),
        .I2(indvar_flatten1_reg_311_reg[6]),
        .I3(indvar_flatten1_reg_311_reg[5]),
        .O(\exitcond_flatten1_reg_1547[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \exitcond_flatten1_reg_1547[0]_i_8 
       (.I0(indvar_flatten1_reg_311_reg[20]),
        .I1(indvar_flatten1_reg_311_reg[21]),
        .I2(indvar_flatten1_reg_311_reg[0]),
        .I3(indvar_flatten1_reg_311_reg[22]),
        .O(\exitcond_flatten1_reg_1547[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \exitcond_flatten1_reg_1547[0]_i_9 
       (.I0(indvar_flatten1_reg_311_reg[16]),
        .I1(indvar_flatten1_reg_311_reg[17]),
        .I2(indvar_flatten1_reg_311_reg[18]),
        .I3(indvar_flatten1_reg_311_reg[19]),
        .O(\exitcond_flatten1_reg_1547[0]_i_9_n_4 ));
  FDRE \exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(exitcond_flatten1_reg_1547),
        .Q(\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \exitcond_flatten1_reg_1547_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(exitcond_flatten1_fu_387_p2),
        .Q(exitcond_flatten1_reg_1547),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten1_reg_311[0]_i_2 
       (.I0(indvar_flatten1_reg_311_reg[0]),
        .O(\indvar_flatten1_reg_311[0]_i_2_n_4 ));
  FDRE \indvar_flatten1_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_311_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_311_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten1_reg_311_reg[0]_i_1_n_4 ,\indvar_flatten1_reg_311_reg[0]_i_1_n_5 ,\indvar_flatten1_reg_311_reg[0]_i_1_n_6 ,\indvar_flatten1_reg_311_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten1_reg_311_reg[0]_i_1_n_8 ,\indvar_flatten1_reg_311_reg[0]_i_1_n_9 ,\indvar_flatten1_reg_311_reg[0]_i_1_n_10 ,\indvar_flatten1_reg_311_reg[0]_i_1_n_11 }),
        .S({indvar_flatten1_reg_311_reg[3:1],\indvar_flatten1_reg_311[0]_i_2_n_4 }));
  FDRE \indvar_flatten1_reg_311_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_311_reg[10]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_311_reg[11]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_311_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_311_reg[12]_i_1 
       (.CI(\indvar_flatten1_reg_311_reg[8]_i_1_n_4 ),
        .CO({\indvar_flatten1_reg_311_reg[12]_i_1_n_4 ,\indvar_flatten1_reg_311_reg[12]_i_1_n_5 ,\indvar_flatten1_reg_311_reg[12]_i_1_n_6 ,\indvar_flatten1_reg_311_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_311_reg[12]_i_1_n_8 ,\indvar_flatten1_reg_311_reg[12]_i_1_n_9 ,\indvar_flatten1_reg_311_reg[12]_i_1_n_10 ,\indvar_flatten1_reg_311_reg[12]_i_1_n_11 }),
        .S(indvar_flatten1_reg_311_reg[15:12]));
  FDRE \indvar_flatten1_reg_311_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_311_reg[13]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_311_reg[14]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_311_reg[15]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_311_reg[16]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_311_reg[16]_i_1 
       (.CI(\indvar_flatten1_reg_311_reg[12]_i_1_n_4 ),
        .CO({\indvar_flatten1_reg_311_reg[16]_i_1_n_4 ,\indvar_flatten1_reg_311_reg[16]_i_1_n_5 ,\indvar_flatten1_reg_311_reg[16]_i_1_n_6 ,\indvar_flatten1_reg_311_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_311_reg[16]_i_1_n_8 ,\indvar_flatten1_reg_311_reg[16]_i_1_n_9 ,\indvar_flatten1_reg_311_reg[16]_i_1_n_10 ,\indvar_flatten1_reg_311_reg[16]_i_1_n_11 }),
        .S(indvar_flatten1_reg_311_reg[19:16]));
  FDRE \indvar_flatten1_reg_311_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_311_reg[17]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_311_reg[18]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_311_reg[19]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_311_reg[1]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_311_reg[20]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_311_reg[20]_i_1 
       (.CI(\indvar_flatten1_reg_311_reg[16]_i_1_n_4 ),
        .CO({\NLW_indvar_flatten1_reg_311_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten1_reg_311_reg[20]_i_1_n_5 ,\indvar_flatten1_reg_311_reg[20]_i_1_n_6 ,\indvar_flatten1_reg_311_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_311_reg[20]_i_1_n_8 ,\indvar_flatten1_reg_311_reg[20]_i_1_n_9 ,\indvar_flatten1_reg_311_reg[20]_i_1_n_10 ,\indvar_flatten1_reg_311_reg[20]_i_1_n_11 }),
        .S(indvar_flatten1_reg_311_reg[23:20]));
  FDRE \indvar_flatten1_reg_311_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_311_reg[21]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_311_reg[22]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_311_reg[23]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_311_reg[2]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_311_reg[3]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_311_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_311_reg[4]_i_1 
       (.CI(\indvar_flatten1_reg_311_reg[0]_i_1_n_4 ),
        .CO({\indvar_flatten1_reg_311_reg[4]_i_1_n_4 ,\indvar_flatten1_reg_311_reg[4]_i_1_n_5 ,\indvar_flatten1_reg_311_reg[4]_i_1_n_6 ,\indvar_flatten1_reg_311_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_311_reg[4]_i_1_n_8 ,\indvar_flatten1_reg_311_reg[4]_i_1_n_9 ,\indvar_flatten1_reg_311_reg[4]_i_1_n_10 ,\indvar_flatten1_reg_311_reg[4]_i_1_n_11 }),
        .S(indvar_flatten1_reg_311_reg[7:4]));
  FDRE \indvar_flatten1_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_311_reg[5]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_311_reg[6]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_311_reg[7]),
        .R(clear));
  FDRE \indvar_flatten1_reg_311_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_311_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_311_reg[8]_i_1 
       (.CI(\indvar_flatten1_reg_311_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten1_reg_311_reg[8]_i_1_n_4 ,\indvar_flatten1_reg_311_reg[8]_i_1_n_5 ,\indvar_flatten1_reg_311_reg[8]_i_1_n_6 ,\indvar_flatten1_reg_311_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_311_reg[8]_i_1_n_8 ,\indvar_flatten1_reg_311_reg[8]_i_1_n_9 ,\indvar_flatten1_reg_311_reg[8]_i_1_n_10 ,\indvar_flatten1_reg_311_reg[8]_i_1_n_11 }),
        .S(indvar_flatten1_reg_311_reg[11:8]));
  FDRE \indvar_flatten1_reg_311_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_311_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_311_reg[9]),
        .R(clear));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_322[0]_i_2 
       (.I0(exitcond_flatten_fu_399_p2),
        .I1(indvar_flatten_reg_322_reg[0]),
        .O(\indvar_flatten_reg_322[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[0]_i_3 
       (.I0(indvar_flatten_reg_322_reg[3]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[0]_i_4 
       (.I0(indvar_flatten_reg_322_reg[2]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[0]_i_5 
       (.I0(indvar_flatten_reg_322_reg[1]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_322[0]_i_6 
       (.I0(indvar_flatten_reg_322_reg[0]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[12]_i_2 
       (.I0(indvar_flatten_reg_322_reg[15]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[12]_i_3 
       (.I0(indvar_flatten_reg_322_reg[14]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[12]_i_4 
       (.I0(indvar_flatten_reg_322_reg[13]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[12]_i_5 
       (.I0(indvar_flatten_reg_322_reg[12]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[4]_i_2 
       (.I0(indvar_flatten_reg_322_reg[7]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[4]_i_3 
       (.I0(indvar_flatten_reg_322_reg[6]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[4]_i_4 
       (.I0(indvar_flatten_reg_322_reg[5]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[4]_i_5 
       (.I0(indvar_flatten_reg_322_reg[4]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[8]_i_2 
       (.I0(indvar_flatten_reg_322_reg[11]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[8]_i_3 
       (.I0(indvar_flatten_reg_322_reg[10]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[8]_i_4 
       (.I0(indvar_flatten_reg_322_reg[9]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_322[8]_i_5 
       (.I0(indvar_flatten_reg_322_reg[8]),
        .I1(exitcond_flatten_fu_399_p2),
        .O(\indvar_flatten_reg_322[8]_i_5_n_4 ));
  FDRE \indvar_flatten_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_322_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_322_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_322_reg[0]_i_1_n_4 ,\indvar_flatten_reg_322_reg[0]_i_1_n_5 ,\indvar_flatten_reg_322_reg[0]_i_1_n_6 ,\indvar_flatten_reg_322_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_322[0]_i_2_n_4 }),
        .O({\indvar_flatten_reg_322_reg[0]_i_1_n_8 ,\indvar_flatten_reg_322_reg[0]_i_1_n_9 ,\indvar_flatten_reg_322_reg[0]_i_1_n_10 ,\indvar_flatten_reg_322_reg[0]_i_1_n_11 }),
        .S({\indvar_flatten_reg_322[0]_i_3_n_4 ,\indvar_flatten_reg_322[0]_i_4_n_4 ,\indvar_flatten_reg_322[0]_i_5_n_4 ,\indvar_flatten_reg_322[0]_i_6_n_4 }));
  FDRE \indvar_flatten_reg_322_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_322_reg[10]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_322_reg[11]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten_reg_322_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_322_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_322_reg[8]_i_1_n_4 ),
        .CO({\NLW_indvar_flatten_reg_322_reg[12]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_322_reg[12]_i_1_n_5 ,\indvar_flatten_reg_322_reg[12]_i_1_n_6 ,\indvar_flatten_reg_322_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_322_reg[12]_i_1_n_8 ,\indvar_flatten_reg_322_reg[12]_i_1_n_9 ,\indvar_flatten_reg_322_reg[12]_i_1_n_10 ,\indvar_flatten_reg_322_reg[12]_i_1_n_11 }),
        .S({\indvar_flatten_reg_322[12]_i_2_n_4 ,\indvar_flatten_reg_322[12]_i_3_n_4 ,\indvar_flatten_reg_322[12]_i_4_n_4 ,\indvar_flatten_reg_322[12]_i_5_n_4 }));
  FDRE \indvar_flatten_reg_322_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_322_reg[13]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_322_reg[14]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_322_reg[15]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_322_reg[1]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_322_reg[2]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_322_reg[3]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_322_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_322_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_322_reg[0]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_322_reg[4]_i_1_n_4 ,\indvar_flatten_reg_322_reg[4]_i_1_n_5 ,\indvar_flatten_reg_322_reg[4]_i_1_n_6 ,\indvar_flatten_reg_322_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_322_reg[4]_i_1_n_8 ,\indvar_flatten_reg_322_reg[4]_i_1_n_9 ,\indvar_flatten_reg_322_reg[4]_i_1_n_10 ,\indvar_flatten_reg_322_reg[4]_i_1_n_11 }),
        .S({\indvar_flatten_reg_322[4]_i_2_n_4 ,\indvar_flatten_reg_322[4]_i_3_n_4 ,\indvar_flatten_reg_322[4]_i_4_n_4 ,\indvar_flatten_reg_322[4]_i_5_n_4 }));
  FDRE \indvar_flatten_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_322_reg[5]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_322_reg[6]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_322_reg[7]),
        .R(clear));
  FDRE \indvar_flatten_reg_322_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_322_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_322_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_322_reg[4]_i_1_n_4 ),
        .CO({\indvar_flatten_reg_322_reg[8]_i_1_n_4 ,\indvar_flatten_reg_322_reg[8]_i_1_n_5 ,\indvar_flatten_reg_322_reg[8]_i_1_n_6 ,\indvar_flatten_reg_322_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_322_reg[8]_i_1_n_8 ,\indvar_flatten_reg_322_reg[8]_i_1_n_9 ,\indvar_flatten_reg_322_reg[8]_i_1_n_10 ,\indvar_flatten_reg_322_reg[8]_i_1_n_11 }),
        .S({\indvar_flatten_reg_322[8]_i_2_n_4 ,\indvar_flatten_reg_322[8]_i_3_n_4 ,\indvar_flatten_reg_322[8]_i_4_n_4 ,\indvar_flatten_reg_322[8]_i_5_n_4 }));
  FDRE \indvar_flatten_reg_322_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_322_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_322_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h04FFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(cnv_92_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ),
        .I3(cnv_93PRL_V_V_full_n),
        .I4(tmp_6_reg_1574_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_0),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hF7FFF7F7F7F7F7F7)) 
    \mOutPtr[1]_i_2__4 
       (.I0(cnv_92_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ),
        .I3(cnv_93PRL_V_V_full_n),
        .I4(tmp_6_reg_1574_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_0),
        .O(internal_empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_230[3]_i_2 
       (.I0(tmp_8_reg_1608[3]),
        .I1(\macRegisters_0_V_1_fu_230_reg_n_4_[3] ),
        .O(\macRegisters_0_V_1_fu_230[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_230[3]_i_3 
       (.I0(tmp_8_reg_1608[2]),
        .I1(\macRegisters_0_V_1_fu_230_reg_n_4_[2] ),
        .O(\macRegisters_0_V_1_fu_230[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_230[3]_i_4 
       (.I0(tmp_8_reg_1608[1]),
        .I1(\macRegisters_0_V_1_fu_230_reg_n_4_[1] ),
        .O(\macRegisters_0_V_1_fu_230[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_0_V_1_fu_230[3]_i_5 
       (.I0(tmp_8_reg_1608[0]),
        .I1(tmp_23_reg_1613),
        .I2(tmp_13_reg_1618),
        .O(\macRegisters_0_V_1_fu_230[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h7545)) 
    \macRegisters_0_V_1_fu_230[7]_i_1 
       (.I0(\macRegisters_0_V_1_fu_230[7]_i_4_n_4 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(tmp_6_reg_1574_pp0_iter2_reg),
        .O(macRegisters_0_V_1_fu_230));
  LUT3 #(
    .INIT(8'h02)) 
    \macRegisters_0_V_1_fu_230[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_6_reg_1574_pp0_iter2_reg),
        .O(macRegisters_0_V_1_fu_2300));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \macRegisters_0_V_1_fu_230[7]_i_4 
       (.I0(Q[0]),
        .I1(Conv1DMac_new_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D_U0_full_n),
        .O(\macRegisters_0_V_1_fu_230[7]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_0_V_1_fu_230[7]_i_5 
       (.I0(\macRegisters_0_V_1_fu_230_reg_n_4_[6] ),
        .O(\macRegisters_0_V_1_fu_230[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_0_V_1_fu_230[7]_i_6 
       (.I0(\macRegisters_0_V_1_fu_230_reg_n_4_[6] ),
        .I1(\macRegisters_0_V_1_fu_230_reg_n_4_[7] ),
        .O(\macRegisters_0_V_1_fu_230[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_230[7]_i_7 
       (.I0(\macRegisters_0_V_1_fu_230_reg_n_4_[6] ),
        .I1(tmp_8_reg_1608[6]),
        .O(\macRegisters_0_V_1_fu_230[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_230[7]_i_8 
       (.I0(tmp_8_reg_1608[5]),
        .I1(\macRegisters_0_V_1_fu_230_reg_n_4_[5] ),
        .O(\macRegisters_0_V_1_fu_230[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_230[7]_i_9 
       (.I0(tmp_8_reg_1608[4]),
        .I1(\macRegisters_0_V_1_fu_230_reg_n_4_[4] ),
        .O(\macRegisters_0_V_1_fu_230[7]_i_9_n_4 ));
  FDRE \macRegisters_0_V_1_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_0_V_fu_863_p2[0]),
        .Q(\macRegisters_0_V_1_fu_230_reg_n_4_[0] ),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_0_V_1_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_0_V_fu_863_p2[1]),
        .Q(\macRegisters_0_V_1_fu_230_reg_n_4_[1] ),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_0_V_1_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_0_V_fu_863_p2[2]),
        .Q(\macRegisters_0_V_1_fu_230_reg_n_4_[2] ),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_0_V_1_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_0_V_fu_863_p2[3]),
        .Q(\macRegisters_0_V_1_fu_230_reg_n_4_[3] ),
        .R(macRegisters_0_V_1_fu_230));
  CARRY4 \macRegisters_0_V_1_fu_230_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_0_V_1_fu_230_reg[3]_i_1_n_4 ,\macRegisters_0_V_1_fu_230_reg[3]_i_1_n_5 ,\macRegisters_0_V_1_fu_230_reg[3]_i_1_n_6 ,\macRegisters_0_V_1_fu_230_reg[3]_i_1_n_7 }),
        .CYINIT(\macRegisters_0_V_1_fu_230_reg_n_4_[0] ),
        .DI(tmp_8_reg_1608[3:0]),
        .O(macRegisters_0_V_fu_863_p2[3:0]),
        .S({\macRegisters_0_V_1_fu_230[3]_i_2_n_4 ,\macRegisters_0_V_1_fu_230[3]_i_3_n_4 ,\macRegisters_0_V_1_fu_230[3]_i_4_n_4 ,\macRegisters_0_V_1_fu_230[3]_i_5_n_4 }));
  FDRE \macRegisters_0_V_1_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_0_V_fu_863_p2[4]),
        .Q(\macRegisters_0_V_1_fu_230_reg_n_4_[4] ),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_0_V_1_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_0_V_fu_863_p2[5]),
        .Q(\macRegisters_0_V_1_fu_230_reg_n_4_[5] ),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_0_V_1_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_0_V_fu_863_p2[6]),
        .Q(\macRegisters_0_V_1_fu_230_reg_n_4_[6] ),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_0_V_1_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_0_V_fu_863_p2[7]),
        .Q(\macRegisters_0_V_1_fu_230_reg_n_4_[7] ),
        .R(macRegisters_0_V_1_fu_230));
  CARRY4 \macRegisters_0_V_1_fu_230_reg[7]_i_3 
       (.CI(\macRegisters_0_V_1_fu_230_reg[3]_i_1_n_4 ),
        .CO({\NLW_macRegisters_0_V_1_fu_230_reg[7]_i_3_CO_UNCONNECTED [3],\macRegisters_0_V_1_fu_230_reg[7]_i_3_n_5 ,\macRegisters_0_V_1_fu_230_reg[7]_i_3_n_6 ,\macRegisters_0_V_1_fu_230_reg[7]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\macRegisters_0_V_1_fu_230[7]_i_5_n_4 ,tmp_8_reg_1608[5:4]}),
        .O(macRegisters_0_V_fu_863_p2[7:4]),
        .S({\macRegisters_0_V_1_fu_230[7]_i_6_n_4 ,\macRegisters_0_V_1_fu_230[7]_i_7_n_4 ,\macRegisters_0_V_1_fu_230[7]_i_8_n_4 ,\macRegisters_0_V_1_fu_230[7]_i_9_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_234[3]_i_2 
       (.I0(tmp_15_reg_1623[3]),
        .I1(macRegisters_1_V_1_fu_234[3]),
        .O(\macRegisters_1_V_1_fu_234[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_234[3]_i_3 
       (.I0(tmp_15_reg_1623[2]),
        .I1(macRegisters_1_V_1_fu_234[2]),
        .O(\macRegisters_1_V_1_fu_234[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_234[3]_i_4 
       (.I0(tmp_15_reg_1623[1]),
        .I1(macRegisters_1_V_1_fu_234[1]),
        .O(\macRegisters_1_V_1_fu_234[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_1_V_1_fu_234[3]_i_5 
       (.I0(tmp_15_reg_1623[0]),
        .I1(tmp_40_1_reg_1633),
        .I2(tmp_38_reg_1628),
        .O(\macRegisters_1_V_1_fu_234[3]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_1_V_1_fu_234[7]_i_2 
       (.I0(macRegisters_1_V_1_fu_234[6]),
        .O(\macRegisters_1_V_1_fu_234[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_1_V_1_fu_234[7]_i_3 
       (.I0(macRegisters_1_V_1_fu_234[6]),
        .I1(macRegisters_1_V_1_fu_234[7]),
        .O(\macRegisters_1_V_1_fu_234[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_234[7]_i_4 
       (.I0(macRegisters_1_V_1_fu_234[6]),
        .I1(tmp_15_reg_1623[6]),
        .O(\macRegisters_1_V_1_fu_234[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_234[7]_i_5 
       (.I0(tmp_15_reg_1623[5]),
        .I1(macRegisters_1_V_1_fu_234[5]),
        .O(\macRegisters_1_V_1_fu_234[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_234[7]_i_6 
       (.I0(tmp_15_reg_1623[4]),
        .I1(macRegisters_1_V_1_fu_234[4]),
        .O(\macRegisters_1_V_1_fu_234[7]_i_6_n_4 ));
  FDRE \macRegisters_1_V_1_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_1_V_fu_886_p2[0]),
        .Q(macRegisters_1_V_1_fu_234[0]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_1_V_1_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_1_V_fu_886_p2[1]),
        .Q(macRegisters_1_V_1_fu_234[1]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_1_V_1_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_1_V_fu_886_p2[2]),
        .Q(macRegisters_1_V_1_fu_234[2]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_1_V_1_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_1_V_fu_886_p2[3]),
        .Q(macRegisters_1_V_1_fu_234[3]),
        .R(macRegisters_0_V_1_fu_230));
  CARRY4 \macRegisters_1_V_1_fu_234_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_1_V_1_fu_234_reg[3]_i_1_n_4 ,\macRegisters_1_V_1_fu_234_reg[3]_i_1_n_5 ,\macRegisters_1_V_1_fu_234_reg[3]_i_1_n_6 ,\macRegisters_1_V_1_fu_234_reg[3]_i_1_n_7 }),
        .CYINIT(macRegisters_1_V_1_fu_234[0]),
        .DI(tmp_15_reg_1623[3:0]),
        .O(macRegisters_1_V_fu_886_p2[3:0]),
        .S({\macRegisters_1_V_1_fu_234[3]_i_2_n_4 ,\macRegisters_1_V_1_fu_234[3]_i_3_n_4 ,\macRegisters_1_V_1_fu_234[3]_i_4_n_4 ,\macRegisters_1_V_1_fu_234[3]_i_5_n_4 }));
  FDRE \macRegisters_1_V_1_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_1_V_fu_886_p2[4]),
        .Q(macRegisters_1_V_1_fu_234[4]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_1_V_1_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_1_V_fu_886_p2[5]),
        .Q(macRegisters_1_V_1_fu_234[5]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_1_V_1_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_1_V_fu_886_p2[6]),
        .Q(macRegisters_1_V_1_fu_234[6]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_1_V_1_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_1_V_fu_886_p2[7]),
        .Q(macRegisters_1_V_1_fu_234[7]),
        .R(macRegisters_0_V_1_fu_230));
  CARRY4 \macRegisters_1_V_1_fu_234_reg[7]_i_1 
       (.CI(\macRegisters_1_V_1_fu_234_reg[3]_i_1_n_4 ),
        .CO({\NLW_macRegisters_1_V_1_fu_234_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_1_V_1_fu_234_reg[7]_i_1_n_5 ,\macRegisters_1_V_1_fu_234_reg[7]_i_1_n_6 ,\macRegisters_1_V_1_fu_234_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\macRegisters_1_V_1_fu_234[7]_i_2_n_4 ,tmp_15_reg_1623[5:4]}),
        .O(macRegisters_1_V_fu_886_p2[7:4]),
        .S({\macRegisters_1_V_1_fu_234[7]_i_3_n_4 ,\macRegisters_1_V_1_fu_234[7]_i_4_n_4 ,\macRegisters_1_V_1_fu_234[7]_i_5_n_4 ,\macRegisters_1_V_1_fu_234[7]_i_6_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_238[3]_i_2 
       (.I0(tmp_21_reg_1638[3]),
        .I1(macRegisters_2_V_1_fu_238[3]),
        .O(\macRegisters_2_V_1_fu_238[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_238[3]_i_3 
       (.I0(tmp_21_reg_1638[2]),
        .I1(macRegisters_2_V_1_fu_238[2]),
        .O(\macRegisters_2_V_1_fu_238[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_238[3]_i_4 
       (.I0(tmp_21_reg_1638[1]),
        .I1(macRegisters_2_V_1_fu_238[1]),
        .O(\macRegisters_2_V_1_fu_238[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_2_V_1_fu_238[3]_i_5 
       (.I0(tmp_21_reg_1638[0]),
        .I1(tmp_41_reg_1643),
        .I2(tmp_40_2_reg_1648),
        .O(\macRegisters_2_V_1_fu_238[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_238[7]_i_2 
       (.I0(tmp_21_reg_1638[7]),
        .I1(macRegisters_2_V_1_fu_238[7]),
        .O(\macRegisters_2_V_1_fu_238[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_238[7]_i_3 
       (.I0(tmp_21_reg_1638[6]),
        .I1(macRegisters_2_V_1_fu_238[6]),
        .O(\macRegisters_2_V_1_fu_238[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_238[7]_i_4 
       (.I0(tmp_21_reg_1638[5]),
        .I1(macRegisters_2_V_1_fu_238[5]),
        .O(\macRegisters_2_V_1_fu_238[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_238[7]_i_5 
       (.I0(tmp_21_reg_1638[4]),
        .I1(macRegisters_2_V_1_fu_238[4]),
        .O(\macRegisters_2_V_1_fu_238[7]_i_5_n_4 ));
  FDRE \macRegisters_2_V_1_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_2_V_fu_906_p2[0]),
        .Q(macRegisters_2_V_1_fu_238[0]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_2_V_1_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_2_V_fu_906_p2[1]),
        .Q(macRegisters_2_V_1_fu_238[1]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_2_V_1_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_2_V_fu_906_p2[2]),
        .Q(macRegisters_2_V_1_fu_238[2]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_2_V_1_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_2_V_fu_906_p2[3]),
        .Q(macRegisters_2_V_1_fu_238[3]),
        .R(macRegisters_0_V_1_fu_230));
  CARRY4 \macRegisters_2_V_1_fu_238_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_2_V_1_fu_238_reg[3]_i_1_n_4 ,\macRegisters_2_V_1_fu_238_reg[3]_i_1_n_5 ,\macRegisters_2_V_1_fu_238_reg[3]_i_1_n_6 ,\macRegisters_2_V_1_fu_238_reg[3]_i_1_n_7 }),
        .CYINIT(macRegisters_2_V_1_fu_238[0]),
        .DI(tmp_21_reg_1638[3:0]),
        .O(macRegisters_2_V_fu_906_p2[3:0]),
        .S({\macRegisters_2_V_1_fu_238[3]_i_2_n_4 ,\macRegisters_2_V_1_fu_238[3]_i_3_n_4 ,\macRegisters_2_V_1_fu_238[3]_i_4_n_4 ,\macRegisters_2_V_1_fu_238[3]_i_5_n_4 }));
  FDRE \macRegisters_2_V_1_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_2_V_fu_906_p2[4]),
        .Q(macRegisters_2_V_1_fu_238[4]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_2_V_1_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_2_V_fu_906_p2[5]),
        .Q(macRegisters_2_V_1_fu_238[5]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_2_V_1_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_2_V_fu_906_p2[6]),
        .Q(macRegisters_2_V_1_fu_238[6]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_2_V_1_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_2_V_fu_906_p2[7]),
        .Q(macRegisters_2_V_1_fu_238[7]),
        .R(macRegisters_0_V_1_fu_230));
  CARRY4 \macRegisters_2_V_1_fu_238_reg[7]_i_1 
       (.CI(\macRegisters_2_V_1_fu_238_reg[3]_i_1_n_4 ),
        .CO({\NLW_macRegisters_2_V_1_fu_238_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_2_V_1_fu_238_reg[7]_i_1_n_5 ,\macRegisters_2_V_1_fu_238_reg[7]_i_1_n_6 ,\macRegisters_2_V_1_fu_238_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_21_reg_1638[6:4]}),
        .O(macRegisters_2_V_fu_906_p2[7:4]),
        .S({\macRegisters_2_V_1_fu_238[7]_i_2_n_4 ,\macRegisters_2_V_1_fu_238[7]_i_3_n_4 ,\macRegisters_2_V_1_fu_238[7]_i_4_n_4 ,\macRegisters_2_V_1_fu_238[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_242[3]_i_2 
       (.I0(tmp_26_reg_1653[3]),
        .I1(macRegisters_3_V_1_fu_242[3]),
        .O(\macRegisters_3_V_1_fu_242[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_242[3]_i_3 
       (.I0(tmp_26_reg_1653[2]),
        .I1(macRegisters_3_V_1_fu_242[2]),
        .O(\macRegisters_3_V_1_fu_242[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_242[3]_i_4 
       (.I0(tmp_26_reg_1653[1]),
        .I1(macRegisters_3_V_1_fu_242[1]),
        .O(\macRegisters_3_V_1_fu_242[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_3_V_1_fu_242[3]_i_5 
       (.I0(tmp_26_reg_1653[0]),
        .I1(tmp_44_reg_1658),
        .I2(tmp_40_3_reg_1663),
        .O(\macRegisters_3_V_1_fu_242[3]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_3_V_1_fu_242[7]_i_2 
       (.I0(macRegisters_3_V_1_fu_242[6]),
        .O(\macRegisters_3_V_1_fu_242[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_3_V_1_fu_242[7]_i_3 
       (.I0(macRegisters_3_V_1_fu_242[6]),
        .I1(macRegisters_3_V_1_fu_242[7]),
        .O(\macRegisters_3_V_1_fu_242[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_242[7]_i_4 
       (.I0(macRegisters_3_V_1_fu_242[6]),
        .I1(tmp_26_reg_1653[6]),
        .O(\macRegisters_3_V_1_fu_242[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_242[7]_i_5 
       (.I0(tmp_26_reg_1653[5]),
        .I1(macRegisters_3_V_1_fu_242[5]),
        .O(\macRegisters_3_V_1_fu_242[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_242[7]_i_6 
       (.I0(tmp_26_reg_1653[4]),
        .I1(macRegisters_3_V_1_fu_242[4]),
        .O(\macRegisters_3_V_1_fu_242[7]_i_6_n_4 ));
  FDRE \macRegisters_3_V_1_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_3_V_fu_928_p2[0]),
        .Q(macRegisters_3_V_1_fu_242[0]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_3_V_1_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_3_V_fu_928_p2[1]),
        .Q(macRegisters_3_V_1_fu_242[1]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_3_V_1_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_3_V_fu_928_p2[2]),
        .Q(macRegisters_3_V_1_fu_242[2]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_3_V_1_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_3_V_fu_928_p2[3]),
        .Q(macRegisters_3_V_1_fu_242[3]),
        .R(macRegisters_0_V_1_fu_230));
  CARRY4 \macRegisters_3_V_1_fu_242_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_3_V_1_fu_242_reg[3]_i_1_n_4 ,\macRegisters_3_V_1_fu_242_reg[3]_i_1_n_5 ,\macRegisters_3_V_1_fu_242_reg[3]_i_1_n_6 ,\macRegisters_3_V_1_fu_242_reg[3]_i_1_n_7 }),
        .CYINIT(macRegisters_3_V_1_fu_242[0]),
        .DI(tmp_26_reg_1653[3:0]),
        .O(macRegisters_3_V_fu_928_p2[3:0]),
        .S({\macRegisters_3_V_1_fu_242[3]_i_2_n_4 ,\macRegisters_3_V_1_fu_242[3]_i_3_n_4 ,\macRegisters_3_V_1_fu_242[3]_i_4_n_4 ,\macRegisters_3_V_1_fu_242[3]_i_5_n_4 }));
  FDRE \macRegisters_3_V_1_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_3_V_fu_928_p2[4]),
        .Q(macRegisters_3_V_1_fu_242[4]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_3_V_1_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_3_V_fu_928_p2[5]),
        .Q(macRegisters_3_V_1_fu_242[5]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_3_V_1_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_3_V_fu_928_p2[6]),
        .Q(macRegisters_3_V_1_fu_242[6]),
        .R(macRegisters_0_V_1_fu_230));
  FDRE \macRegisters_3_V_1_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_1_fu_2300),
        .D(macRegisters_3_V_fu_928_p2[7]),
        .Q(macRegisters_3_V_1_fu_242[7]),
        .R(macRegisters_0_V_1_fu_230));
  CARRY4 \macRegisters_3_V_1_fu_242_reg[7]_i_1 
       (.CI(\macRegisters_3_V_1_fu_242_reg[3]_i_1_n_4 ),
        .CO({\NLW_macRegisters_3_V_1_fu_242_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_3_V_1_fu_242_reg[7]_i_1_n_5 ,\macRegisters_3_V_1_fu_242_reg[7]_i_1_n_6 ,\macRegisters_3_V_1_fu_242_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\macRegisters_3_V_1_fu_242[7]_i_2_n_4 ,tmp_26_reg_1653[5:4]}),
        .O(macRegisters_3_V_fu_928_p2[7:4]),
        .S({\macRegisters_3_V_1_fu_242[7]_i_3_n_4 ,\macRegisters_3_V_1_fu_242[7]_i_4_n_4 ,\macRegisters_3_V_1_fu_242[7]_i_5_n_4 ,\macRegisters_3_V_1_fu_242[7]_i_6_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hD200)) 
    \nm_reg_333[0]_i_1 
       (.I0(\nm_reg_333_reg_n_4_[0] ),
        .I1(exitcond_flatten_fu_399_p2),
        .I2(p_0_in6_out),
        .I3(sel),
        .O(\nm_reg_333[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h006000C0)) 
    \nm_reg_333[1]_i_1 
       (.I0(\nm_reg_333_reg_n_4_[0] ),
        .I1(\nm_reg_333_reg_n_4_[1] ),
        .I2(sel),
        .I3(exitcond_flatten_fu_399_p2),
        .I4(p_0_in6_out),
        .O(\nm_reg_333[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h000078000000F000)) 
    \nm_reg_333[2]_i_1 
       (.I0(\nm_reg_333_reg_n_4_[1] ),
        .I1(\nm_reg_333_reg_n_4_[0] ),
        .I2(\nm_reg_333_reg_n_4_[2] ),
        .I3(sel),
        .I4(exitcond_flatten_fu_399_p2),
        .I5(p_0_in6_out),
        .O(\nm_reg_333[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hA0A000C0)) 
    \nm_reg_333[3]_i_1 
       (.I0(\nm_reg_333[3]_i_2_n_4 ),
        .I1(\nm_reg_333_reg_n_4_[3] ),
        .I2(sel),
        .I3(exitcond_flatten_fu_399_p2),
        .I4(p_0_in6_out),
        .O(\nm_reg_333[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h070F0800)) 
    \nm_reg_333[3]_i_2 
       (.I0(\nm_reg_333_reg_n_4_[1] ),
        .I1(\nm_reg_333_reg_n_4_[0] ),
        .I2(exitcond_flatten_fu_399_p2),
        .I3(\nm_reg_333_reg_n_4_[2] ),
        .I4(\nm_reg_333_reg_n_4_[3] ),
        .O(\nm_reg_333[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hA0A000C0)) 
    \nm_reg_333[4]_i_1 
       (.I0(\nm_reg_333[4]_i_2_n_4 ),
        .I1(\nm_reg_333_reg_n_4_[4] ),
        .I2(sel),
        .I3(exitcond_flatten_fu_399_p2),
        .I4(p_0_in6_out),
        .O(\nm_reg_333[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \nm_reg_333[4]_i_2 
       (.I0(\nm_reg_333_reg_n_4_[4] ),
        .I1(\nm_reg_333_reg_n_4_[1] ),
        .I2(\nm_reg_333_reg_n_4_[0] ),
        .I3(exitcond_flatten_fu_399_p2),
        .I4(\nm_reg_333_reg_n_4_[2] ),
        .I5(\nm_reg_333_reg_n_4_[3] ),
        .O(\nm_reg_333[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \nm_reg_333[5]_i_1 
       (.I0(sel),
        .I1(start_for_Relu1D_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(Q[0]),
        .O(\nm_reg_333[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h000078000000F000)) 
    \nm_reg_333[5]_i_2 
       (.I0(\nm_reg_333[5]_i_3_n_4 ),
        .I1(\nm_reg_333_reg_n_4_[4] ),
        .I2(\nm_reg_333_reg_n_4_[5] ),
        .I3(sel),
        .I4(exitcond_flatten_fu_399_p2),
        .I5(p_0_in6_out),
        .O(\nm_reg_333[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \nm_reg_333[5]_i_3 
       (.I0(\nm_reg_333_reg_n_4_[3] ),
        .I1(\nm_reg_333_reg_n_4_[2] ),
        .I2(exitcond_flatten_fu_399_p2),
        .I3(\nm_reg_333_reg_n_4_[0] ),
        .I4(\nm_reg_333_reg_n_4_[1] ),
        .O(\nm_reg_333[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_333[5]_i_4 
       (.I0(\nm_reg_333[5]_i_6_n_4 ),
        .I1(indvar_flatten_reg_322_reg[1]),
        .I2(indvar_flatten_reg_322_reg[0]),
        .I3(indvar_flatten_reg_322_reg[3]),
        .I4(indvar_flatten_reg_322_reg[2]),
        .I5(\sf_reg_344[8]_i_7_n_4 ),
        .O(exitcond_flatten_fu_399_p2));
  LUT6 #(
    .INIT(64'h0000010001000100)) 
    \nm_reg_333[5]_i_5 
       (.I0(sf_reg_344[2]),
        .I1(sf_reg_344[1]),
        .I2(sf_reg_344[0]),
        .I3(\sf_reg_344[8]_i_6_n_4 ),
        .I4(\sf_reg_344[8]_i_7_n_4 ),
        .I5(\sf_reg_344[8]_i_8_n_4 ),
        .O(p_0_in6_out));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_333[5]_i_6 
       (.I0(indvar_flatten_reg_322_reg[7]),
        .I1(indvar_flatten_reg_322_reg[6]),
        .I2(indvar_flatten_reg_322_reg[5]),
        .I3(indvar_flatten_reg_322_reg[4]),
        .O(\nm_reg_333[5]_i_6_n_4 ));
  FDRE \nm_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(\nm_reg_333[5]_i_1_n_4 ),
        .D(\nm_reg_333[0]_i_1_n_4 ),
        .Q(\nm_reg_333_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \nm_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(\nm_reg_333[5]_i_1_n_4 ),
        .D(\nm_reg_333[1]_i_1_n_4 ),
        .Q(\nm_reg_333_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \nm_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(\nm_reg_333[5]_i_1_n_4 ),
        .D(\nm_reg_333[2]_i_1_n_4 ),
        .Q(\nm_reg_333_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \nm_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(\nm_reg_333[5]_i_1_n_4 ),
        .D(\nm_reg_333[3]_i_1_n_4 ),
        .Q(\nm_reg_333_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \nm_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(\nm_reg_333[5]_i_1_n_4 ),
        .D(\nm_reg_333[4]_i_1_n_4 ),
        .Q(\nm_reg_333_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \nm_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(\nm_reg_333[5]_i_1_n_4 ),
        .D(\nm_reg_333[5]_i_2_n_4 ),
        .Q(\nm_reg_333_reg_n_4_[5] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9C)) 
    \nm_t_mid2_reg_1556[0]_i_1 
       (.I0(exitcond_flatten_fu_399_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_333_reg_n_4_[0] ),
        .O(\nm_t_mid2_reg_1556[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \nm_t_mid2_reg_1556[1]_i_1 
       (.I0(exitcond_flatten_fu_399_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_333_reg_n_4_[0] ),
        .I3(\nm_reg_333_reg_n_4_[1] ),
        .O(\nm_t_mid2_reg_1556[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_t_mid2_reg_1556[2]_i_1 
       (.I0(exitcond_flatten_fu_399_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_333_reg_n_4_[1] ),
        .I3(\nm_reg_333_reg_n_4_[0] ),
        .I4(\nm_reg_333_reg_n_4_[2] ),
        .O(\nm_t_mid2_reg_1556[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \nm_t_mid2_reg_1556[3]_i_1 
       (.I0(exitcond_flatten_fu_399_p2),
        .I1(p_0_in6_out),
        .I2(nm_t_mid2_fu_487_p3),
        .O(\nm_t_mid2_reg_1556[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h070FFFFF08000000)) 
    \nm_t_mid2_reg_1556[3]_i_2 
       (.I0(\nm_reg_333_reg_n_4_[1] ),
        .I1(\nm_reg_333_reg_n_4_[0] ),
        .I2(exitcond_flatten_fu_399_p2),
        .I3(\nm_reg_333_reg_n_4_[2] ),
        .I4(p_0_in6_out),
        .I5(\nm_reg_333_reg_n_4_[3] ),
        .O(nm_t_mid2_fu_487_p3));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hD1C0)) 
    \nm_t_mid2_reg_1556[4]_i_1 
       (.I0(exitcond_flatten_fu_399_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_333[4]_i_2_n_4 ),
        .I3(\nm_reg_333_reg_n_4_[4] ),
        .O(\nm_t_mid2_reg_1556[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_t_mid2_reg_1556[5]_i_1 
       (.I0(exitcond_flatten_fu_399_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_333[5]_i_3_n_4 ),
        .I3(\nm_reg_333_reg_n_4_[4] ),
        .I4(\nm_reg_333_reg_n_4_[5] ),
        .O(\nm_t_mid2_reg_1556[5]_i_1_n_4 ));
  FDRE \nm_t_mid2_reg_1556_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(\nm_t_mid2_reg_1556_reg_n_4_[0] ),
        .Q(nm_t_mid2_reg_1556_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(\nm_t_mid2_reg_1556_reg_n_4_[1] ),
        .Q(nm_t_mid2_reg_1556_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(\nm_t_mid2_reg_1556_reg_n_4_[2] ),
        .Q(nm_t_mid2_reg_1556_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(\nm_t_mid2_reg_1556_reg_n_4_[3] ),
        .Q(nm_t_mid2_reg_1556_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(\nm_t_mid2_reg_1556_reg_n_4_[4] ),
        .Q(nm_t_mid2_reg_1556_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(\nm_t_mid2_reg_1556_reg_n_4_[5] ),
        .Q(nm_t_mid2_reg_1556_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1556_pp0_iter1_reg[0]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1556_pp0_iter1_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1556_pp0_iter1_reg[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1556_pp0_iter1_reg[3]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1556_pp0_iter1_reg[4]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1556_pp0_iter1_reg[5]),
        .Q(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_reg[0] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15560),
        .D(\nm_t_mid2_reg_1556[0]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1556_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_reg[1] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15560),
        .D(\nm_t_mid2_reg_1556[1]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1556_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_reg[2] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15560),
        .D(\nm_t_mid2_reg_1556[2]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1556_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_reg[3] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15560),
        .D(\nm_t_mid2_reg_1556[3]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1556_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_reg[4] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15560),
        .D(\nm_t_mid2_reg_1556[4]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1556_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1556_reg[5] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_15560),
        .D(\nm_t_mid2_reg_1556[5]_i_1_n_4 ),
        .Q(\nm_t_mid2_reg_1556_reg_n_4_[5] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_1_reg_1673[3]_i_2 
       (.I0(macRegisters_1_V_fu_886_p2[3]),
        .I1(tmp_33_fu_1093_p66[3]),
        .O(\p_Val2_2_1_reg_1673[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_1_reg_1673[3]_i_3 
       (.I0(macRegisters_1_V_fu_886_p2[2]),
        .I1(tmp_33_fu_1093_p66[2]),
        .O(\p_Val2_2_1_reg_1673[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_1_reg_1673[3]_i_4 
       (.I0(macRegisters_1_V_fu_886_p2[1]),
        .I1(tmp_33_fu_1093_p66[1]),
        .O(\p_Val2_2_1_reg_1673[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_1_reg_1673[3]_i_5 
       (.I0(macRegisters_1_V_fu_886_p2[0]),
        .I1(tmp_33_fu_1093_p66[0]),
        .O(\p_Val2_2_1_reg_1673[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h7B08A7A54D315CBC)) 
    \p_Val2_2_1_reg_1673[3]_i_6 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_1_in),
        .I5(p_0_in0),
        .O(tmp_33_fu_1093_p66[3]));
  LUT6 #(
    .INIT(64'h6BC1D8F822BBC93E)) 
    \p_Val2_2_1_reg_1673[3]_i_7 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_0_in0),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(tmp_33_fu_1093_p66[2]));
  LUT6 #(
    .INIT(64'hB6BAC19EDDDBA21D)) 
    \p_Val2_2_1_reg_1673[3]_i_8 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_0_in0),
        .I4(p_2_in),
        .I5(p_1_in),
        .O(tmp_33_fu_1093_p66[1]));
  LUT6 #(
    .INIT(64'h401DD2621FDDEF85)) 
    \p_Val2_2_1_reg_1673[3]_i_9 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_1_in),
        .I2(p_4_in),
        .I3(p_0_in0),
        .I4(p_2_in),
        .I5(p_3_in),
        .O(tmp_33_fu_1093_p66[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_1_reg_1673[7]_i_2 
       (.I0(macRegisters_1_V_fu_886_p2[7]),
        .I1(tmp_33_fu_1093_p66[7]),
        .O(\p_Val2_2_1_reg_1673[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_1_reg_1673[7]_i_3 
       (.I0(macRegisters_1_V_fu_886_p2[6]),
        .I1(tmp_33_fu_1093_p66[7]),
        .O(\p_Val2_2_1_reg_1673[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_1_reg_1673[7]_i_4 
       (.I0(macRegisters_1_V_fu_886_p2[5]),
        .I1(tmp_33_fu_1093_p66[5]),
        .O(\p_Val2_2_1_reg_1673[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_1_reg_1673[7]_i_5 
       (.I0(macRegisters_1_V_fu_886_p2[4]),
        .I1(tmp_33_fu_1093_p66[4]),
        .O(\p_Val2_2_1_reg_1673[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6AA94C3D0115FCBA)) 
    \p_Val2_2_1_reg_1673[7]_i_6 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_0_in0),
        .I5(p_1_in),
        .O(tmp_33_fu_1093_p66[7]));
  LUT6 #(
    .INIT(64'h624CA93D01FC14AA)) 
    \p_Val2_2_1_reg_1673[7]_i_7 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_0_in0),
        .I4(p_2_in),
        .I5(p_1_in),
        .O(tmp_33_fu_1093_p66[5]));
  LUT6 #(
    .INIT(64'h6A01A9110CFC36A8)) 
    \p_Val2_2_1_reg_1673[7]_i_8 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(p_0_in0),
        .O(tmp_33_fu_1093_p66[4]));
  FDRE \p_Val2_2_1_reg_1673_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_1_fu_1226_p2[0]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_2_1_reg_1673_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_1_fu_1226_p2[1]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \p_Val2_2_1_reg_1673_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_1_fu_1226_p2[2]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_2_1_reg_1673_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_1_fu_1226_p2[3]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [11]),
        .R(1'b0));
  CARRY4 \p_Val2_2_1_reg_1673_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_2_1_reg_1673_reg[3]_i_1_n_4 ,\p_Val2_2_1_reg_1673_reg[3]_i_1_n_5 ,\p_Val2_2_1_reg_1673_reg[3]_i_1_n_6 ,\p_Val2_2_1_reg_1673_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(macRegisters_1_V_fu_886_p2[3:0]),
        .O(p_Val2_2_1_fu_1226_p2[3:0]),
        .S({\p_Val2_2_1_reg_1673[3]_i_2_n_4 ,\p_Val2_2_1_reg_1673[3]_i_3_n_4 ,\p_Val2_2_1_reg_1673[3]_i_4_n_4 ,\p_Val2_2_1_reg_1673[3]_i_5_n_4 }));
  FDRE \p_Val2_2_1_reg_1673_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_1_fu_1226_p2[4]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_2_1_reg_1673_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_1_fu_1226_p2[5]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_2_1_reg_1673_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_1_fu_1226_p2[6]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_2_1_reg_1673_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_1_fu_1226_p2[7]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [15]),
        .R(1'b0));
  CARRY4 \p_Val2_2_1_reg_1673_reg[7]_i_1 
       (.CI(\p_Val2_2_1_reg_1673_reg[3]_i_1_n_4 ),
        .CO({\NLW_p_Val2_2_1_reg_1673_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_2_1_reg_1673_reg[7]_i_1_n_5 ,\p_Val2_2_1_reg_1673_reg[7]_i_1_n_6 ,\p_Val2_2_1_reg_1673_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_1_V_fu_886_p2[6:4]}),
        .O(p_Val2_2_1_fu_1226_p2[7:4]),
        .S({\p_Val2_2_1_reg_1673[7]_i_2_n_4 ,\p_Val2_2_1_reg_1673[7]_i_3_n_4 ,\p_Val2_2_1_reg_1673[7]_i_4_n_4 ,\p_Val2_2_1_reg_1673[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_2_reg_1678[3]_i_2 
       (.I0(macRegisters_2_V_fu_906_p2[3]),
        .I1(tmp_34_fu_1232_p66[3]),
        .O(\p_Val2_2_2_reg_1678[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_2_reg_1678[3]_i_3 
       (.I0(macRegisters_2_V_fu_906_p2[2]),
        .I1(tmp_34_fu_1232_p66[2]),
        .O(\p_Val2_2_2_reg_1678[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_2_reg_1678[3]_i_4 
       (.I0(macRegisters_2_V_fu_906_p2[1]),
        .I1(tmp_34_fu_1232_p66[1]),
        .O(\p_Val2_2_2_reg_1678[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_2_reg_1678[3]_i_5 
       (.I0(macRegisters_2_V_fu_906_p2[0]),
        .I1(tmp_34_fu_1232_p66[0]),
        .O(\p_Val2_2_2_reg_1678[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hC65B3505604CF8A6)) 
    \p_Val2_2_2_reg_1678[3]_i_6 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(p_0_in0),
        .O(tmp_34_fu_1232_p66[3]));
  LUT6 #(
    .INIT(64'hC492A2167E742EB6)) 
    \p_Val2_2_2_reg_1678[3]_i_7 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_1_in),
        .I4(p_0_in0),
        .I5(p_2_in),
        .O(tmp_34_fu_1232_p66[2]));
  LUT6 #(
    .INIT(64'hE472BC7CF3D766E5)) 
    \p_Val2_2_2_reg_1678[3]_i_8 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_1_in),
        .I4(p_0_in0),
        .I5(p_2_in),
        .O(tmp_34_fu_1232_p66[1]));
  LUT6 #(
    .INIT(64'hE98B4878EE995061)) 
    \p_Val2_2_2_reg_1678[3]_i_9 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_1_in),
        .I5(p_0_in0),
        .O(tmp_34_fu_1232_p66[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_2_reg_1678[7]_i_2 
       (.I0(macRegisters_2_V_fu_906_p2[7]),
        .I1(tmp_34_fu_1232_p66[7]),
        .O(\p_Val2_2_2_reg_1678[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_2_reg_1678[7]_i_3 
       (.I0(macRegisters_2_V_fu_906_p2[6]),
        .I1(tmp_34_fu_1232_p66[7]),
        .O(\p_Val2_2_2_reg_1678[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_2_reg_1678[7]_i_4 
       (.I0(macRegisters_2_V_fu_906_p2[5]),
        .I1(tmp_34_fu_1232_p66[5]),
        .O(\p_Val2_2_2_reg_1678[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_2_reg_1678[7]_i_5 
       (.I0(macRegisters_2_V_fu_906_p2[4]),
        .I1(tmp_34_fu_1232_p66[4]),
        .O(\p_Val2_2_2_reg_1678[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hC77D00FC990C0C0E)) 
    \p_Val2_2_2_reg_1678[7]_i_6 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_0_in0),
        .I5(p_1_in),
        .O(tmp_34_fu_1232_p66[7]));
  LUT6 #(
    .INIT(64'hC77D00FC990C040E)) 
    \p_Val2_2_2_reg_1678[7]_i_7 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_0_in0),
        .I5(p_1_in),
        .O(tmp_34_fu_1232_p66[5]));
  LUT6 #(
    .INIT(64'hD60088047DFD0C0F)) 
    \p_Val2_2_2_reg_1678[7]_i_8 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_0_in0),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(tmp_34_fu_1232_p66[4]));
  FDRE \p_Val2_2_2_reg_1678_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_2_fu_1365_p2[0]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_2_2_reg_1678_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_2_fu_1365_p2[1]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_2_2_reg_1678_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_2_fu_1365_p2[2]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_2_2_reg_1678_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_2_fu_1365_p2[3]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [19]),
        .R(1'b0));
  CARRY4 \p_Val2_2_2_reg_1678_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_2_2_reg_1678_reg[3]_i_1_n_4 ,\p_Val2_2_2_reg_1678_reg[3]_i_1_n_5 ,\p_Val2_2_2_reg_1678_reg[3]_i_1_n_6 ,\p_Val2_2_2_reg_1678_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(macRegisters_2_V_fu_906_p2[3:0]),
        .O(p_Val2_2_2_fu_1365_p2[3:0]),
        .S({\p_Val2_2_2_reg_1678[3]_i_2_n_4 ,\p_Val2_2_2_reg_1678[3]_i_3_n_4 ,\p_Val2_2_2_reg_1678[3]_i_4_n_4 ,\p_Val2_2_2_reg_1678[3]_i_5_n_4 }));
  FDRE \p_Val2_2_2_reg_1678_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_2_fu_1365_p2[4]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_2_2_reg_1678_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_2_fu_1365_p2[5]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_2_2_reg_1678_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_2_fu_1365_p2[6]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_2_2_reg_1678_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_2_fu_1365_p2[7]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [23]),
        .R(1'b0));
  CARRY4 \p_Val2_2_2_reg_1678_reg[7]_i_1 
       (.CI(\p_Val2_2_2_reg_1678_reg[3]_i_1_n_4 ),
        .CO({\NLW_p_Val2_2_2_reg_1678_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_2_2_reg_1678_reg[7]_i_1_n_5 ,\p_Val2_2_2_reg_1678_reg[7]_i_1_n_6 ,\p_Val2_2_2_reg_1678_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_2_V_fu_906_p2[6:4]}),
        .O(p_Val2_2_2_fu_1365_p2[7:4]),
        .S({\p_Val2_2_2_reg_1678[7]_i_2_n_4 ,\p_Val2_2_2_reg_1678[7]_i_3_n_4 ,\p_Val2_2_2_reg_1678[7]_i_4_n_4 ,\p_Val2_2_2_reg_1678[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_3_reg_1683[3]_i_2 
       (.I0(macRegisters_3_V_fu_928_p2[3]),
        .I1(tmp_35_fu_1371_p66[3]),
        .O(\p_Val2_2_3_reg_1683[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_3_reg_1683[3]_i_3 
       (.I0(macRegisters_3_V_fu_928_p2[2]),
        .I1(tmp_35_fu_1371_p66[2]),
        .O(\p_Val2_2_3_reg_1683[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_3_reg_1683[3]_i_4 
       (.I0(macRegisters_3_V_fu_928_p2[1]),
        .I1(tmp_35_fu_1371_p66[1]),
        .O(\p_Val2_2_3_reg_1683[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_3_reg_1683[3]_i_5 
       (.I0(macRegisters_3_V_fu_928_p2[0]),
        .I1(tmp_35_fu_1371_p66[0]),
        .O(\p_Val2_2_3_reg_1683[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAC28508E2C46048C)) 
    \p_Val2_2_3_reg_1683[3]_i_6 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_1_in),
        .I4(p_0_in0),
        .I5(p_2_in),
        .O(tmp_35_fu_1371_p66[3]));
  LUT6 #(
    .INIT(64'h00D05944559A92A4)) 
    \p_Val2_2_3_reg_1683[3]_i_7 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_0_in0),
        .I5(p_1_in),
        .O(tmp_35_fu_1371_p66[2]));
  LUT6 #(
    .INIT(64'h7D85A096286284A2)) 
    \p_Val2_2_3_reg_1683[3]_i_8 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_0_in0),
        .I5(p_1_in),
        .O(tmp_35_fu_1371_p66[1]));
  LUT6 #(
    .INIT(64'hA9C8C0D5A019C953)) 
    \p_Val2_2_3_reg_1683[3]_i_9 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_0_in0),
        .I3(p_3_in),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(tmp_35_fu_1371_p66[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_3_reg_1683[7]_i_2 
       (.I0(macRegisters_3_V_fu_928_p2[7]),
        .I1(tmp_35_fu_1371_p66[7]),
        .O(\p_Val2_2_3_reg_1683[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_3_reg_1683[7]_i_3 
       (.I0(macRegisters_3_V_fu_928_p2[6]),
        .I1(tmp_35_fu_1371_p66[7]),
        .O(\p_Val2_2_3_reg_1683[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_3_reg_1683[7]_i_4 
       (.I0(macRegisters_3_V_fu_928_p2[5]),
        .I1(tmp_35_fu_1371_p66[7]),
        .O(\p_Val2_2_3_reg_1683[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_3_reg_1683[7]_i_5 
       (.I0(macRegisters_3_V_fu_928_p2[4]),
        .I1(tmp_35_fu_1371_p66[4]),
        .O(\p_Val2_2_3_reg_1683[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hAC88224A469B8595)) 
    \p_Val2_2_3_reg_1683[7]_i_6 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(p_0_in0),
        .O(tmp_35_fu_1371_p66[7]));
  LUT6 #(
    .INIT(64'hA8882B424619A195)) 
    \p_Val2_2_3_reg_1683[7]_i_7 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(p_0_in0),
        .O(tmp_35_fu_1371_p66[4]));
  FDRE \p_Val2_2_3_reg_1683_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_3_fu_1504_p2[0]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [24]),
        .R(1'b0));
  FDRE \p_Val2_2_3_reg_1683_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_3_fu_1504_p2[1]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [25]),
        .R(1'b0));
  FDRE \p_Val2_2_3_reg_1683_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_3_fu_1504_p2[2]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [26]),
        .R(1'b0));
  FDRE \p_Val2_2_3_reg_1683_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_3_fu_1504_p2[3]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [27]),
        .R(1'b0));
  CARRY4 \p_Val2_2_3_reg_1683_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_2_3_reg_1683_reg[3]_i_1_n_4 ,\p_Val2_2_3_reg_1683_reg[3]_i_1_n_5 ,\p_Val2_2_3_reg_1683_reg[3]_i_1_n_6 ,\p_Val2_2_3_reg_1683_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(macRegisters_3_V_fu_928_p2[3:0]),
        .O(p_Val2_2_3_fu_1504_p2[3:0]),
        .S({\p_Val2_2_3_reg_1683[3]_i_2_n_4 ,\p_Val2_2_3_reg_1683[3]_i_3_n_4 ,\p_Val2_2_3_reg_1683[3]_i_4_n_4 ,\p_Val2_2_3_reg_1683[3]_i_5_n_4 }));
  FDRE \p_Val2_2_3_reg_1683_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_3_fu_1504_p2[4]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [28]),
        .R(1'b0));
  FDRE \p_Val2_2_3_reg_1683_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_3_fu_1504_p2[5]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [29]),
        .R(1'b0));
  FDRE \p_Val2_2_3_reg_1683_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_3_fu_1504_p2[6]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [30]),
        .R(1'b0));
  FDRE \p_Val2_2_3_reg_1683_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_3_fu_1504_p2[7]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [31]),
        .R(1'b0));
  CARRY4 \p_Val2_2_3_reg_1683_reg[7]_i_1 
       (.CI(\p_Val2_2_3_reg_1683_reg[3]_i_1_n_4 ),
        .CO({\NLW_p_Val2_2_3_reg_1683_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_2_3_reg_1683_reg[7]_i_1_n_5 ,\p_Val2_2_3_reg_1683_reg[7]_i_1_n_6 ,\p_Val2_2_3_reg_1683_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_3_V_fu_928_p2[6:4]}),
        .O(p_Val2_2_3_fu_1504_p2[7:4]),
        .S({\p_Val2_2_3_reg_1683[7]_i_2_n_4 ,\p_Val2_2_3_reg_1683[7]_i_3_n_4 ,\p_Val2_2_3_reg_1683[7]_i_4_n_4 ,\p_Val2_2_3_reg_1683[7]_i_5_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_reg_1668[3]_i_2 
       (.I0(macRegisters_0_V_fu_863_p2[3]),
        .I1(tmp_32_fu_954_p66[3]),
        .O(\p_Val2_2_reg_1668[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_reg_1668[3]_i_3 
       (.I0(macRegisters_0_V_fu_863_p2[2]),
        .I1(tmp_32_fu_954_p66[2]),
        .O(\p_Val2_2_reg_1668[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_reg_1668[3]_i_4 
       (.I0(macRegisters_0_V_fu_863_p2[1]),
        .I1(tmp_32_fu_954_p66[1]),
        .O(\p_Val2_2_reg_1668[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_reg_1668[3]_i_5 
       (.I0(macRegisters_0_V_fu_863_p2[0]),
        .I1(tmp_32_fu_954_p66[0]),
        .O(\p_Val2_2_reg_1668[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9E833C19B6E145C0)) 
    \p_Val2_2_reg_1668[3]_i_6 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_0_in0),
        .I5(p_1_in),
        .O(tmp_32_fu_954_p66[3]));
  LUT6 #(
    .INIT(64'h73167B1AC1876ACC)) 
    \p_Val2_2_reg_1668[3]_i_7 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_0_in0),
        .I5(p_1_in),
        .O(tmp_32_fu_954_p66[2]));
  LUT6 #(
    .INIT(64'hEBB0CA98200A5F38)) 
    \p_Val2_2_reg_1668[3]_i_8 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(p_0_in0),
        .I5(p_1_in),
        .O(tmp_32_fu_954_p66[1]));
  LUT6 #(
    .INIT(64'hB984430E8C7B9962)) 
    \p_Val2_2_reg_1668[3]_i_9 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_0_in0),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(p_1_in),
        .O(tmp_32_fu_954_p66[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_reg_1668[7]_i_1 
       (.I0(tmp_6_reg_1574_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_2_1_reg_16730));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_reg_1668[7]_i_3 
       (.I0(macRegisters_0_V_fu_863_p2[7]),
        .I1(tmp_32_fu_954_p66[7]),
        .O(\p_Val2_2_reg_1668[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_reg_1668[7]_i_4 
       (.I0(macRegisters_0_V_fu_863_p2[6]),
        .I1(tmp_32_fu_954_p66[7]),
        .O(\p_Val2_2_reg_1668[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_reg_1668[7]_i_5 
       (.I0(macRegisters_0_V_fu_863_p2[5]),
        .I1(tmp_32_fu_954_p66[7]),
        .O(\p_Val2_2_reg_1668[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_2_reg_1668[7]_i_6 
       (.I0(macRegisters_0_V_fu_863_p2[4]),
        .I1(tmp_32_fu_954_p66[4]),
        .O(\p_Val2_2_reg_1668[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h9FAE8E71A5911CA4)) 
    \p_Val2_2_reg_1668[7]_i_7 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_1_in),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(p_0_in0),
        .O(tmp_32_fu_954_p66[7]));
  LUT6 #(
    .INIT(64'h9784EEF9A59114A4)) 
    \p_Val2_2_reg_1668[7]_i_8 
       (.I0(\nm_t_mid2_reg_1556_pp0_iter2_reg_reg_n_4_[5] ),
        .I1(p_4_in),
        .I2(p_1_in),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(p_0_in0),
        .O(tmp_32_fu_954_p66[4]));
  FDRE \p_Val2_2_reg_1668_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_fu_1087_p2[0]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_1668_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_fu_1087_p2[1]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_1668_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_fu_1087_p2[2]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_1668_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_fu_1087_p2[3]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_1668_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_2_reg_1668_reg[3]_i_1_n_4 ,\p_Val2_2_reg_1668_reg[3]_i_1_n_5 ,\p_Val2_2_reg_1668_reg[3]_i_1_n_6 ,\p_Val2_2_reg_1668_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(macRegisters_0_V_fu_863_p2[3:0]),
        .O(p_Val2_2_fu_1087_p2[3:0]),
        .S({\p_Val2_2_reg_1668[3]_i_2_n_4 ,\p_Val2_2_reg_1668[3]_i_3_n_4 ,\p_Val2_2_reg_1668[3]_i_4_n_4 ,\p_Val2_2_reg_1668[3]_i_5_n_4 }));
  FDRE \p_Val2_2_reg_1668_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_fu_1087_p2[4]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_1668_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_fu_1087_p2[5]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_1668_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_fu_1087_p2[6]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_1668_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_2_1_reg_16730),
        .D(p_Val2_2_fu_1087_p2[7]),
        .Q(\p_Val2_2_3_reg_1683_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \p_Val2_2_reg_1668_reg[7]_i_2 
       (.CI(\p_Val2_2_reg_1668_reg[3]_i_1_n_4 ),
        .CO({\NLW_p_Val2_2_reg_1668_reg[7]_i_2_CO_UNCONNECTED [3],\p_Val2_2_reg_1668_reg[7]_i_2_n_5 ,\p_Val2_2_reg_1668_reg[7]_i_2_n_6 ,\p_Val2_2_reg_1668_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_0_V_fu_863_p2[6:4]}),
        .O(p_Val2_2_fu_1087_p2[7:4]),
        .S({\p_Val2_2_reg_1668[7]_i_3_n_4 ,\p_Val2_2_reg_1668[7]_i_4_n_4 ,\p_Val2_2_reg_1668[7]_i_5_n_4 ,\p_Val2_2_reg_1668[7]_i_6_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sf_reg_344[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_344[0]),
        .O(sf_1_fu_519_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sf_reg_344[1]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_344[1]),
        .I2(sf_reg_344[0]),
        .O(sf_1_fu_519_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \sf_reg_344[2]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_344[0]),
        .I2(sf_reg_344[1]),
        .I3(sf_reg_344[2]),
        .O(sf_1_fu_519_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \sf_reg_344[3]_i_1 
       (.I0(sf_reg_344[3]),
        .I1(p_0_in1_out),
        .I2(sf_reg_344[2]),
        .I3(sf_reg_344[0]),
        .I4(sf_reg_344[1]),
        .O(sf_1_fu_519_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \sf_reg_344[4]_i_1 
       (.I0(sf_reg_344[1]),
        .I1(sf_reg_344[0]),
        .I2(sf_reg_344[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_344[3]),
        .I5(sf_reg_344[4]),
        .O(sf_1_fu_519_p2[4]));
  LUT6 #(
    .INIT(64'h009A00AA00AA00AA)) 
    \sf_reg_344[5]_i_1 
       (.I0(sf_reg_344[5]),
        .I1(\sf_reg_344[5]_i_2_n_4 ),
        .I2(sf_reg_344[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_344[4]),
        .I5(sf_reg_344[3]),
        .O(sf_1_fu_519_p2[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \sf_reg_344[5]_i_2 
       (.I0(sf_reg_344[1]),
        .I1(sf_reg_344[0]),
        .O(\sf_reg_344[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \sf_reg_344[6]_i_1 
       (.I0(\sf_reg_344[8]_i_4_n_4 ),
        .I1(sf_reg_344[5]),
        .I2(p_0_in1_out),
        .I3(sf_reg_344[6]),
        .O(sf_1_fu_519_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \sf_reg_344[7]_i_1 
       (.I0(sf_reg_344[7]),
        .I1(\sf_reg_344[8]_i_4_n_4 ),
        .I2(sf_reg_344[6]),
        .I3(sf_reg_344[5]),
        .I4(p_0_in1_out),
        .O(sf_1_fu_519_p2[7]));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \sf_reg_344[8]_i_1 
       (.I0(start_for_Relu1D_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .I3(Q[0]),
        .I4(sel),
        .O(clear));
  LUT2 #(
    .INIT(4'h8)) 
    \sf_reg_344[8]_i_2 
       (.I0(nm_t_mid2_reg_15560),
        .I1(ap_enable_reg_pp0_iter0),
        .O(sel));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \sf_reg_344[8]_i_3 
       (.I0(sf_reg_344[5]),
        .I1(sf_reg_344[6]),
        .I2(\sf_reg_344[8]_i_4_n_4 ),
        .I3(sf_reg_344[7]),
        .I4(p_0_in1_out),
        .I5(sf_reg_344[8]),
        .O(sf_1_fu_519_p2[8]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \sf_reg_344[8]_i_4 
       (.I0(sf_reg_344[3]),
        .I1(sf_reg_344[4]),
        .I2(p_0_in1_out),
        .I3(sf_reg_344[2]),
        .I4(sf_reg_344[0]),
        .I5(sf_reg_344[1]),
        .O(\sf_reg_344[8]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \sf_reg_344[8]_i_5 
       (.I0(\sf_reg_344[8]_i_6_n_4 ),
        .I1(sf_reg_344[0]),
        .I2(sf_reg_344[1]),
        .I3(sf_reg_344[2]),
        .I4(\sf_reg_344[8]_i_7_n_4 ),
        .I5(\sf_reg_344[8]_i_8_n_4 ),
        .O(p_0_in1_out));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \sf_reg_344[8]_i_6 
       (.I0(sf_reg_344[3]),
        .I1(sf_reg_344[4]),
        .I2(sf_reg_344[5]),
        .I3(sf_reg_344[6]),
        .I4(sf_reg_344[7]),
        .I5(sf_reg_344[8]),
        .O(\sf_reg_344[8]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \sf_reg_344[8]_i_7 
       (.I0(indvar_flatten_reg_322_reg[12]),
        .I1(indvar_flatten_reg_322_reg[13]),
        .I2(indvar_flatten_reg_322_reg[14]),
        .I3(indvar_flatten_reg_322_reg[15]),
        .I4(\sf_reg_344[8]_i_9_n_4 ),
        .O(\sf_reg_344[8]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \sf_reg_344[8]_i_8 
       (.I0(indvar_flatten_reg_322_reg[2]),
        .I1(indvar_flatten_reg_322_reg[3]),
        .I2(indvar_flatten_reg_322_reg[0]),
        .I3(indvar_flatten_reg_322_reg[1]),
        .I4(\nm_reg_333[5]_i_6_n_4 ),
        .O(\sf_reg_344[8]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sf_reg_344[8]_i_9 
       (.I0(indvar_flatten_reg_322_reg[11]),
        .I1(indvar_flatten_reg_322_reg[10]),
        .I2(indvar_flatten_reg_322_reg[9]),
        .I3(indvar_flatten_reg_322_reg[8]),
        .O(\sf_reg_344[8]_i_9_n_4 ));
  FDRE \sf_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[0]),
        .Q(sf_reg_344[0]),
        .R(clear));
  FDRE \sf_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[1]),
        .Q(sf_reg_344[1]),
        .R(clear));
  FDRE \sf_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[2]),
        .Q(sf_reg_344[2]),
        .R(clear));
  FDRE \sf_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[3]),
        .Q(sf_reg_344[3]),
        .R(clear));
  FDRE \sf_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[4]),
        .Q(sf_reg_344[4]),
        .R(clear));
  FDRE \sf_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[5]),
        .Q(sf_reg_344[5]),
        .R(clear));
  FDRE \sf_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[6]),
        .Q(sf_reg_344[6]),
        .R(clear));
  FDRE \sf_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[7]),
        .Q(sf_reg_344[7]),
        .R(clear));
  FDRE \sf_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_519_p2[8]),
        .Q(sf_reg_344[8]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__0
       (.I0(Conv1DMac_new_1_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Relu1D_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_4),
        .Q(start_once_reg),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_13_reg_1618[0]_i_1 
       (.I0(\tmp_23_reg_1613_reg[0]_0 [1]),
        .I1(\tmp_23_reg_1613_reg[0]_0 [2]),
        .I2(\tmp_23_reg_1613_reg[0]_i_2_n_9 ),
        .I3(\tmp_13_reg_1618[0]_i_2_n_4 ),
        .O(tmp_13_fu_618_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_13_reg_1618[0]_i_2 
       (.I0(\tmp_23_reg_1613_reg[0]_i_2_n_10 ),
        .I1(\tmp_8_reg_1608_reg[6]_i_1_n_9 ),
        .I2(\tmp_23_reg_1613_reg[0]_0 [3]),
        .I3(O[0]),
        .I4(\tmp_23_reg_1613_reg[0]_0 [0]),
        .O(\tmp_13_reg_1618[0]_i_2_n_4 ));
  FDRE \tmp_13_reg_1618_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_13_fu_618_p2),
        .Q(tmp_13_reg_1618),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_1623[3]_i_2 
       (.I0(\tmp_15_reg_1623_reg[3]_0 [2]),
        .I1(\tmp_15_reg_1623_reg[6]_i_9_n_10 ),
        .O(\tmp_15_reg_1623[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_1623[3]_i_3 
       (.I0(\tmp_15_reg_1623_reg[3]_0 [1]),
        .I1(\tmp_15_reg_1623_reg[6]_i_9_n_11 ),
        .O(\tmp_15_reg_1623[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_15_reg_1623[3]_i_4 
       (.I0(\tmp_15_reg_1623_reg[3]_0 [0]),
        .I1(\tmp_38_reg_1628_reg[0]_i_3_n_8 ),
        .O(\tmp_15_reg_1623[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_15_reg_1623[3]_i_5 
       (.I0(\tmp_38_reg_1628_reg[0]_i_3_n_8 ),
        .I1(\tmp_15_reg_1623_reg[3]_0 [0]),
        .O(\tmp_15_reg_1623[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_15_reg_1623[3]_i_6 
       (.I0(\tmp_15_reg_1623_reg[6]_i_9_n_10 ),
        .I1(\tmp_15_reg_1623_reg[3]_0 [2]),
        .I2(\tmp_15_reg_1623_reg[6]_i_9_n_5 ),
        .I3(\tmp_15_reg_1623_reg[3]_0 [3]),
        .O(\tmp_15_reg_1623[3]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_15_reg_1623[3]_i_7 
       (.I0(\tmp_15_reg_1623_reg[6]_i_9_n_11 ),
        .I1(\tmp_15_reg_1623_reg[3]_0 [1]),
        .I2(\tmp_15_reg_1623_reg[6]_i_9_n_10 ),
        .I3(\tmp_15_reg_1623_reg[3]_0 [2]),
        .O(\tmp_15_reg_1623[3]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \tmp_15_reg_1623[3]_i_8 
       (.I0(\tmp_38_reg_1628_reg[0]_i_3_n_8 ),
        .I1(\tmp_15_reg_1623_reg[3]_0 [0]),
        .I2(\tmp_15_reg_1623_reg[6]_i_9_n_11 ),
        .I3(\tmp_15_reg_1623_reg[3]_0 [1]),
        .O(\tmp_15_reg_1623[3]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \tmp_15_reg_1623[3]_i_9 
       (.I0(\tmp_15_reg_1623_reg[3]_0 [0]),
        .I1(\tmp_38_reg_1628_reg[0]_i_3_n_8 ),
        .I2(\tmp_38_reg_1628_reg[0]_i_3_n_9 ),
        .I3(\tmp_38_reg_1628_reg[0]_2 [3]),
        .O(\tmp_15_reg_1623[3]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp_15_reg_1623[6]_i_13 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[5]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[4]),
        .I3(cnv_92_V_V_dout[2]),
        .I4(cnv_92_V_V_dout[3]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[3]),
        .O(tmp_4_reg_1569_reg_rep_2__0_1));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_15_reg_1623[6]_i_17 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_1),
        .I1(\tmp_15_reg_1623_reg[6]_i_4 ),
        .I2(cnv_92_V_V_dout[3]),
        .I3(tmp_4_reg_1569_reg_rep_2__0_0[4]),
        .I4(cnv_92_V_V_dout[2]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[5]),
        .O(tmp_4_reg_1569_reg_rep_2__0_3));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_15_reg_1623[6]_i_18 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_15_reg_1623[6]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_15_reg_1623[6]_i_19 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I3(cnv_92_V_V_dout[6]),
        .I4(cnv_92_V_V_dout[7]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .O(\tmp_15_reg_1623[6]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_15_reg_1623[6]_i_20 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_15_reg_1623[6]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_15_reg_1623[6]_i_21 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(cnv_92_V_V_dout[7]),
        .I3(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .O(\tmp_15_reg_1623[6]_i_21_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_15_reg_1623[6]_i_3 
       (.I0(\tmp_15_reg_1623_reg[6]_i_9_n_5 ),
        .I1(\tmp_15_reg_1623_reg[3]_0 [3]),
        .I2(\tmp_15_reg_1623_reg[6]_0 [0]),
        .O(\tmp_15_reg_1623[6]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \tmp_15_reg_1623[6]_i_5 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[5]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[4]),
        .I3(cnv_92_V_V_dout[7]),
        .O(tmp_4_reg_1569_reg_rep_2__0_2));
  LUT4 #(
    .INIT(16'hE53F)) 
    \tmp_15_reg_1623[6]_i_7 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[4]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[5]),
        .I3(cnv_92_V_V_dout[7]),
        .O(tmp_4_reg_1569_reg_rep_2__0_4));
  FDRE \tmp_15_reg_1623_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_39_fu_660_p1[7]),
        .Q(tmp_15_reg_1623[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_1623_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_39_fu_660_p1[8]),
        .Q(tmp_15_reg_1623[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_1623_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_39_fu_660_p1[9]),
        .Q(tmp_15_reg_1623[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_1623_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_39_fu_660_p1[10]),
        .Q(tmp_15_reg_1623[3]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1623_reg[3]_i_1 
       (.CI(\tmp_38_reg_1628_reg[0]_i_1_n_4 ),
        .CO({\tmp_15_reg_1623_reg[3]_i_1_n_4 ,\tmp_15_reg_1623_reg[3]_i_1_n_5 ,\tmp_15_reg_1623_reg[3]_i_1_n_6 ,\tmp_15_reg_1623_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_reg_1623[3]_i_2_n_4 ,\tmp_15_reg_1623[3]_i_3_n_4 ,\tmp_15_reg_1623[3]_i_4_n_4 ,\tmp_15_reg_1623[3]_i_5_n_4 }),
        .O(tmp_39_fu_660_p1[10:7]),
        .S({\tmp_15_reg_1623[3]_i_6_n_4 ,\tmp_15_reg_1623[3]_i_7_n_4 ,\tmp_15_reg_1623[3]_i_8_n_4 ,\tmp_15_reg_1623[3]_i_9_n_4 }));
  FDRE \tmp_15_reg_1623_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_39_fu_660_p1[11]),
        .Q(tmp_15_reg_1623[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_1623_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_39_fu_660_p1[12]),
        .Q(tmp_15_reg_1623[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_1623_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_39_fu_660_p1[13]),
        .Q(tmp_15_reg_1623[6]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1623_reg[6]_i_1 
       (.CI(\tmp_15_reg_1623_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_15_reg_1623_reg[6]_i_1_CO_UNCONNECTED [3:2],\tmp_15_reg_1623_reg[6]_i_1_n_6 ,\tmp_15_reg_1623_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_15_reg_1623_reg[6]_0 [0]}),
        .O({\NLW_tmp_15_reg_1623_reg[6]_i_1_O_UNCONNECTED [3],tmp_39_fu_660_p1[13:11]}),
        .S({1'b0,\tmp_15_reg_1623_reg[6]_0 [2:1],\tmp_15_reg_1623[6]_i_3_n_4 }));
  CARRY4 \tmp_15_reg_1623_reg[6]_i_9 
       (.CI(\tmp_38_reg_1628_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_15_reg_1623_reg[6]_i_9_CO_UNCONNECTED [3],\tmp_15_reg_1623_reg[6]_i_9_n_5 ,\NLW_tmp_15_reg_1623_reg[6]_i_9_CO_UNCONNECTED [1],\tmp_15_reg_1623_reg[6]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_15_reg_1623[6]_i_18_n_4 ,\tmp_15_reg_1623[6]_i_19_n_4 }),
        .O({\NLW_tmp_15_reg_1623_reg[6]_i_9_O_UNCONNECTED [3:2],\tmp_15_reg_1623_reg[6]_i_9_n_10 ,\tmp_15_reg_1623_reg[6]_i_9_n_11 }),
        .S({1'b0,1'b1,\tmp_15_reg_1623[6]_i_20_n_4 ,\tmp_15_reg_1623[6]_i_21_n_4 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_21_reg_1638[3]_i_15 
       (.I0(tmp_4_reg_1569_reg_rep_2__1_0[0]),
        .I1(tmp_4_reg_1569_reg_rep_1__1_0[1]),
        .O(\tmp_21_reg_1638[3]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_21_reg_1638[3]_i_16 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[3]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I3(cnv_92_V_V_dout[1]),
        .I4(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I5(cnv_92_V_V_dout[2]),
        .O(tmp_4_reg_1569_reg_rep_1__1_3[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_21_reg_1638[3]_i_17 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_rep_1__1_3[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_21_reg_1638[3]_i_21 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[3]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_rep_1__1_4));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_21_reg_1638[3]_i_4 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[6]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_2__1_0[0]),
        .I3(tmp_4_reg_1569_reg_rep_1__1_0[1]),
        .O(tmp_4_reg_1569_reg_rep_3_2[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_21_reg_1638[3]_i_5 
       (.I0(\tmp_41_reg_1643_reg[0]_2 [3]),
        .I1(tmp_4_reg_1569_reg_rep_1__1_0[0]),
        .O(tmp_4_reg_1569_reg_rep_3_2[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_21_reg_1638[3]_i_8 
       (.I0(tmp_4_reg_1569_reg_rep_3_2[1]),
        .I1(tmp_4_reg_1569_reg_rep_3_1[6]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(tmp_4_reg_1569_reg_rep_1__1_2[0]),
        .I4(tmp_4_reg_1569_reg_rep_2__1_0[1]),
        .I5(\tmp_21_reg_1638[3]_i_15_n_4 ),
        .O(tmp_4_reg_1569_reg_rep_3_3));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_21_reg_1638[7]_i_18 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_21_reg_1638[7]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_21_reg_1638[7]_i_19 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I3(cnv_92_V_V_dout[6]),
        .I4(cnv_92_V_V_dout[7]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[3]),
        .O(\tmp_21_reg_1638[7]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_21_reg_1638[7]_i_20 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_21_reg_1638[7]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_21_reg_1638[7]_i_21 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[3]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(cnv_92_V_V_dout[7]),
        .I3(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[5]),
        .O(\tmp_21_reg_1638[7]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_21_reg_1638[7]_i_22 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_21_reg_1638[7]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_21_reg_1638[7]_i_23 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I3(cnv_92_V_V_dout[6]),
        .I4(cnv_92_V_V_dout[7]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[0]),
        .O(\tmp_21_reg_1638[7]_i_23_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_21_reg_1638[7]_i_24 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_21_reg_1638[7]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_21_reg_1638[7]_i_25 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[0]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(cnv_92_V_V_dout[7]),
        .I3(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[2]),
        .O(\tmp_21_reg_1638[7]_i_25_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_21_reg_1638[7]_i_26 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I1(cnv_92_V_V_dout[4]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[3]),
        .O(\tmp_21_reg_1638[7]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_21_reg_1638[7]_i_27 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(cnv_92_V_V_dout[5]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[3]),
        .O(\tmp_21_reg_1638[7]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_21_reg_1638[7]_i_28 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I1(cnv_92_V_V_dout[2]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(cnv_92_V_V_dout[4]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[3]),
        .O(\tmp_21_reg_1638[7]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_21_reg_1638[7]_i_29 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[2]),
        .I4(cnv_92_V_V_dout[3]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[3]),
        .O(\tmp_21_reg_1638[7]_i_29_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_21_reg_1638[7]_i_30 
       (.I0(\tmp_21_reg_1638[7]_i_26_n_4 ),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I5(\tmp_21_reg_1638_reg[7]_i_14_3 ),
        .O(\tmp_21_reg_1638[7]_i_30_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_21_reg_1638[7]_i_31 
       (.I0(\tmp_21_reg_1638[7]_i_27_n_4 ),
        .I1(cnv_92_V_V_dout[5]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I5(\tmp_21_reg_1638_reg[7]_i_14_2 ),
        .O(\tmp_21_reg_1638[7]_i_31_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_21_reg_1638[7]_i_32 
       (.I0(\tmp_21_reg_1638[7]_i_28_n_4 ),
        .I1(cnv_92_V_V_dout[4]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[4]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I5(\tmp_21_reg_1638_reg[7]_i_14_1 ),
        .O(\tmp_21_reg_1638[7]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_21_reg_1638[7]_i_33 
       (.I0(\tmp_21_reg_1638[7]_i_29_n_4 ),
        .I1(tmp_4_reg_1569_reg_rep_3_1[5]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(\tmp_21_reg_1638_reg[7]_i_14_0 ),
        .I4(cnv_92_V_V_dout[4]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[3]),
        .O(\tmp_21_reg_1638[7]_i_33_n_4 ));
  FDRE \tmp_21_reg_1638_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(D[0]),
        .Q(tmp_21_reg_1638[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_1638_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(D[1]),
        .Q(tmp_21_reg_1638[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_1638_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(D[2]),
        .Q(tmp_21_reg_1638[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_1638_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(D[3]),
        .Q(tmp_21_reg_1638[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_1638_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(D[4]),
        .Q(tmp_21_reg_1638[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_1638_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(D[5]),
        .Q(tmp_21_reg_1638[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_1638_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(D[6]),
        .Q(tmp_21_reg_1638[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_1638_reg[7] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(D[7]),
        .Q(tmp_21_reg_1638[7]),
        .R(1'b0));
  CARRY4 \tmp_21_reg_1638_reg[7]_i_10 
       (.CI(\tmp_21_reg_1638_reg[7]_i_14_n_4 ),
        .CO({\NLW_tmp_21_reg_1638_reg[7]_i_10_CO_UNCONNECTED [3],tmp_4_reg_1569_reg_rep_2__1_1,\NLW_tmp_21_reg_1638_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_21_reg_1638_reg[7]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_21_reg_1638[7]_i_18_n_4 ,\tmp_21_reg_1638[7]_i_19_n_4 }),
        .O({\NLW_tmp_21_reg_1638_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_4_reg_1569_reg_rep_2__1_2}),
        .S({1'b0,1'b1,\tmp_21_reg_1638[7]_i_20_n_4 ,\tmp_21_reg_1638[7]_i_21_n_4 }));
  CARRY4 \tmp_21_reg_1638_reg[7]_i_13 
       (.CI(\tmp_41_reg_1643_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_21_reg_1638_reg[7]_i_13_CO_UNCONNECTED [3],tmp_4_reg_1569_reg_rep_1__1_1,\NLW_tmp_21_reg_1638_reg[7]_i_13_CO_UNCONNECTED [1],\tmp_21_reg_1638_reg[7]_i_13_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_21_reg_1638[7]_i_22_n_4 ,\tmp_21_reg_1638[7]_i_23_n_4 }),
        .O({\NLW_tmp_21_reg_1638_reg[7]_i_13_O_UNCONNECTED [3:2],tmp_4_reg_1569_reg_rep_1__1_2}),
        .S({1'b0,1'b1,\tmp_21_reg_1638[7]_i_24_n_4 ,\tmp_21_reg_1638[7]_i_25_n_4 }));
  CARRY4 \tmp_21_reg_1638_reg[7]_i_14 
       (.CI(\tmp_21_reg_1638[3]_i_9 ),
        .CO({\tmp_21_reg_1638_reg[7]_i_14_n_4 ,\tmp_21_reg_1638_reg[7]_i_14_n_5 ,\tmp_21_reg_1638_reg[7]_i_14_n_6 ,\tmp_21_reg_1638_reg[7]_i_14_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_21_reg_1638[7]_i_26_n_4 ,\tmp_21_reg_1638[7]_i_27_n_4 ,\tmp_21_reg_1638[7]_i_28_n_4 ,\tmp_21_reg_1638[7]_i_29_n_4 }),
        .O(tmp_4_reg_1569_reg_rep_2__1_0),
        .S({\tmp_21_reg_1638[7]_i_30_n_4 ,\tmp_21_reg_1638[7]_i_31_n_4 ,\tmp_21_reg_1638[7]_i_32_n_4 ,\tmp_21_reg_1638[7]_i_33_n_4 }));
  LUT6 #(
    .INIT(64'h00F700F7000000F7)) 
    \tmp_23_reg_1613[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(tmp_6_reg_1574_pp0_iter3_reg),
        .I2(cnv_93PRL_V_V_full_n),
        .I3(\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_92_V_V_empty_n),
        .O(tmp_13_reg_16180));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_23_reg_1613[0]_i_10 
       (.I0(out[3]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(out[4]),
        .I4(cnv_92_V_V_dout[1]),
        .I5(out[5]),
        .O(tmp_4_reg_1569_reg_rep_1_0[1]));
  LUT4 #(
    .INIT(16'h8777)) 
    \tmp_23_reg_1613[0]_i_11 
       (.I0(out[5]),
        .I1(cnv_92_V_V_dout[0]),
        .I2(out[4]),
        .I3(cnv_92_V_V_dout[1]),
        .O(tmp_4_reg_1569_reg_rep_1_0[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_23_reg_1613[0]_i_15 
       (.I0(out[3]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(out[4]),
        .I3(cnv_92_V_V_dout[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_23_reg_1613[0]_i_17 
       (.I0(out[2]),
        .I1(cnv_92_V_V_dout[4]),
        .I2(out[1]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(out[0]),
        .I5(cnv_92_V_V_dout[6]),
        .O(\tmp_23_reg_1613[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_23_reg_1613[0]_i_18 
       (.I0(out[2]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(out[1]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(out[0]),
        .I5(cnv_92_V_V_dout[5]),
        .O(\tmp_23_reg_1613[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_23_reg_1613[0]_i_19 
       (.I0(out[2]),
        .I1(cnv_92_V_V_dout[2]),
        .I2(out[1]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(out[0]),
        .I5(cnv_92_V_V_dout[4]),
        .O(\tmp_23_reg_1613[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_23_reg_1613[0]_i_20 
       (.I0(out[2]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(out[1]),
        .I3(cnv_92_V_V_dout[2]),
        .I4(out[0]),
        .I5(cnv_92_V_V_dout[3]),
        .O(\tmp_23_reg_1613[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_23_reg_1613[0]_i_21 
       (.I0(\tmp_23_reg_1613[0]_i_17_n_4 ),
        .I1(cnv_92_V_V_dout[6]),
        .I2(out[1]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(out[2]),
        .I5(\tmp_23_reg_1613_reg[0]_i_4_3 ),
        .O(\tmp_23_reg_1613[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_23_reg_1613[0]_i_22 
       (.I0(\tmp_23_reg_1613[0]_i_18_n_4 ),
        .I1(cnv_92_V_V_dout[5]),
        .I2(out[1]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(out[2]),
        .I5(\tmp_23_reg_1613_reg[0]_i_4_2 ),
        .O(\tmp_23_reg_1613[0]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_23_reg_1613[0]_i_23 
       (.I0(\tmp_23_reg_1613[0]_i_19_n_4 ),
        .I1(cnv_92_V_V_dout[4]),
        .I2(out[1]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(out[2]),
        .I5(\tmp_23_reg_1613_reg[0]_i_4_1 ),
        .O(\tmp_23_reg_1613[0]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_23_reg_1613[0]_i_24 
       (.I0(\tmp_23_reg_1613[0]_i_20_n_4 ),
        .I1(out[2]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(\tmp_23_reg_1613_reg[0]_i_4_0 ),
        .I4(out[0]),
        .I5(cnv_92_V_V_dout[4]),
        .O(\tmp_23_reg_1613[0]_i_24_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_23_reg_1613[0]_i_26 
       (.I0(out[1]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(out[2]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_rep_0_0));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_23_reg_1613[0]_i_6 
       (.I0(O[2]),
        .I1(\tmp_23_reg_1613_reg[0]_i_4_n_9 ),
        .I2(O[3]),
        .O(\tmp_23_reg_1613[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_1613[0]_i_7 
       (.I0(O[2]),
        .I1(\tmp_23_reg_1613_reg[0]_i_4_n_10 ),
        .O(\tmp_23_reg_1613[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_1613[0]_i_8 
       (.I0(\tmp_23_reg_1613_reg[0]_i_4_n_11 ),
        .I1(O[1]),
        .O(\tmp_23_reg_1613[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_1613[0]_i_9 
       (.I0(\tmp_23_reg_1613_reg[0]_0 [3]),
        .I1(O[0]),
        .O(\tmp_23_reg_1613[0]_i_9_n_4 ));
  FDRE \tmp_23_reg_1613_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(p_0_in),
        .Q(tmp_23_reg_1613),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1613_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_23_reg_1613_reg[0]_i_2_n_4 ,\tmp_23_reg_1613_reg[0]_i_2_n_5 ,\tmp_23_reg_1613_reg[0]_i_2_n_6 ,\tmp_23_reg_1613_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({O[2],\tmp_23_reg_1613_reg[0]_i_4_n_10 ,\tmp_23_reg_1613_reg[0]_i_4_n_11 ,\tmp_23_reg_1613_reg[0]_0 [3]}),
        .O({p_0_in,\tmp_23_reg_1613_reg[0]_i_2_n_9 ,\tmp_23_reg_1613_reg[0]_i_2_n_10 ,\NLW_tmp_23_reg_1613_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_23_reg_1613[0]_i_6_n_4 ,\tmp_23_reg_1613[0]_i_7_n_4 ,\tmp_23_reg_1613[0]_i_8_n_4 ,\tmp_23_reg_1613[0]_i_9_n_4 }));
  CARRY4 \tmp_23_reg_1613_reg[0]_i_4 
       (.CI(CO),
        .CO({\tmp_23_reg_1613_reg[0]_i_4_n_4 ,\tmp_23_reg_1613_reg[0]_i_4_n_5 ,\tmp_23_reg_1613_reg[0]_i_4_n_6 ,\tmp_23_reg_1613_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_23_reg_1613[0]_i_17_n_4 ,\tmp_23_reg_1613[0]_i_18_n_4 ,\tmp_23_reg_1613[0]_i_19_n_4 ,\tmp_23_reg_1613[0]_i_20_n_4 }),
        .O({\tmp_23_reg_1613_reg[0]_i_4_n_8 ,\tmp_23_reg_1613_reg[0]_i_4_n_9 ,\tmp_23_reg_1613_reg[0]_i_4_n_10 ,\tmp_23_reg_1613_reg[0]_i_4_n_11 }),
        .S({\tmp_23_reg_1613[0]_i_21_n_4 ,\tmp_23_reg_1613[0]_i_22_n_4 ,\tmp_23_reg_1613[0]_i_23_n_4 ,\tmp_23_reg_1613[0]_i_24_n_4 }));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_1653[3]_i_2 
       (.I0(\tmp_26_reg_1653_reg[3]_0 [2]),
        .I1(\tmp_26_reg_1653_reg[6]_i_9_n_10 ),
        .O(\tmp_26_reg_1653[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_1653[3]_i_3 
       (.I0(\tmp_26_reg_1653_reg[3]_0 [1]),
        .I1(\tmp_26_reg_1653_reg[6]_i_9_n_11 ),
        .O(\tmp_26_reg_1653[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_26_reg_1653[3]_i_4 
       (.I0(\tmp_26_reg_1653_reg[3]_0 [0]),
        .I1(\tmp_44_reg_1658_reg[0]_i_3_n_8 ),
        .O(\tmp_26_reg_1653[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_26_reg_1653[3]_i_5 
       (.I0(\tmp_44_reg_1658_reg[0]_i_3_n_8 ),
        .I1(\tmp_26_reg_1653_reg[3]_0 [0]),
        .O(\tmp_26_reg_1653[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_26_reg_1653[3]_i_6 
       (.I0(\tmp_26_reg_1653_reg[6]_i_9_n_10 ),
        .I1(\tmp_26_reg_1653_reg[3]_0 [2]),
        .I2(\tmp_26_reg_1653_reg[6]_i_9_n_5 ),
        .I3(\tmp_26_reg_1653_reg[3]_0 [3]),
        .O(\tmp_26_reg_1653[3]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_26_reg_1653[3]_i_7 
       (.I0(\tmp_26_reg_1653_reg[6]_i_9_n_11 ),
        .I1(\tmp_26_reg_1653_reg[3]_0 [1]),
        .I2(\tmp_26_reg_1653_reg[6]_i_9_n_10 ),
        .I3(\tmp_26_reg_1653_reg[3]_0 [2]),
        .O(\tmp_26_reg_1653[3]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \tmp_26_reg_1653[3]_i_8 
       (.I0(\tmp_44_reg_1658_reg[0]_i_3_n_8 ),
        .I1(\tmp_26_reg_1653_reg[3]_0 [0]),
        .I2(\tmp_26_reg_1653_reg[6]_i_9_n_11 ),
        .I3(\tmp_26_reg_1653_reg[3]_0 [1]),
        .O(\tmp_26_reg_1653[3]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \tmp_26_reg_1653[3]_i_9 
       (.I0(\tmp_26_reg_1653_reg[3]_0 [0]),
        .I1(\tmp_44_reg_1658_reg[0]_i_3_n_8 ),
        .I2(\tmp_44_reg_1658_reg[0]_i_3_n_9 ),
        .I3(\tmp_44_reg_1658_reg[0]_2 [3]),
        .O(\tmp_26_reg_1653[3]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp_26_reg_1653[6]_i_13 
       (.I0(tmp_4_reg_1569_reg_2_0[5]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_2_0[4]),
        .I3(cnv_92_V_V_dout[2]),
        .I4(cnv_92_V_V_dout[3]),
        .I5(tmp_4_reg_1569_reg_2_0[3]),
        .O(tmp_4_reg_1569_reg_2_1));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_26_reg_1653[6]_i_17 
       (.I0(tmp_4_reg_1569_reg_2_1),
        .I1(\tmp_26_reg_1653_reg[6]_i_4 ),
        .I2(cnv_92_V_V_dout[3]),
        .I3(tmp_4_reg_1569_reg_2_0[4]),
        .I4(cnv_92_V_V_dout[2]),
        .I5(tmp_4_reg_1569_reg_2_0[5]),
        .O(tmp_4_reg_1569_reg_2_3));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_26_reg_1653[6]_i_18 
       (.I0(tmp_4_reg_1569_reg_2_0[2]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_26_reg_1653[6]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_26_reg_1653[6]_i_19 
       (.I0(tmp_4_reg_1569_reg_2_0[1]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(tmp_4_reg_1569_reg_2_0[2]),
        .I3(cnv_92_V_V_dout[6]),
        .I4(cnv_92_V_V_dout[7]),
        .I5(tmp_4_reg_1569_reg_2_0[0]),
        .O(\tmp_26_reg_1653[6]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_26_reg_1653[6]_i_20 
       (.I0(tmp_4_reg_1569_reg_2_0[1]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_2_0[2]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_26_reg_1653[6]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_26_reg_1653[6]_i_21 
       (.I0(tmp_4_reg_1569_reg_2_0[0]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(cnv_92_V_V_dout[7]),
        .I3(tmp_4_reg_1569_reg_2_0[1]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(tmp_4_reg_1569_reg_2_0[2]),
        .O(\tmp_26_reg_1653[6]_i_21_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_26_reg_1653[6]_i_3 
       (.I0(\tmp_26_reg_1653_reg[6]_i_9_n_5 ),
        .I1(\tmp_26_reg_1653_reg[3]_0 [3]),
        .I2(\tmp_26_reg_1653_reg[6]_0 [0]),
        .O(\tmp_26_reg_1653[6]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \tmp_26_reg_1653[6]_i_5 
       (.I0(tmp_4_reg_1569_reg_2_0[5]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_2_0[4]),
        .I3(cnv_92_V_V_dout[7]),
        .O(tmp_4_reg_1569_reg_2_2));
  LUT4 #(
    .INIT(16'hE53F)) 
    \tmp_26_reg_1653[6]_i_7 
       (.I0(tmp_4_reg_1569_reg_2_0[4]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_2_0[5]),
        .I3(cnv_92_V_V_dout[7]),
        .O(tmp_4_reg_1569_reg_2_4));
  FDRE \tmp_26_reg_1653_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_45_fu_800_p1[7]),
        .Q(tmp_26_reg_1653[0]),
        .R(1'b0));
  FDRE \tmp_26_reg_1653_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_45_fu_800_p1[8]),
        .Q(tmp_26_reg_1653[1]),
        .R(1'b0));
  FDRE \tmp_26_reg_1653_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_45_fu_800_p1[9]),
        .Q(tmp_26_reg_1653[2]),
        .R(1'b0));
  FDRE \tmp_26_reg_1653_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_45_fu_800_p1[10]),
        .Q(tmp_26_reg_1653[3]),
        .R(1'b0));
  CARRY4 \tmp_26_reg_1653_reg[3]_i_1 
       (.CI(\tmp_44_reg_1658_reg[0]_i_1_n_4 ),
        .CO({\tmp_26_reg_1653_reg[3]_i_1_n_4 ,\tmp_26_reg_1653_reg[3]_i_1_n_5 ,\tmp_26_reg_1653_reg[3]_i_1_n_6 ,\tmp_26_reg_1653_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_1653[3]_i_2_n_4 ,\tmp_26_reg_1653[3]_i_3_n_4 ,\tmp_26_reg_1653[3]_i_4_n_4 ,\tmp_26_reg_1653[3]_i_5_n_4 }),
        .O(tmp_45_fu_800_p1[10:7]),
        .S({\tmp_26_reg_1653[3]_i_6_n_4 ,\tmp_26_reg_1653[3]_i_7_n_4 ,\tmp_26_reg_1653[3]_i_8_n_4 ,\tmp_26_reg_1653[3]_i_9_n_4 }));
  FDRE \tmp_26_reg_1653_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_45_fu_800_p1[11]),
        .Q(tmp_26_reg_1653[4]),
        .R(1'b0));
  FDRE \tmp_26_reg_1653_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_45_fu_800_p1[12]),
        .Q(tmp_26_reg_1653[5]),
        .R(1'b0));
  FDRE \tmp_26_reg_1653_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_45_fu_800_p1[13]),
        .Q(tmp_26_reg_1653[6]),
        .R(1'b0));
  CARRY4 \tmp_26_reg_1653_reg[6]_i_1 
       (.CI(\tmp_26_reg_1653_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_26_reg_1653_reg[6]_i_1_CO_UNCONNECTED [3:2],\tmp_26_reg_1653_reg[6]_i_1_n_6 ,\tmp_26_reg_1653_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_26_reg_1653_reg[6]_0 [0]}),
        .O({\NLW_tmp_26_reg_1653_reg[6]_i_1_O_UNCONNECTED [3],tmp_45_fu_800_p1[13:11]}),
        .S({1'b0,\tmp_26_reg_1653_reg[6]_0 [2:1],\tmp_26_reg_1653[6]_i_3_n_4 }));
  CARRY4 \tmp_26_reg_1653_reg[6]_i_9 
       (.CI(\tmp_44_reg_1658_reg[0]_i_3_n_4 ),
        .CO({\NLW_tmp_26_reg_1653_reg[6]_i_9_CO_UNCONNECTED [3],\tmp_26_reg_1653_reg[6]_i_9_n_5 ,\NLW_tmp_26_reg_1653_reg[6]_i_9_CO_UNCONNECTED [1],\tmp_26_reg_1653_reg[6]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_26_reg_1653[6]_i_18_n_4 ,\tmp_26_reg_1653[6]_i_19_n_4 }),
        .O({\NLW_tmp_26_reg_1653_reg[6]_i_9_O_UNCONNECTED [3:2],\tmp_26_reg_1653_reg[6]_i_9_n_10 ,\tmp_26_reg_1653_reg[6]_i_9_n_11 }),
        .S({1'b0,1'b1,\tmp_26_reg_1653[6]_i_20_n_4 ,\tmp_26_reg_1653[6]_i_21_n_4 }));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_38_reg_1628[0]_i_13 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[3]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[4]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_rep_1__0_1));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_38_reg_1628[0]_i_15 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I1(cnv_92_V_V_dout[4]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .O(\tmp_38_reg_1628[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_38_reg_1628[0]_i_16 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(cnv_92_V_V_dout[5]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .O(\tmp_38_reg_1628[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_38_reg_1628[0]_i_17 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I1(cnv_92_V_V_dout[2]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(cnv_92_V_V_dout[4]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .O(\tmp_38_reg_1628[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_38_reg_1628[0]_i_18 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[2]),
        .I4(cnv_92_V_V_dout[3]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .O(\tmp_38_reg_1628[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_38_reg_1628[0]_i_19 
       (.I0(\tmp_38_reg_1628[0]_i_15_n_4 ),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I5(\tmp_38_reg_1628_reg[0]_i_3_3 ),
        .O(\tmp_38_reg_1628[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_38_reg_1628[0]_i_20 
       (.I0(\tmp_38_reg_1628[0]_i_16_n_4 ),
        .I1(cnv_92_V_V_dout[5]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I5(\tmp_38_reg_1628_reg[0]_i_3_2 ),
        .O(\tmp_38_reg_1628[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_38_reg_1628[0]_i_21 
       (.I0(\tmp_38_reg_1628[0]_i_17_n_4 ),
        .I1(cnv_92_V_V_dout[4]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I5(\tmp_38_reg_1628_reg[0]_i_3_1 ),
        .O(\tmp_38_reg_1628[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_38_reg_1628[0]_i_22 
       (.I0(\tmp_38_reg_1628[0]_i_18_n_4 ),
        .I1(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(\tmp_38_reg_1628_reg[0]_i_3_0 ),
        .I4(cnv_92_V_V_dout[4]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .O(\tmp_38_reg_1628[0]_i_22_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_38_reg_1628[0]_i_4 
       (.I0(\tmp_38_reg_1628_reg[0]_2 [2]),
        .I1(\tmp_38_reg_1628_reg[0]_i_3_n_9 ),
        .I2(\tmp_38_reg_1628_reg[0]_2 [3]),
        .O(\tmp_38_reg_1628[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_38_reg_1628[0]_i_5 
       (.I0(\tmp_38_reg_1628_reg[0]_2 [2]),
        .I1(\tmp_38_reg_1628_reg[0]_i_3_n_10 ),
        .O(\tmp_38_reg_1628[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_1628[0]_i_6 
       (.I0(\tmp_38_reg_1628_reg[0]_i_3_n_11 ),
        .I1(\tmp_38_reg_1628_reg[0]_2 [1]),
        .O(\tmp_38_reg_1628[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_1628[0]_i_7 
       (.I0(\tmp_38_reg_1628_reg[0]_1 [3]),
        .I1(\tmp_38_reg_1628_reg[0]_2 [0]),
        .O(tmp_39_fu_660_p1__0[3]));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_38_reg_1628[0]_i_8 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[3]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(tmp_4_reg_1569_reg_rep_2__0_0[4]),
        .I4(cnv_92_V_V_dout[1]),
        .I5(tmp_4_reg_1569_reg_rep_2__0_0[5]),
        .O(tmp_4_reg_1569_reg_rep_1__0_0[1]));
  LUT4 #(
    .INIT(16'h8777)) 
    \tmp_38_reg_1628[0]_i_9 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[5]),
        .I1(cnv_92_V_V_dout[0]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[4]),
        .I3(cnv_92_V_V_dout[1]),
        .O(tmp_4_reg_1569_reg_rep_1__0_0[0]));
  FDRE \tmp_38_reg_1628_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_39_fu_660_p1[6]),
        .Q(tmp_38_reg_1628),
        .R(1'b0));
  CARRY4 \tmp_38_reg_1628_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_38_reg_1628_reg[0]_i_1_n_4 ,\tmp_38_reg_1628_reg[0]_i_1_n_5 ,\tmp_38_reg_1628_reg[0]_i_1_n_6 ,\tmp_38_reg_1628_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_38_reg_1628_reg[0]_2 [2],\tmp_38_reg_1628_reg[0]_i_3_n_10 ,\tmp_38_reg_1628_reg[0]_i_3_n_11 ,\tmp_38_reg_1628_reg[0]_1 [3]}),
        .O({tmp_39_fu_660_p1[6],tmp_39_fu_660_p1__0[5:4],\NLW_tmp_38_reg_1628_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_38_reg_1628[0]_i_4_n_4 ,\tmp_38_reg_1628[0]_i_5_n_4 ,\tmp_38_reg_1628[0]_i_6_n_4 ,tmp_39_fu_660_p1__0[3]}));
  CARRY4 \tmp_38_reg_1628_reg[0]_i_3 
       (.CI(\tmp_38_reg_1628_reg[0]_0 ),
        .CO({\tmp_38_reg_1628_reg[0]_i_3_n_4 ,\tmp_38_reg_1628_reg[0]_i_3_n_5 ,\tmp_38_reg_1628_reg[0]_i_3_n_6 ,\tmp_38_reg_1628_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_38_reg_1628[0]_i_15_n_4 ,\tmp_38_reg_1628[0]_i_16_n_4 ,\tmp_38_reg_1628[0]_i_17_n_4 ,\tmp_38_reg_1628[0]_i_18_n_4 }),
        .O({\tmp_38_reg_1628_reg[0]_i_3_n_8 ,\tmp_38_reg_1628_reg[0]_i_3_n_9 ,\tmp_38_reg_1628_reg[0]_i_3_n_10 ,\tmp_38_reg_1628_reg[0]_i_3_n_11 }),
        .S({\tmp_38_reg_1628[0]_i_19_n_4 ,\tmp_38_reg_1628[0]_i_20_n_4 ,\tmp_38_reg_1628[0]_i_21_n_4 ,\tmp_38_reg_1628[0]_i_22_n_4 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_40_1_reg_1633[0]_i_1 
       (.I0(\tmp_38_reg_1628_reg[0]_1 [1]),
        .I1(\tmp_38_reg_1628_reg[0]_1 [2]),
        .I2(tmp_39_fu_660_p1__0[5]),
        .I3(\tmp_40_1_reg_1633[0]_i_3_n_4 ),
        .O(tmp_40_1_fu_688_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_40_1_reg_1633[0]_i_3 
       (.I0(tmp_39_fu_660_p1__0[4]),
        .I1(tmp_39_fu_660_p1[13]),
        .I2(\tmp_38_reg_1628_reg[0]_1 [3]),
        .I3(\tmp_38_reg_1628_reg[0]_2 [0]),
        .I4(\tmp_38_reg_1628_reg[0]_1 [0]),
        .O(\tmp_40_1_reg_1633[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_40_1_reg_1633[0]_i_4 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I3(cnv_92_V_V_dout[1]),
        .I4(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I5(cnv_92_V_V_dout[2]),
        .O(tmp_4_reg_1569_reg_rep_0__0_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_40_1_reg_1633[0]_i_5 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[2]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_rep_0__0_0[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_40_1_reg_1633[0]_i_9 
       (.I0(tmp_4_reg_1569_reg_rep_2__0_0[0]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_2__0_0[1]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_rep_0__0_1));
  FDRE \tmp_40_1_reg_1633_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_40_1_fu_688_p2),
        .Q(tmp_40_1_reg_1633),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_40_2_reg_1648[0]_i_1 
       (.I0(\tmp_41_reg_1643_reg[0]_1 [1]),
        .I1(\tmp_41_reg_1643_reg[0]_1 [2]),
        .I2(tmp_42_fu_730_p1__0[5]),
        .I3(\tmp_40_2_reg_1648[0]_i_2_n_4 ),
        .O(tmp_40_2_fu_758_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_40_2_reg_1648[0]_i_2 
       (.I0(tmp_42_fu_730_p1__0[4]),
        .I1(D[7]),
        .I2(\tmp_41_reg_1643_reg[0]_1 [3]),
        .I3(\tmp_41_reg_1643_reg[0]_2 [0]),
        .I4(\tmp_41_reg_1643_reg[0]_1 [0]),
        .O(\tmp_40_2_reg_1648[0]_i_2_n_4 ));
  FDRE \tmp_40_2_reg_1648_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_40_2_fu_758_p2),
        .Q(tmp_40_2_reg_1648),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_40_3_reg_1663[0]_i_1 
       (.I0(\tmp_44_reg_1658_reg[0]_1 [1]),
        .I1(\tmp_44_reg_1658_reg[0]_1 [2]),
        .I2(tmp_45_fu_800_p1__0[5]),
        .I3(\tmp_40_3_reg_1663[0]_i_2_n_4 ),
        .O(tmp_40_3_fu_828_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_40_3_reg_1663[0]_i_2 
       (.I0(tmp_45_fu_800_p1__0[4]),
        .I1(tmp_45_fu_800_p1[13]),
        .I2(\tmp_44_reg_1658_reg[0]_1 [3]),
        .I3(\tmp_44_reg_1658_reg[0]_2 [0]),
        .I4(\tmp_44_reg_1658_reg[0]_1 [0]),
        .O(\tmp_40_3_reg_1663[0]_i_2_n_4 ));
  FDRE \tmp_40_3_reg_1663_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_40_3_fu_828_p2),
        .Q(tmp_40_3_reg_1663),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_41_reg_1643[0]_i_10 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(cnv_92_V_V_dout[5]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[0]),
        .O(\tmp_41_reg_1643[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_41_reg_1643[0]_i_11 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I1(cnv_92_V_V_dout[2]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(cnv_92_V_V_dout[4]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[0]),
        .O(\tmp_41_reg_1643[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_41_reg_1643[0]_i_12 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[2]),
        .I4(cnv_92_V_V_dout[3]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[0]),
        .O(\tmp_41_reg_1643[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_41_reg_1643[0]_i_13 
       (.I0(\tmp_41_reg_1643[0]_i_9_n_4 ),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I5(\tmp_41_reg_1643_reg[0]_i_3_3 ),
        .O(\tmp_41_reg_1643[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_41_reg_1643[0]_i_14 
       (.I0(\tmp_41_reg_1643[0]_i_10_n_4 ),
        .I1(cnv_92_V_V_dout[5]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I5(\tmp_41_reg_1643_reg[0]_i_3_2 ),
        .O(\tmp_41_reg_1643[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_41_reg_1643[0]_i_15 
       (.I0(\tmp_41_reg_1643[0]_i_11_n_4 ),
        .I1(cnv_92_V_V_dout[4]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I5(\tmp_41_reg_1643_reg[0]_i_3_1 ),
        .O(\tmp_41_reg_1643[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_41_reg_1643[0]_i_16 
       (.I0(\tmp_41_reg_1643[0]_i_12_n_4 ),
        .I1(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(\tmp_41_reg_1643_reg[0]_i_3_0 ),
        .I4(cnv_92_V_V_dout[4]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[0]),
        .O(\tmp_41_reg_1643[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_41_reg_1643[0]_i_17 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[0]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I3(cnv_92_V_V_dout[1]),
        .I4(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I5(cnv_92_V_V_dout[2]),
        .O(tmp_4_reg_1569_reg_rep_0__1_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_41_reg_1643[0]_i_18 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_rep_0__1_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_41_reg_1643[0]_i_2 
       (.I0(tmp_4_reg_1569_reg_rep_1__1_0[0]),
        .I1(\tmp_41_reg_1643_reg[0]_2 [3]),
        .O(\tmp_41_reg_1643[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_41_reg_1643[0]_i_22 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[0]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_rep_0__1_1));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_41_reg_1643[0]_i_5 
       (.I0(\tmp_41_reg_1643_reg[0]_2 [3]),
        .I1(tmp_4_reg_1569_reg_rep_1__1_0[0]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[6]),
        .I3(cnv_92_V_V_dout[0]),
        .O(\tmp_41_reg_1643[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_41_reg_1643[0]_i_6 
       (.I0(\tmp_41_reg_1643_reg[0]_i_3_n_10 ),
        .I1(\tmp_41_reg_1643_reg[0]_2 [2]),
        .O(\tmp_41_reg_1643[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_41_reg_1643[0]_i_7 
       (.I0(\tmp_41_reg_1643_reg[0]_i_3_n_11 ),
        .I1(\tmp_41_reg_1643_reg[0]_2 [1]),
        .O(\tmp_41_reg_1643[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_41_reg_1643[0]_i_8 
       (.I0(\tmp_41_reg_1643_reg[0]_1 [3]),
        .I1(\tmp_41_reg_1643_reg[0]_2 [0]),
        .O(tmp_42_fu_730_p1__0[3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_41_reg_1643[0]_i_9 
       (.I0(tmp_4_reg_1569_reg_rep_3_1[2]),
        .I1(cnv_92_V_V_dout[4]),
        .I2(tmp_4_reg_1569_reg_rep_3_1[1]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(tmp_4_reg_1569_reg_rep_3_1[0]),
        .O(\tmp_41_reg_1643[0]_i_9_n_4 ));
  FDRE \tmp_41_reg_1643_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_42_fu_730_p1),
        .Q(tmp_41_reg_1643),
        .R(1'b0));
  CARRY4 \tmp_41_reg_1643_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_4_reg_1569_reg_rep_3_0,\tmp_41_reg_1643_reg[0]_i_1_n_5 ,\tmp_41_reg_1643_reg[0]_i_1_n_6 ,\tmp_41_reg_1643_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_41_reg_1643[0]_i_2_n_4 ,\tmp_41_reg_1643_reg[0]_i_3_n_10 ,\tmp_41_reg_1643_reg[0]_i_3_n_11 ,\tmp_41_reg_1643_reg[0]_1 [3]}),
        .O({tmp_42_fu_730_p1,tmp_42_fu_730_p1__0[5:4],\NLW_tmp_41_reg_1643_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_41_reg_1643[0]_i_5_n_4 ,\tmp_41_reg_1643[0]_i_6_n_4 ,\tmp_41_reg_1643[0]_i_7_n_4 ,tmp_42_fu_730_p1__0[3]}));
  CARRY4 \tmp_41_reg_1643_reg[0]_i_3 
       (.CI(\tmp_41_reg_1643_reg[0]_0 ),
        .CO({\tmp_41_reg_1643_reg[0]_i_3_n_4 ,\tmp_41_reg_1643_reg[0]_i_3_n_5 ,\tmp_41_reg_1643_reg[0]_i_3_n_6 ,\tmp_41_reg_1643_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_41_reg_1643[0]_i_9_n_4 ,\tmp_41_reg_1643[0]_i_10_n_4 ,\tmp_41_reg_1643[0]_i_11_n_4 ,\tmp_41_reg_1643[0]_i_12_n_4 }),
        .O({tmp_4_reg_1569_reg_rep_1__1_0,\tmp_41_reg_1643_reg[0]_i_3_n_10 ,\tmp_41_reg_1643_reg[0]_i_3_n_11 }),
        .S({\tmp_41_reg_1643[0]_i_13_n_4 ,\tmp_41_reg_1643[0]_i_14_n_4 ,\tmp_41_reg_1643[0]_i_15_n_4 ,\tmp_41_reg_1643[0]_i_16_n_4 }));
  LUT4 #(
    .INIT(16'h8777)) 
    \tmp_44_reg_1658[0]_i_10 
       (.I0(tmp_4_reg_1569_reg_2_0[5]),
        .I1(cnv_92_V_V_dout[0]),
        .I2(tmp_4_reg_1569_reg_2_0[4]),
        .I3(cnv_92_V_V_dout[1]),
        .O(tmp_4_reg_1569_reg_1_0[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_44_reg_1658[0]_i_14 
       (.I0(tmp_4_reg_1569_reg_2_0[3]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_2_0[4]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_1_1));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_44_reg_1658[0]_i_16 
       (.I0(tmp_4_reg_1569_reg_2_0[2]),
        .I1(cnv_92_V_V_dout[4]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(tmp_4_reg_1569_reg_2_0[0]),
        .O(\tmp_44_reg_1658[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_44_reg_1658[0]_i_17 
       (.I0(tmp_4_reg_1569_reg_2_0[2]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(cnv_92_V_V_dout[5]),
        .I5(tmp_4_reg_1569_reg_2_0[0]),
        .O(\tmp_44_reg_1658[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_44_reg_1658[0]_i_18 
       (.I0(tmp_4_reg_1569_reg_2_0[2]),
        .I1(cnv_92_V_V_dout[2]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(cnv_92_V_V_dout[4]),
        .I5(tmp_4_reg_1569_reg_2_0[0]),
        .O(\tmp_44_reg_1658[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_44_reg_1658[0]_i_19 
       (.I0(tmp_4_reg_1569_reg_2_0[2]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[2]),
        .I4(cnv_92_V_V_dout[3]),
        .I5(tmp_4_reg_1569_reg_2_0[0]),
        .O(\tmp_44_reg_1658[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_44_reg_1658[0]_i_20 
       (.I0(\tmp_44_reg_1658[0]_i_16_n_4 ),
        .I1(cnv_92_V_V_dout[6]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[5]),
        .I4(tmp_4_reg_1569_reg_2_0[2]),
        .I5(\tmp_44_reg_1658_reg[0]_i_3_3 ),
        .O(\tmp_44_reg_1658[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_44_reg_1658[0]_i_21 
       (.I0(\tmp_44_reg_1658[0]_i_17_n_4 ),
        .I1(cnv_92_V_V_dout[5]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[4]),
        .I4(tmp_4_reg_1569_reg_2_0[2]),
        .I5(\tmp_44_reg_1658_reg[0]_i_3_2 ),
        .O(\tmp_44_reg_1658[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_44_reg_1658[0]_i_22 
       (.I0(\tmp_44_reg_1658[0]_i_18_n_4 ),
        .I1(cnv_92_V_V_dout[4]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[3]),
        .I4(tmp_4_reg_1569_reg_2_0[2]),
        .I5(\tmp_44_reg_1658_reg[0]_i_3_1 ),
        .O(\tmp_44_reg_1658[0]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_44_reg_1658[0]_i_23 
       (.I0(\tmp_44_reg_1658[0]_i_19_n_4 ),
        .I1(tmp_4_reg_1569_reg_2_0[2]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(\tmp_44_reg_1658_reg[0]_i_3_0 ),
        .I4(cnv_92_V_V_dout[4]),
        .I5(tmp_4_reg_1569_reg_2_0[0]),
        .O(\tmp_44_reg_1658[0]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_44_reg_1658[0]_i_24 
       (.I0(tmp_4_reg_1569_reg_2_0[0]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(tmp_4_reg_1569_reg_2_0[2]),
        .I3(cnv_92_V_V_dout[1]),
        .I4(tmp_4_reg_1569_reg_2_0[1]),
        .I5(cnv_92_V_V_dout[2]),
        .O(tmp_4_reg_1569_reg_0_0[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_44_reg_1658[0]_i_25 
       (.I0(tmp_4_reg_1569_reg_2_0[1]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_2_0[2]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_0_0[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_44_reg_1658[0]_i_29 
       (.I0(tmp_4_reg_1569_reg_2_0[0]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(tmp_4_reg_1569_reg_2_0[1]),
        .I3(cnv_92_V_V_dout[0]),
        .O(tmp_4_reg_1569_reg_0_1));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_44_reg_1658[0]_i_5 
       (.I0(\tmp_44_reg_1658_reg[0]_2 [2]),
        .I1(\tmp_44_reg_1658_reg[0]_i_3_n_9 ),
        .I2(\tmp_44_reg_1658_reg[0]_2 [3]),
        .O(\tmp_44_reg_1658[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_44_reg_1658[0]_i_6 
       (.I0(\tmp_44_reg_1658_reg[0]_2 [2]),
        .I1(\tmp_44_reg_1658_reg[0]_i_3_n_10 ),
        .O(\tmp_44_reg_1658[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_44_reg_1658[0]_i_7 
       (.I0(\tmp_44_reg_1658_reg[0]_i_3_n_11 ),
        .I1(\tmp_44_reg_1658_reg[0]_2 [1]),
        .O(\tmp_44_reg_1658[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_44_reg_1658[0]_i_8 
       (.I0(\tmp_44_reg_1658_reg[0]_1 [3]),
        .I1(\tmp_44_reg_1658_reg[0]_2 [0]),
        .O(tmp_45_fu_800_p1__0[3]));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_44_reg_1658[0]_i_9 
       (.I0(tmp_4_reg_1569_reg_2_0[3]),
        .I1(cnv_92_V_V_dout[3]),
        .I2(cnv_92_V_V_dout[2]),
        .I3(tmp_4_reg_1569_reg_2_0[4]),
        .I4(cnv_92_V_V_dout[1]),
        .I5(tmp_4_reg_1569_reg_2_0[5]),
        .O(tmp_4_reg_1569_reg_1_0[1]));
  FDRE \tmp_44_reg_1658_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(tmp_45_fu_800_p1[6]),
        .Q(tmp_44_reg_1658),
        .R(1'b0));
  CARRY4 \tmp_44_reg_1658_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_44_reg_1658_reg[0]_i_1_n_4 ,\tmp_44_reg_1658_reg[0]_i_1_n_5 ,\tmp_44_reg_1658_reg[0]_i_1_n_6 ,\tmp_44_reg_1658_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_44_reg_1658_reg[0]_2 [2],\tmp_44_reg_1658_reg[0]_i_3_n_10 ,\tmp_44_reg_1658_reg[0]_i_3_n_11 ,\tmp_44_reg_1658_reg[0]_1 [3]}),
        .O({tmp_45_fu_800_p1[6],tmp_45_fu_800_p1__0[5:4],\NLW_tmp_44_reg_1658_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_44_reg_1658[0]_i_5_n_4 ,\tmp_44_reg_1658[0]_i_6_n_4 ,\tmp_44_reg_1658[0]_i_7_n_4 ,tmp_45_fu_800_p1__0[3]}));
  CARRY4 \tmp_44_reg_1658_reg[0]_i_3 
       (.CI(\tmp_44_reg_1658_reg[0]_0 ),
        .CO({\tmp_44_reg_1658_reg[0]_i_3_n_4 ,\tmp_44_reg_1658_reg[0]_i_3_n_5 ,\tmp_44_reg_1658_reg[0]_i_3_n_6 ,\tmp_44_reg_1658_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_44_reg_1658[0]_i_16_n_4 ,\tmp_44_reg_1658[0]_i_17_n_4 ,\tmp_44_reg_1658[0]_i_18_n_4 ,\tmp_44_reg_1658[0]_i_19_n_4 }),
        .O({\tmp_44_reg_1658_reg[0]_i_3_n_8 ,\tmp_44_reg_1658_reg[0]_i_3_n_9 ,\tmp_44_reg_1658_reg[0]_i_3_n_10 ,\tmp_44_reg_1658_reg[0]_i_3_n_11 }),
        .S({\tmp_44_reg_1658[0]_i_20_n_4 ,\tmp_44_reg_1658[0]_i_21_n_4 ,\tmp_44_reg_1658[0]_i_22_n_4 ,\tmp_44_reg_1658[0]_i_23_n_4 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3CF8EDA2325E3E1078335D26C4D95C892136646408B41C5A4796BE868EAD749F),
    .INIT_01(256'hFD8834049F21D26EE6408C5B2624844FBB074DE01A7F8ED506B2FC7218B91F87),
    .INIT_02(256'h222FE705D1CE6587D01E5D8400CCBD63752D5FA5893F5E0C96EDA821A704482A),
    .INIT_03(256'h64C54A4729B14DACA73F4E1CF919732627175881AC848FBE7F23CF00425051B2),
    .INIT_04(256'h38B4693D1442B55DF331B761A39CADBAEA5A3902B379316E0D5DB0F097C2EED9),
    .INIT_05(256'h70DB46080826B25894F7CD40C2C5377FEC157364C1D78F1382C094C0DD1C26D5),
    .INIT_06(256'h3538E9D20EFC15486F068D1542754216CACF5F94614583DF9D2B233DB56A6B92),
    .INIT_07(256'hFEFA5A2A515E1325E24F567DC44CE71E3358648AF2B5AF4DD3B3D34A90993124),
    .INIT_08(256'h752013EA216D99B4D071FF717567066A43B3D7AEA3D12AFD0276CCC038FD01E1),
    .INIT_09(256'hDD4F9EE82D0B9FCA5A47376FEDFFF2595A72AC91D2976950118EC228316A948C),
    .INIT_0A(256'h362A502CDA6FAC16333A4C89243ED1D1D4095F2ED86B2698DC9946FEF778DE35),
    .INIT_0B(256'hCE701DD66DD4A1BC1835F2CA64C2C754EA2A69ADEBDC20813686609637617F5B),
    .INIT_0C(256'h8D392519D63652E027F93F231C26132C85398B4947AF9BB7877AE5BA919E7554),
    .INIT_0D(256'hC9BC2997F6F1C1C7A7177D4F99F6F73D2DD8CC768A5FA1519FEF59CC5DF38B2E),
    .INIT_0E(256'hE5E7DBF86D4E259A3399C9213CB597071F22766A52DD2B82DDCCA5E8E7F61756),
    .INIT_0F(256'h37CD2373C5CAA63D16052C028B1B493BA537E3EB85DAA4444BB0B431A5FEBE29),
    .INIT_10(256'h9676ADAE6EC005ECE9D459F5A1061CDAEC7BBAE0316D407EDF752A2773E3A576),
    .INIT_11(256'hE158AA08F46E96C0FCFB8A097FA35B7CEC34E3E50FA6ACD3D753B0FC16FDBD57),
    .INIT_12(256'h588FC77C065F40D7F756FC3CB961E1DA4E9541FC15F4D304FA7D55DDB6E2DBB6),
    .INIT_13(256'h2A551D3CF08459CE9BFFDE324E117AD3ED7932950E1BFECEC7C8C37394188A6D),
    .INIT_14(256'hCA73DD2DFF8A624330F43E5EEF2EAF4CADF8B17E2EEE966EA3E9206BBB45B5C1),
    .INIT_15(256'hACA920DFCEF94A9AF478647844D34EB05F10C1D3A8E51C6BBABC3525C7CDB4E8),
    .INIT_16(256'h92E7B861B43B323F530AC1E0FC642C57826C2CC04AC5D655699E799C563AA0D6),
    .INIT_17(256'h45E9DF11FA41DDE64DBB600A52FE40F03A68563F7263451FFDE4BA9A96D9A92B),
    .INIT_18(256'h7ACD16FCE361F005DB8B46A077FC434FB9313C1953033AF3460EF9381BBEFD7B),
    .INIT_19(256'h4B01B065AF0D33C5A6CF8317E529D1B2B0351DD926DAC6E8927422A56B6ACC4D),
    .INIT_1A(256'h31488FA9878A2B50824B4621C960520D2B0C24E23B56EA78E42701D4BBD18ABE),
    .INIT_1B(256'hCDE35FAEC3881F04DB89F7D2FD292597600F1D596CE370059CD3CEE5B4D7325D),
    .INIT_1C(256'hD161E9AF5734124B0447F2889F95151A8646213A813784588813B9F1717CCA1E),
    .INIT_1D(256'h1A3C4697100DBF0BDCF50E4A4AAF9A1688F1C447237AF41D605CE21991B4ABFC),
    .INIT_1E(256'h0FDF6B0E5CACEA308657BC1EB0D7691AA441EAF8B9ACEF1E2AB778FAA4ACC8CE),
    .INIT_1F(256'h00D49F8BD42D0504E2469F7AC76E4ECFB531B7440CECA8ECCF2BF8EF8F6E208D),
    .INIT_20(256'h7BCFC97D0769C704E8112AEF20BC918F3C02D8839AF185EBF443764214DD6CE5),
    .INIT_21(256'hE8F3AA4003FCC2114DDCEF373E7DA839CEFA7B1D83C4C1DB0FFE30446B6251BC),
    .INIT_22(256'hCE09210EAAA0906C23E8D749FE8DA2869E1D6A55C83AF52693C5116D15C7E7F8),
    .INIT_23(256'hB7B7E0A8E02EAA1AB62B839E5BBE5BD79E0676D5A1BD75523E3EC4EB305DFB30),
    .INIT_24(256'h2F3827B10CDB98B3C7B4E2E9CC7FEFEF934196138619A1A6D89C1BFB9475E2D3),
    .INIT_25(256'h841E3924AD2EC4A879C762AB94089EE0551325E734D33E480279DEA33372501C),
    .INIT_26(256'hD55FC9C56A7FF05E3CB56DA8C297007D81C9BBFB96C48ED11D4DB6B5032D6FCE),
    .INIT_27(256'h91396511971A607355FB6F813813A7DB25CE4FFF824B33E790E6C50B89ECBF6F),
    .INIT_28(256'h67D309F821E70DE666D917A5F2EEFF6FD6D4C8BBA96A548AEC4017968642C2D2),
    .INIT_29(256'h5026A60D13812CE535E72709B33C3BE2F52EC9BA91A16EB2377EEB4FB6A117B5),
    .INIT_2A(256'h62B7DEDC6EA8427673CFC32A32FE4100E9C8EE002E66940AB427C45E840C5BE4),
    .INIT_2B(256'h7766FBD122A6344139AD682BB7CED83205299CFA035DE6F27277FE7CC2305F37),
    .INIT_2C(256'h08C4C9540CFE71112F0CFA8348F8C47CFD291075EE9E68D3CA4CBF50B4BE07E6),
    .INIT_2D(256'h1A3D64305A0173CC64E8A971556FA733130DAA9503293FF84730CF11DFBDBC6C),
    .INIT_2E(256'h70F65718F0A8348EC235BCE883D73275D97DD80EB2738D8E8BCC0A1F118BF5A8),
    .INIT_2F(256'hA56E66D1EFDBBBBD412D40BBDF8108D0C41157B3E1FFA3DF495069EF664DD3A9),
    .INIT_30(256'hCE26FE45B02949490715B72362BC159FBE9D6ACB60209EA8ECA2EC94A00244A9),
    .INIT_31(256'h193CB50A723B0753FFC3BC30FF3FD768B1133A4EB33B65481C33E4EEF24CD254),
    .INIT_32(256'h625CFFDA5E7C80F7FCF2CC2714D8073C831FE33B75782B813103FFD4A8708860),
    .INIT_33(256'h5AB2B3A7199E72964BDFAFB8590D991D8A06B961A0D6B0223E6F2523E6A9F104),
    .INIT_34(256'hC1CF1004484F4DD14C823BA23CE30E92244404304046A3CDB21900CB55765973),
    .INIT_35(256'hC230C38319E44430522FC0633D865041CF1F0CCD10F4013081E1710130015B0F),
    .INIT_36(256'h8A5ADBDB690E7EA6C93D8FC96B33EC665247EF31305DE146C8BCC183D7712A48),
    .INIT_37(256'h2E00DAF17E1547CF5A74842D6D806C0FCE28F413CDF6BB6392B1AD39B305D320),
    .INIT_38(256'h487077C3032E6E8F943F4A6907D7397AE4DC998C719C46B3B833E3FFE183BEB3),
    .INIT_39(256'hCC140308B42D9E93B5BD06A33BBF23D9B839E3E0BB6004582B777B725DDE6032),
    .INIT_3A(256'h0B0F123D87ECE0F0CC85022A303B3F52AF5DA06508AC7A5463C4C6C31DA05555),
    .INIT_3B(256'hC0404F521FA673BBA41407CE28D53B2604126812C7C2241477D07B9328E6357D),
    .INIT_3C(256'hEC073FDA4EE2B93BDC923371A8EE364AD715B0EB8BFA361670E4CECE776273D8),
    .INIT_3D(256'h49ABF5BFCD5292A8EE33F88573B183833A1E1CB95C03F22E866EE822F1AD47DF),
    .INIT_3E(256'h27C76C7702A8FF63945E0FB9FCCFA9999F9EF7F9CF0E4C3B3CB9B8229B1971D9),
    .INIT_3F(256'h1E26FFC5DF0D051C76D3B089BBB23E742D3518F95054F14B315FEB5FEC4CAB76),
    .INIT_40(256'h3342D4ED28DFC023E1929EDE1E44BA32670928CDAB43C7EBF584BA70BE91EC1F),
    .INIT_41(256'hE67CD91331EA07213A13357B3C35ADA7A61411DD9E930E0A45FB20C056027A59),
    .INIT_42(256'hEBFF0DADD7F9E28124E36B7AAD33CD7960113F6772EA75AE2723DA37262A7CFD),
    .INIT_43(256'h266EC0E58B6FC4462E89F1803E75278B9A27ABAAAF80877E2A46B6CC0739608E),
    .INIT_44(256'h188A7F17ED65A5CEB23955EF814B7FB97F74FF634100070D5E319292037F087D),
    .INIT_45(256'h3E7DBF46338729DCDD62DC19DDC28F8BC6CECFFCCA546ECA85EBF404E1642352),
    .INIT_46(256'h6CFBAF23EC811E3E8A2E3FEBA8BB0D7AF4B4322CB1FF1767BE2480AE229EC7D8),
    .INIT_47(256'hFE98443F53FC0389CA889224483D861855D39736C09C2A022D13ED775080C818),
    .INIT_48(256'hB7873F3CD35C65E73AB48C21FC33E12C5BBFA2E5456D9CBAC9F070CFD7D502C8),
    .INIT_49(256'hA51A446BC10E01F24D55D9B8A4A41E74C71B84D0CB16FBDCFAF9BB3613224909),
    .INIT_4A(256'hAE5640D96717ACFBFEA7FD89172F80A150488CAF16E1FFEFF546B35FEEEA953F),
    .INIT_4B(256'hB1912ABECD50DF8CF4E225BBABEB8C5B893EC32B845F4CAD3AA9624E098E5E40),
    .INIT_4C(256'hD1DB90C58148E7FBF23E4956FFDBBCE725C5B369229A8613FB47CD97FA832BFF),
    .INIT_4D(256'h182696906BEA7733BF6297B7A5B475BD7E37C9F1D8B4EF43F6B6F3E2E2A27C06),
    .INIT_4E(256'h26A0DF30BE3F4EE33B466F86CCDFED1F2368D0C411B3F34871F401E70A414637),
    .INIT_4F(256'hCF12BFC0CB12C1FF01DE9AFC0CF10540F5095CF703F1E00372E6369AB741DB3E),
    .INIT_50(256'h9DC6D858262D75CDBD7F562C2B6902DECAB8A4A162980139DC49CA45B1676A7A),
    .INIT_51(256'hEF926472F14FCFEA9A87237AACEA031243E7E9443C6CB827526D5E7A9425F295),
    .INIT_52(256'hEDB8CDB678EED41FF0958A7C7FC3C6550FEFAA00FEC4E8333F4030B07726A9C3),
    .INIT_53(256'h29EF4E7E84F564D40865E5A6280AE91274DC5DD9F343D747F23D046DBABCCA42),
    .INIT_54(256'h30EAAD673EFC3F99423226F467E56E970E2A0CF89AF0F6C31EDDF0006E7EDF02),
    .INIT_55(256'h8D3BA9130D3CCE880037BE0AED7A73A560D2D1CB333B9AC40852E25A9BF0BED0),
    .INIT_56(256'h6A23FB03E578306AF2F6C3C3300E8EBD3133B869A3C344F4A92B2C29D04BFF78),
    .INIT_57(256'h4F7FA449D824A76D6492FEA3647153DDF2CD786C3F6543F2AB2ABEF48F13BBA8),
    .INIT_58(256'h425C2358F30CC363616410140DF11C62312F57CEB0F2ED12F2C45BA145C8C733),
    .INIT_59(256'hB1CC346826F2A649B11C9D549849F07D823A8143A05AF99C3E4E830D05D040F7),
    .INIT_5A(256'hEB95CC81A4050893E8BC6681D2F8435CD22D37C557174FC86E47F4DCF413B6CA),
    .INIT_5B(256'hAE06FBFF48E97613D14CC38D441237174EF82EF780AEF7E224F9DB888AD1612A),
    .INIT_5C(256'hBED2FA1E35DDFCBE1548CF5E67409D64A4A31025B013E140F0CA1264FB62325C),
    .INIT_5D(256'h0D449AD555AB1A3F5A64B4A16D4420DF013301EF6E9882B0936BA24F8615663D),
    .INIT_5E(256'h6C33DD578E36E0D169B588312BA89F43E6BE5DE8F73C8C4D0F90B541A0048066),
    .INIT_5F(256'h3A2610FD3AE65045B0C97C77E48601340929981ECAD174AC2C8E12343193E5C4),
    .INIT_60(256'hE75CC4E166F53580F60D821A535BF862A47A9677ED9D4FF78CCA38D20BBE6C9F),
    .INIT_61(256'hB0A26AC38B6A03A343DE2810898EAA55DA26CB9AF005AA0D49F9D0B4AAAA9149),
    .INIT_62(256'h61604E6D3E8135175D84DECC83D044210FFC097982F724F1D621BEFE59A4CC6F),
    .INIT_63(256'h0413CAF16CC09D21FF365A49988B419C48112E0D2CC96AF3E2180612AB0B86A6),
    .INIT_64(256'hF7170F31469C6F5F4C7E1D377F1AF067C9AE99FC21446CA048DA861A29B90048),
    .INIT_65(256'h242F4C74A9413B2D5B13CFFF3B7A9510F35BCEF489840430E1027D69EC2CD596),
    .INIT_66(256'h86BBDC0A3B6C70D1F192D0314FE7A1F781DF35ED24C67258E7951CA2E5365FC4),
    .INIT_67(256'h01982B28F3EFC8A794E4C07A31D562BAADD7A4204E2DC340138907CDE4FC5372),
    .INIT_68(256'h0CB91963935C6B51CA03C786166A328E29F97DEDEF8B608CEEAFF3DE458C2174),
    .INIT_69(256'h168897C20F530CD31186B2A4F0609484E6FD8F60F8C0C341CEEAD15478524E60),
    .INIT_6A(256'hCEE35CF7C4B2E1555F14602DF4DE105096A7C3AE0165D43D641159EA11A1ECD6),
    .INIT_6B(256'h6F10063324DBC970C36B9FC5F47907FE752F4DD7AECF52181B01650BE536F776),
    .INIT_6C(256'hF1FFC06B1B1E7E4044853B5138905C515C6B363803546685F1EF86B066504FD0),
    .INIT_6D(256'hBF73C00639D313374075B3F9FC8E6586FC1D0C1E4CA51796C6B6342D30427B7A),
    .INIT_6E(256'hEF96ED6C1672FB7A464B2F89E8CEAA5D107095F03E462635E1FCC4E253574EF5),
    .INIT_6F(256'h2CA2BA833C0604E07C31EF69F3F958A0552E1D7B2DE14467B5A0675CB77D3AAA),
    .INIT_70(256'h674E1A07399A3CFF3F58316D2247AA5142FC14EA326795EB283FDD8678C9F09D),
    .INIT_71(256'h337201F735D57FC27CCA6832F9C5BBFD9706250A4C2FC115A76C723667661E34),
    .INIT_72(256'h33395748BAAAE847E8FB57431C2AC836B17062E3DB7D26905955C4CED4A2685D),
    .INIT_73(256'h346FDBF2483E618F9E55BBAD58CB484AC63A75EAE7D0BCE1049696B36842BB8D),
    .INIT_74(256'hC5143C37700CA875B2BD54464C542D53261B14F94C1A9305ECF8AECC2D3C70A1),
    .INIT_75(256'hCC14A5EF4CEF92230DEB974D81FFBB5EF018D147FDAAAF1ECD8F0611C997C4DB),
    .INIT_76(256'h023CD8F5E7118F61CEF5C02999295A4AD3AEEAF056A3F7320EC304736827CBA6),
    .INIT_77(256'h3A1FD60CAA66F9B903ABF4EC663DDB5FAAB0A939E1256E8D5AFC1CA9AD96F836),
    .INIT_78(256'hC66E13E82728465AD22613B11F9199B1C287131313BE8801B40572431FE36971),
    .INIT_79(256'h556621901DA595E0CD2FAF6CAF67AE62AD2DD7DD7C43722FF27A31FC98916C30),
    .INIT_7A(256'hC1F53A39ED4426D5906EE0C918C598AE543541E17C72D24D8FE94D9CD4E6E77E),
    .INIT_7B(256'hEE1C64FC8919B28C9B11DC9FBFB4316433003ED7A81C23B65D029DC95133183D),
    .INIT_7C(256'h0D4310342C0F0D5108433CF33C5071513804023800857380C2C543E852315540),
    .INIT_7D(256'h8100C0431574CC34471300F030C31043002C00CD00D50400C2F0710030013F3C),
    .INIT_7E(256'hDD800DA6B735DE55DB40F5424630DF72D403E120DB61CF9D7E04B8D04F4F5BEA),
    .INIT_7F(256'h707CD3CAE817359E08EA762FD39BE409DCE3BDD8162C79E4E5F879013ABC3E1F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_0
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_0_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_2_0[1:0]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3CBDFCCD8BCC06F439343C77DC3C28DE36DD3244007FDDD3ADB33F18C7EA8C53),
    .INIT_01(256'h71C0AE0D23F6FBC7FC10CC4F4F119C0F75131C73231EC4BFCD3048EE0CFFA0E5),
    .INIT_02(256'h0BB3F200508C7157E00A1C1D003070F00C401E300C7C0F0C811C4C30C33F8B0C),
    .INIT_03(256'h03C01DB30B811434F1F30C59F00FF33D321330103F3DC31D7E04C395103010C2),
    .INIT_04(256'h00F43C308140310CE339F47EC73030FFE3CC0D41F00CF03F0CCF30C4C1C03FCC),
    .INIT_05(256'h33D014301C6D3170F4F3D00CC7C003CCFC0C3787C3CC834001E0CCC0DF1C04F0),
    .INIT_06(256'h04F4C13E9C0C03D0F7C75C100C60433007721A0A003E070B8F060C18A35C7381),
    .INIT_07(256'h3E8C0C3F2CCD80C404240CCDC84D1430301230C1D03042D806C7CB510461D0FF),
    .INIT_08(256'h083431FEF0880F78F8B5EF203CEC4C200E720DC300C370FBCC324EF17C027FA0),
    .INIT_09(256'hFBCC3A6C31CD8F4C0E3440ADC4F2403EFE1FFC70D0F008C3C7CCC01D3421909F),
    .INIT_0A(256'h3BCC023C0F4F4F1B3F343CE3007C72D3340C3C08C0FC300C0FFCC3C0F32D0830),
    .INIT_0B(256'hCC303CC0333133000031FFAC00C0D003C3000C3CF0CE4433B0C303FD32001F30),
    .INIT_0C(256'hC063F3C3FC3330EC38080F1C38F7600FDB33DE3F0F00CEBF0783CFC7CFF1A6BC),
    .INIT_0D(256'h6FFC1232CC4F18B3F78330BCF8F40F3972FFF0CF1E1FB731CEF3F0681CF30FF4),
    .INIT_0E(256'h363BCCD9F271C5A22B3CF07C307FA5C1C7FCE708C3681CC34BAE700F6CFF4FAE),
    .INIT_0F(256'hEBF36CECDE4FA170F4CAF40A4703CFF13102F32FC309FAB23D4F3EBEFEBF0055),
    .INIT_10(256'hD8CBC3DC2DD5C700D14D4005F05417FC13FB1178CD4FD3F8516C0D2C2CD2A018),
    .INIT_11(256'h8A115153FC57C520F0F7508533083FFD692027340D3D84234316F47E5D3C6019),
    .INIT_12(256'h0033F0CC40C08427E0C81C59F08494FD1FC0123CCC7393C0C37C4F28FFC0B3CC),
    .INIT_13(256'h42005F20F89C003CF3330CFC03403FB0303C27030E4CBF0C0303C7701F3C301F),
    .INIT_14(256'h07A03CD9A7C5C6773CF1F47CC71C82EDCCBD37003C7FDDB70EFC777C6EC00FA3),
    .INIT_15(256'hF400718DEFC3B730F7FF0CEF54C30BB3383F83F7D30FE2E2BD480BEDCF8F3578),
    .INIT_16(256'h0BB32EC020F0B357330FC43DFC208FFFDF8833C5CC038CBC3033F10C4DF33C0F),
    .INIT_17(256'hC000C030FFDCBCECF7CE003F03FF3FB03C2FF3F2120CBD33FD0CFFBDCF8F2043),
    .INIT_18(256'h28C85BB027B0B11CDE8BC7ECF31C8C3AFFC41AC1F3D3BCA6BE0E3118CDD0B0FF),
    .INIT_19(256'hCF03F600DC0973FCF88EC6D6C33E0FCCCC3FCF8213C07F10023DFC40B8DFDCC2),
    .INIT_1A(256'h3C3FCF331F037C700F040FE3F8604C5D3B4F31FB3FC7F3B93307C3C40E2678FC),
    .INIT_1B(256'h3D33CCF3D0FC07F40490F340F83D5033FC183C8C1FD6F84081F3F0EAF1301F09),
    .INIT_1C(256'hC340C1DFE3B187FB0542F02C0FC057F3CBC7027F007F5C80D14F7DD030CACA1E),
    .INIT_1D(256'h173C4C7F370F7B0FCC3B4CD30CC68F0C41E2C080201F34FCFC0CCF4500B330CE),
    .INIT_1E(256'h03BF3C003CF0FC240303F03CF033CC0FCCCCF0F1FCC0BFFC3037F1C34DF00C0F),
    .INIT_1F(256'hC100C003D00CC03CF7DFC33FC3FF3FCFFC23F3C32FCCBD30CC0FFCBCCFCF301C),
    .INIT_20(256'hFFCFD76FCF0F0FE8F00C43B27CDC6CD7608FCFC383BCB35B30EF4CC3C53933B0),
    .INIT_21(256'h0FF3FF3343EF17DF1B32BF00F9FCF5BCC3FC7C0E21C3AFFC0EB634C37574DFE9),
    .INIT_22(256'hDF843AFF8C88C0A8FD36CF103BC067950F3F2C4200387C9318978FD0F7F8C0E3),
    .INIT_23(256'h3DFC0C783301F0C706DDC09CC8818CFD320EF0CDC1FD838CF8E0CCD887E38323),
    .INIT_24(256'h0BA033EFECCBCF03F73B3CFFCC58EEEE33033CC2C03FF0C38CF88EC4FF1032A3),
    .INIT_25(256'h7BCC2CACECFECCF0F6308FFBCCCB3CFCF32F3CF330F003FF01F3C3FD2220C0BE),
    .INIT_26(256'hCC83CDF3ACFFFCB40FF0FCCCCFBF481EC7FFFDB7F0833FBC7ECE71F30F237ABF),
    .INIT_27(256'hBC0CF443C04E7DBFCA3ECF47F8FC1FCCC8FFCFF3D0D12FD382CF8CEAFCCC8FF8),
    .INIT_28(256'h337F0C3C03F3CF3F3BCC43C3F0BFBF2CF00CF3FF0F32C00CB005C23F00008900),
    .INIT_29(256'h0133FE8C33F00FF030833F0C337C0334F2080CBF0331C0C3703037D3F0303F33),
    .INIT_2A(256'h3F7FCF0C0F30030F3FCC030330BF0300F0CCF30C0F33C04CF030C33F000CC900),
    .INIT_2B(256'h3033FE8033F077003CCC3C0F330CC034020C0CFF033CC0C3333333C3C3300F73),
    .INIT_2C(256'h0040CB148C3C31D83204341CC00043F9CFC43F328C0E8CBFB2307C0CCECF798F),
    .INIT_2D(256'h43C0C7E4EF1D3834F34CC3D3073FD3CE060733C6132E8B408F13CF8D8FDF408E),
    .INIT_2E(256'h04F43C0545313230FF3CF96FDB3704EFF3F9CD4EF0108CB30FCFC31300C3360C),
    .INIT_2F(256'hF3101934EF3DB170F43C18FFC7C0109CC100074AD3C884400E30C8BCD32FC8C0),
    .INIT_30(256'hC8B3C37FDC0F0F9007084FC63CEC7C12284702C240F17309F0004DFCF342CAF0),
    .INIT_31(256'h0C3CFF8F202253CF0504FC50F83F1470F02C7CCD202257EC02F4387F3471CF0C),
    .INIT_32(256'h17E8EFDF8132C733E8F1D58AC024E2E8F6EBD07CBDBC9FFC037EBE30E6C13CCC),
    .INIT_33(256'h021154E3FB3931E0F3FE5CA80F41CF8C3C07E7BAC20F64333D6DCF30DECFF95C),
    .INIT_34(256'hC08F00003C0F0C8000033FF33C030C023C00013400C0330CF00001D303320033),
    .INIT_35(256'h8030C3030030CC3C0F0FC0533CC33003CF3F0CCC00E30C30C3F0300030003F0F),
    .INIT_36(256'hCCC3C3F33C0F3CCCC03CCFCC3F333C030307CF3030CC330FCCCF00C3C3303FCC),
    .INIT_37(256'h3F00C3F30C0C00CF0F30C00CFCC03C0FCF30F040CCF33F30C3F0FC7F3300C33C),
    .INIT_38(256'h0DC17FF3C30B4FC8E33AECE7133C2C7FFCF83CD0F48D31373CEFB7CCFF071C27),
    .INIT_39(256'hC80C342DF577F8D74C2CC3070FFE40D3CC30DFF0C1C440F3C0FE08B3FFDCC02B),
    .INIT_3A(256'h0B0C023CD30C43C8C804301304AC7202333C320C00FD304003FC43D43C204800),
    .INIT_3B(256'h80003CC03373FF0301F10FFC00C0100200140C70C0C24403B0C30FC133001030),
    .INIT_3C(256'hF03F3D003FF7FC231C0333F7FC3FCC4FFC0CF8F0CFC7F3F1F53981D38F370E43),
    .INIT_3D(256'hC2B3F0D3D034C7FC33DFF00333F333073F3B0CFF2F07BD73C03F30F0F0CC3F9F),
    .INIT_3E(256'h33BF3C0033F0FFF7000F0FF3FC1FCC0FF8CCF7F0CF00CCF03035F1034F030143),
    .INIT_3F(256'hC173FC10C330CF3C33DFF00F33F32F333C2B0CBF1303BD33F03F33FCFCCC3F40),
    .INIT_40(256'h3F73C33FCC0FC00FFCCB5FDF38903C3037430FCB0F03C30FF31C0E2CFF10BCFC),
    .INIT_41(256'h0FFCCFF33CFE53F43B3430CC38700030370D70CC3F001F0C43F438470070CFCC),
    .INIT_42(256'hC0230FCFFC30F09030C71F0CF8C7ED2FC0030C36FC03C37CF483CF2F3F11B2BC),
    .INIT_43(256'hD30CD3F3CC4EDDFC3703047C3B304FFF3F3BF3830E31BF0C4303F4111F2C30FB),
    .INIT_44(256'h00603C3020BC03B4CBE9B4301B4B4FD3C0E1FEC434CEBC07046BF7E731DF9473),
    .INIT_45(256'hDF0C276C3317ED18CEAF8C72C48FDFDE98F7DF2081C274828DDBC4D1E3D39406),
    .INIT_46(256'h3B39C3A0CB4C144FE1387F1A18DCA5A22ECD2F14074BDDAE6AB88C00BFF41737),
    .INIT_47(256'h6BFFBC6D42647A77B378B7BB5418497D7CC39C3FD519FF3F7B049CF234F3D1D9),
    .INIT_48(256'hC367310C5000F47701CD2C4DFC2BDB0C1B07E37C0CBCDF0CD45041F3CFED0FEC),
    .INIT_49(256'h27006C02CFDC582F05C30DEDF005CF3D771334503E73B72E3FC4F3C763334028),
    .INIT_4A(256'h030001CC330CC383F432FC0C030CF7C30CCC0C07C03DCC03CDFC710CFFCDC73F),
    .INIT_4B(256'hF3C07F7CFF003308F8330C5F03C3FCCC0033C373F02F08CF3E0F0FD10FCF20F7),
    .INIT_4C(256'hCD5017C0D0504FD8C735F0F70FCC78C6740833C0748CB083FCCFCCC0F01002C0),
    .INIT_4D(256'h3300F3C0003070171C75C304C1FD010CCF00DC32F2E18313C3F0CC1734041C33),
    .INIT_4E(256'h3F3CCE30CF7F4FDF3F003FF3CC0F3F0F373CF1C003F0F34C30F0C3C30F010033),
    .INIT_4F(256'hCC33FCC0C373CFF300CCFF0C0CF01003F01C0CBF03C0C403F0F333C3F300DF3C),
    .INIT_50(256'hFCCFCC303F3F3CCC0F33FFF33F3F3C0FFC3CF0F03380333CFCC4C0D303330C33),
    .INIT_51(256'hFD33F003C430C3FF0FDFF303FCBF3343CFFFCC8C0CF3FC33C3FC3CFFF100FF3C),
    .INIT_52(256'hBD7CD75FAC8ECFFCF4C803B67FBF2D086C8FFEC3F34CE31373EC8CBFB87CF687),
    .INIT_53(256'h0FFFFF6E7192D8EF6E727300BE8FE5FFF0E4498F12C7EAECC3B705FF6A65CBF9),
    .INIT_54(256'h3C7FCE038FF43FA0077EF3D03BBF38F30C2FF3B83FF03F8BBE80702F0CFDF523),
    .INIT_55(256'h3573FCF7037F3B88C54F3F20F832F33D33CEC04C032C30100D30FCF4F0B30F2C),
    .INIT_56(256'hFBDFCC90B3BC3403300703F6345F77AF2E2CEC38433FDF9147074B179CE67E00),
    .INIT_57(256'h12F33F4307E30687F7E03BF7380467884EFF8D4F4F2DEF1C7B367FEAC102AFBA),
    .INIT_58(256'h0BCC300CF30CC327300F40300C408CF33C0F00C70033CC00F4018F0000CF0033),
    .INIT_59(256'h80CC3D3C337347CCF4CC0C400C03C03F043F0003300DC0CC7D00070200F030C3),
    .INIT_5A(256'hCCB4CDF361CC0CA8CFFCF0CCCFAC482EC62F3D87F0C23FBC7ECD71FCF8277EBF),
    .INIT_5B(256'hBB1CF43FCD0D79BFCE3F9333C8FC5FCCC8EFFFF7D0D2EFD3C3CF8CEBFCC080FC),
    .INIT_5C(256'hF8C3C3337C0F3D980000CFCF3F007C033007003030C0334CF0D340C0C33333CC),
    .INIT_5D(256'h0C00C3C3103C403F0B00F010FCC0300F033300CC3CF30F31C2F0F04E00000F38),
    .INIT_5E(256'h3FBC3C0DC33003F71C3CF02B077CBF33FDFD00CDF33DCDC74AF1B510710061C7),
    .INIT_5F(256'hF173322D2738FF0034CC3CD304C300030D3FDCFFD3C2F2E3FD0F4F2C33D3C078),
    .INIT_60(256'hC7F0FDF030FCF030EF03C07DC7E3B0EFDCF8CF30BC0F8FB3CCCFFCC3CFFF3BFF),
    .INIT_61(256'hFFC003B3CF1CCC33F7BF000CC3CFCFCCFF37C302F30DB30C0DCFCCF1CFCFF4CF),
    .INIT_62(256'h0BF43D32C48EB95B0C02CC8FCF58BBFD3CCA17B3CC80EC200065B20089C342DF),
    .INIT_63(256'h01586648DFF2BCE8CBC050C00000F089420B37C42E0FBEB7BDBF0BFDE312A950),
    .INIT_64(256'h08144FF050090E78DB2EF0500308AC01D7AC3C80F5CD7D330766333C2DE01530),
    .INIT_65(256'hAE1C374DFC16D51809939F0203FB3C838B239FE481F074F2011AC89DEECC5416),
    .INIT_66(256'hC8B3F1FF3C3FF028C583D03C03A38723C7D30C3B70C1330C431E8FD7B4313CBF),
    .INIT_67(256'h5ECC02CF3C4B950F03BF40BEF08E1F333BCFF0400C3036F143C1C3480CFCD30C),
    .INIT_68(256'h000D3CF0170C03ACCB0CB0301B6CA7EC04F92DCDF3CE31C4CFFF72D0C0FD4F00),
    .INIT_69(256'h33C030800341CC570983F3E0C8C0FCDCCCD4DF30F1D23F130ECFD880FC1310F4),
    .INIT_6A(256'hCC730C33FCB3BCB8070F00D3FCBF1D53F803C6F300C5F0BD344482FF40168733),
    .INIT_6B(256'hCC40C08301B3DCFC0B4FC32FFCFF6333FD2B0CC31FC2CC30C2003438F030EF50),
    .INIT_6C(256'hF8FFD3334F4F7CA800003FF33C00BC123003303003C1334CF0C300C403330CC0),
    .INIT_6D(256'hFC33C3030030473F0800F31CFCCC3003FF0C0CCC0CE20F0082F0300E30000F3C),
    .INIT_6E(256'hFB7FCF3C1F737F1B0F0C3FF3FC3F7F0F383CF1F03FC3F3BCF0F080C703300CF0),
    .INIT_6F(256'h3D33FFC3307047F03DC0FF3CF3FD1030FF180CBF0FF0C413F0F033D3F33C1F3C),
    .INIT_70(256'hCCC3320E58CB3F843CCE0C2C3F9362D10BC30E37303DCF07713FCAF7B3FF237F),
    .INIT_71(256'hCEC0C06E2CCC3CCF054F8CE3BC82FFFB001F30002C2F0EFC4EF0F06303F37FF9),
    .INIT_72(256'h3FFC023CFF0F0FDFCCF33FF60C0C3F03203033CFC3FC30000FFCC3CCF3300D30),
    .INIT_73(256'h3C3FFFC0302333D30F31FFFC0CCF0103C33C0CFCF0C34CE3C0F303F23300CF30),
    .INIT_74(256'hCC100D77B0CC3EC0370300C30C004D223C5300F04CC0330DF5144DD0102F30F0),
    .INIT_75(256'hDD00C33320FD143F08D30350C0FFD34CC33000D33CF2CB4DCEC1004FC2033CDC),
    .INIT_76(256'hC25C80CC93F0826BC8F7804007A31693C8F08E34333D0E871E0C4DF6F4EA8AC3),
    .INIT_77(256'hC3FF0D0F2281FB5FC43B3C2FF4C34F090DD7C0BCE10D77DC39FC07250CC2D0CB),
    .INIT_78(256'h173134DDCF02DB07F13C00401B41C8E10CF04453C0BCEED46F3D33413FCE4053),
    .INIT_79(256'h3700FE323FC3F344C17C0CBC57108CB37203C3F0E042700EBC4E5CF90CF3067C),
    .INIT_7A(256'hC8003E04BC84B2E80403C41D0084A13E1C0C0339FC07C3F985474ECC1DC2F2CF),
    .INIT_7B(256'h90401737FCDDC00403100073F3F010CD033433D31C303F810F13CCDED003602B),
    .INIT_7C(256'h0CC300303C0F0CC000033CF33C0030033C00003000C03300C0C000C003330000),
    .INIT_7D(256'hC000C0030030CC3C0F03000030C33003003C00CC00F30C00C3F0300030003F3C),
    .INIT_7E(256'hCF510DCC57FCC77FCC04BC741BD40BD3C5DCCE88F37EDCDB1F0DFDDC86EB5BC3),
    .INIT_7F(256'h03FC4E9C23C5379F07BF3C9FCBD08C0C0FD7C08F203E27DCBCFC070F1FFF40C0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_1
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_1_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_2_0[3:2]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3CFCFCCC03CC03303C303C33C03C30CC30CC300C003FCCC70FF03F00C3FC0C03),
    .INIT_01(256'h30C03C0C33F0F303F000CCFF0300CC0F30030C33330FC0FFCC300CFF0CFF00F0),
    .INIT_02(256'h0333F00000CCF033F00F0C0C00F0F0F00C000F300C3F0F0CC00C0C30C33FCF0C),
    .INIT_03(256'h03C00FF30FC0003CF0F30C0CF00FF33C330330003F3CC30C3F00C300003030C3),
    .INIT_04(256'h00F03C300000300CF330F03CC33030FFC3CC0C00F00CF03F0CCF30C0C0C03FCC),
    .INIT_05(256'h33C000300C0C3030F0F3C00CC3C003CCFC003303C3CCC30000C0CCC0CF0C00F0),
    .INIT_06(256'h0C30C33FCC0C03CCFFCF0C000CF0033003330F0F003F030FCF0F0F3CF30CFFC0),
    .INIT_07(256'h3FCC0FFF3CCF00C00C300CCCCC0C003033003000F03003CC03C3C3030030C0FF),
    .INIT_08(256'h043031FFC0CC0F20F03FFF203C7CCC030F330DC700C330FFCD33CDC43C337FF0),
    .INIT_09(256'hBFCC3C3C300F8FC801F0003CCCF3003FFC0FFC30C0F000D3C0CCC00D3030F0CF),
    .INIT_0A(256'h3FCC033C0F0F0F0F3F303CF3003C33C3300C3C0CC0FC300C0FFCC3C0F33C0C30),
    .INIT_0B(256'hCC303CC0333033000030FFFC00C0C003C3000C3CF0CF0033F0C303FF33000F30),
    .INIT_0C(256'hC0F3F3C3FC3330FC3C0C0F3C3C33000FC333CC3F0F00CFFF03038FC3CFF033FC),
    .INIT_0D(256'hCFFC0033CC0FCCF3F3C330ECFCF00F3F30FFF0CF0F0FF330CCF3F03C0CF30FCC),
    .INIT_0E(256'h337FCCCCF330C3C3333CF03C30FFF3C3CFFCF300C33C0C03CCFC300F3CFECF0F),
    .INIT_0F(256'hF3F33FFCFF0F373CFCCFFC5F0303CFF03303F33FC33CFCC33F0F3FC0FFFF3033),
    .INIT_10(256'hCCB3C3CC3C0003DCF00C003CF04043CF03F30130CC0CC33C003C0C003CF3300C),
    .INIT_11(256'hC3000033FC4FC030FCF3000C33003FFF303033300F3FCC33C303F03F0F3C000C),
    .INIT_12(256'h0033F0CC00C0C033F0CC0C0CF0C0C0FC0FC0033CCC33C3C0C33C0F3CFFC0F3CC),
    .INIT_13(256'h03000F30FCCC003CF3330CFC03003FF0303C33030F0CFF0C0303C3300F3C300F),
    .INIT_14(256'h03F03CCCF3C0C3333CF0F03CC33CC3FCCCFC33003C3FCCF30FFCF33C3CC00F03),
    .INIT_15(256'hF00030CCFFC3FF30F3FF0CFF00C30FF33C3FC3F3C30FF0F3FC0C0FFCCFCF3030),
    .INIT_16(256'h03F33CC030F0F333330FC03CFC30CFFFCFCC33C0CC03CCFC3033F00C0CF33C0F),
    .INIT_17(256'hC000C030FFCCFCFCF3CF003F03FF3FF03C3FF3F3030CFC33FC0CFFFCCFCF3003),
    .INIT_18(256'h38CC0EF03330301CCFC0C3CCF3CC4C0CF3CC3FCCF3C3FC333F0F333CCCC1F3FF),
    .INIT_19(256'h0F03F300CC0C77F0FF0FC3C3C33C0FCCCC3FCF8303D0FF30033CFCC3FCCFDCC0),
    .INIT_1A(256'h3C3FCF330F033C300F0C0FF3FC300C0C330F30FF3FC3F3FC3303C3C00F303CFC),
    .INIT_1B(256'h3C33CCF3C0FC03F000C0F3F0FC3C0033FC0C3CCC0FC3F000C0F3F0FFF0300F0C),
    .INIT_1C(256'hC3C0C3CFF330038F0003F03C0F0003F2CFC30033003C0C00C00FFCC030CEC30F),
    .INIT_1D(256'hC33C0C3F334FFB0FC83F0C130CC3CF0F00F3C000303F3CFCFC0CCF0000F330CF),
    .INIT_1E(256'h03FF3C003CF0FC300303F03CF033CC0FCCCCF0F0FCC0FFFC3033F0C30CF00C0F),
    .INIT_1F(256'hC000C003C00CC03CF3CFC33FC3FF3FCFFC33F3C30FCCFC30CC0FFCFCCFCF300C),
    .INIT_20(256'hFFCFC33FCF0F0FCCF00C03F33CCC3CC33003CFC303FC330F30CF0CC3C03C33F0),
    .INIT_21(256'h0FF3FF3303FF03CF0F30FF00FCFCF03CC3FC3C0C30C30FFC0FF030033030CFFC),
    .INIT_22(256'hC38030FFFCCCC0F0F03FCF303F00F3C30B330C07003C3CC30CCFCCC0F3FF04F3),
    .INIT_23(256'hFFFC0D7C3303BCCF03FCC00CCCC3FCFF303FF00CF0FF0FFCFCF0CC3D03F3F333),
    .INIT_24(256'h03F030FFFCCFCF47F33F3CFFCC0CFFCC33033CC3C03FF0C30CFC0CC0FF3173F3),
    .INIT_25(256'h3FCC3D3CFCFFC0F0F730CFFFCCCF3CFCF03F3CF330C003FF00F3C3FC3330C0FC),
    .INIT_26(256'hCCC3CCF3FCFFFC300FF0FCCCCFFF0C0CC3FFFFFFF0C33FFC3FCF30F30F303FFF),
    .INIT_27(256'h3C0CF003C0CF30FFC33FCFF3FCFC3FCCCCFFCFF3C0C33FF3C3CFCCFFFCCCCFFC),
    .INIT_28(256'h333F0C3C03F3CF3F3FCC03C3F0FFFF3CF00CF3FF0F33C00CF000C33F0000CC00),
    .INIT_29(256'h0033FFCC33F00FF030C33F0C333C0330F30C0CFF0330C0C3303033C3F0303F33),
    .INIT_2A(256'h3F3FCF0C0F30030F3FCC030330FF0300F0CCF30C0F33C00CF030C33F000CCC00),
    .INIT_2B(256'h3033FFC033F033003CCC3C0F330CC030030C0CFF033CC0C3333333C3C3300F33),
    .INIT_2C(256'h0000CF000C3C30C03300300CC00003FCCFCC3F30CC0CCCFF33303C0CCCCF33CF),
    .INIT_2D(256'h03C0C030CF0C3C30F30CC3C3033FF3CF000333C3030FCF00CF03CFCCCFCF00CC),
    .INIT_2E(256'h00F03C0000303030FF30F03CC33300FFC3FCCC0CF000CCF30FCFC30301C3330C),
    .INIT_2F(256'hF3000030CF0CF030F03C00FFC3C000CCC0040303C3CCC0000C00CCFCC30FC0C0),
    .INIT_30(256'hCCF3C33FFC0F0FC0030C0FC33CCC3C033C0303C300F0330CF0000CFCF303C0F0),
    .INIT_31(256'h0C3CFF0F303303CF0F00FC00FC3F3030F03C3CCC30330FFC03F0303F3030CF0C),
    .INIT_32(256'h03F0FFCFC030C333FCF0C00CC030C3FCC3FFC03CFC3CCFFC033FFF30FCC03CCC),
    .INIT_33(256'h030000F3FF0F30F0F3FF0CFC0F00CFCC3C03F333C30FF0333C0FCF30CFCFF00C),
    .INIT_34(256'hC0CF00003C0F0CC000033FF33C030C033C00003000C0330CF00000C303330033),
    .INIT_35(256'hC030C3030030CC3C0F0FC0033CC33003CF3F0CCC00F30C30C3F0300030003F0F),
    .INIT_36(256'hCCC3C3F33C0F3CCCC03CCFCC3F333C030303CF3030CC330FCCCF00C3C3303FCC),
    .INIT_37(256'h3F00C3F30C0C00CF0F30C00CFCC03C0FCF30F000CCF33F30C3F0FC3F3300C33C),
    .INIT_38(256'h0CC03FF3C30F0FCCC333FCF3033C3C3FFCFC3CC0F0CC30333CFFF3CCFF030C33),
    .INIT_39(256'hCC0C300CF033FCC30C3CC3030FFF00C3CC30CFF0C0C000F3C0FF0CF3FFCCC033),
    .INIT_3A(256'h0F0C033CC30C03CCCC003033003C3303333C300C00FC300003FCC3C03C300C00),
    .INIT_3B(256'hC0003CC03333FF0300F00FFC00C0000300000C30C0C30003F0C30FC333000030),
    .INIT_3C(256'hF03F3C003FF3FC330C0333F3FC3FCC0FFC0CF0F0CFC3F3F0F030C0C30F330C03),
    .INIT_3D(256'hC033F0C3C030C3FC33CFF00333F333033F3F0CFF0F03FC33C03F30F0F0CC3F0F),
    .INIT_3E(256'h33FF3C0033F0FFF3000F0FF3FC0FCC0FFCCCF3F0CF00CCF03030F0030F030003),
    .INIT_3F(256'hC033FC00C330CF3C33CFF00F33F33F333C3F0CFF0303FC33F03F33FCFCCC3F00),
    .INIT_40(256'h3F33C33FCC0FC00FFCCF0FCF3CC03C3033030FCF0F03C30FF30C0F3CFF00FCFC),
    .INIT_41(256'h0FFCCFF33CFF03F03F3030CC3C300030330C30CC3F000F0C03F030030030CFCC),
    .INIT_42(256'hC0330FCFFC30F0C030CF0F0CFCC3CC3FC0030C33FC03C33CF003CF3F3F03F3FC),
    .INIT_43(256'hC30CC3F3CC0FCCFC3F03000C3F300FFF3F3FF3C30F30FF0C0303F0000F3C30CF),
    .INIT_44(256'h00003C30F0FCC330C3F0F00003CFFFF0CCF0FEC030CF3C030CFF33FF30CFC033),
    .INIT_45(256'h3F0C330C33C3300CCF3FCC03C0CFFFCCCCF3CF30C0C03CC30FCFCCC0F3C3F033),
    .INIT_46(256'h3F3CC330C3CC000FF03C3F0300CC30C03CCC3F0C030FCCC70FFD0C00F3FC0333),
    .INIT_47(256'h3FFF3C3C03F03303F33DF3FF000CC03C30C30C3FF00C0F3F3F000CF330F3C0F0),
    .INIT_48(256'hC333300C0000F03300CC0C0CFC33C30C0303C33C0C3CCF0CC00000F3CFFC0FCC),
    .INIT_49(256'h03000C03CFCC003F00C30CFCF000CF3C330330003F33F30C3FC0F3030333000C),
    .INIT_4A(256'h030000CC330CC3C3F033FC0C030CF3C30CCC0C03C03CCC03CCFC300CFFCFC33F),
    .INIT_4B(256'hF3C03F3CFF00330CFC330C0F03C3FCCC0033C333F03F0CCF3F0F0FC00FCF30F3),
    .INIT_4C(256'hCC0003C0C0000FCCC330F0F30FCC3CC3300033C030CC3003FCCFCCC0F00003C0),
    .INIT_4D(256'h3300F3C0003030030C30C300C0FC000CCF00CC30F0F00303C3F0CC0330000C33),
    .INIT_4E(256'h3F3CCF30CF3F0FCF3F003FF3CC0F3F0F333CF0C003F0F30C30F0C3C30F000033),
    .INIT_4F(256'hCC33FCC0C333CFF300CCFF0C0CF00003F00C0CFF03C0C003F0F333C3F300CF3C),
    .INIT_50(256'hFCCFCC303F3F3CCC0F33FFF33F3F3C0FFC3CF0F033C0333CFCC0C0C303330C33),
    .INIT_51(256'hFC33F003C030C3FF0FCFF303FCFF3303CFFFCCCC0CF3FC33C3FC3CFFF000FF3C),
    .INIT_52(256'hFCFCC33FFCCFCFFCF0CC03F33FCF3C003C03FFC333CC330333CC0CFFF03CF3C3),
    .INIT_53(256'h0FFFFF3F30F3CCCF0F30F300FCCFF03FF0FC0CCC30C30FFCC3F0003F3030CFFC),
    .INIT_54(256'h3C7FCC03DFF03F3C0F3CF3F03FEF3CF3003FF0FC3FF33F0FFCC0F0030CECFB03),
    .INIT_55(256'h3033FFB3033F33CCC1CF3F30FC30C33C32DFC0CC033C34100C30FCC3F0F30F3C),
    .INIT_56(256'hFFCFCC0033FC3003300303F3300F33CF3C0CFC3C033FCFC003000C03C0FF3F00),
    .INIT_57(256'h00F33F0303F0030FF3C03FF33000F30C03FF0CCF3F3FCF3CFF303FFFC0033FFC),
    .INIT_58(256'h03CC300CF30CC333300F00300C00CCF33C0F00C30033CC00F000CF0000CF0033),
    .INIT_59(256'hC0CC3C3C3333CFCCF0CC0C000C03C03F003F0003300CC0CC3C00030000F030C3),
    .INIT_5A(256'hCCF0CCF3F0CC0C30CFFCF0CCCFFC0C0CC33F3FCFF0C33FFC3FCF30FCFC303FFF),
    .INIT_5B(256'h3F0CF03FCCCF30FFC33FC3E3CCFC3FCCCCFFFFF3C0C3FFF3C3CFCCFFFCC0C0FC),
    .INIT_5C(256'hFCC3C3333C0F3CCC0000CFCF3F003C033003003030C0330CF0C300C0C33333CC),
    .INIT_5D(256'h0C00C3C3003C003F0F00F000FCC0300F033300CC3CF30F30C3F0F00F00000F3C),
    .INIT_5E(256'h3FFC3C0CC33003F30C30F033033CFF33FCFC00CCF33CCCC30FF0F00030000003),
    .INIT_5F(256'hF033300C3330FF0030CC3CF300C300030C3FCCFFC3C3F0F3FC0F0F3C33C3C030),
    .INIT_60(256'hC3F0FCF030FCF030FF03C03CC3F3F0FFCCFCCF30FC0FCFF3CCCFFCC3CFFF3FFF),
    .INIT_61(256'hFFC003F3CF0CCC33F3FF000CC3CFCFCCFF33C303F30CF30C0CCFCCF0CFCFF0CF),
    .INIT_62(256'h03F03C0000C0F0330C00C00CC330C3FC0CCC0330CC00CCF00030F0000DC3031F),
    .INIT_63(256'h04000000CFC0FC3CC3C000C00400F0CC000333C00F0FFC33FC0F0FFCC3033000),
    .INIT_64(256'h00000CF0F0CCCF30C33FF00003CCFC00CFFC3FC0F0CF3C330CFF703C3CF00030),
    .INIT_65(256'h3F0C330CFCC334080333CF0303FF2CC0CF33CFF0C0F03CF3030FCCCCFFCCF033),
    .INIT_66(256'hCCB3F3FF2C3FF030C0C3C00C03C3C330CFC30F3F30C033CC020F0FFFF00030FF),
    .INIT_67(256'h0FCC000F3CCFCC03023FC0FFF0CF3F333CFFF0000C003FE003C0C33C0CFCC30C),
    .INIT_68(256'h000C3CF0030C033CCF00F030033CF3FC00FC3CCCF3CF30C0CFFFF3C0C0FC0F00),
    .INIT_69(256'h33C030C00300CC0300C3F3F0C0C0CCCCCCC0CF30F0C033030CCFCCC0FC0300F0),
    .INIT_6A(256'hCCF30C33FCF3FCF0030F00C3FCCF0C03FC03C3F300C0F0FC300000FF0003C033),
    .INIT_6B(256'hCC00C00300F3CCFC0F0FC30FFCFF3333FC3F0CC30FC3CC30C300303CF030FF00),
    .INIT_6C(256'hFCFFC3330F0F3CCC00003FF33C003C033003303003C0330CF0C300C003330CC0),
    .INIT_6D(256'hFC33C3030030033F0C00F30CFCCC3003FF0C0CCC0CF30F00C3F0300F30000F3C),
    .INIT_6E(256'hFF3FCF3C0F333F0F0F0C3FF3FC3F3F0F303CF0F03FC3F33CF0F0C0C303300CF0),
    .INIT_6F(256'h3C33FFC3303003F03CC0FF3CF3FC0030FF0C0CFF0FF0C003F0F033C3F33C0F3C),
    .INIT_70(256'hC0C3330F3CCF3FF03CCF0C0C3F03F3F00FC30F33303CCFCF333FCFFFF3CF37FF),
    .INIT_71(256'hCFC0C13F3CCCF8C3030FCCF3FCC3FFFF013F30003C0C0FFC0CF0F03003F33FFC),
    .INIT_72(256'h3FFC033CFF0F0FCFCCF33FF30C0C3F03303033CFC3FC30000FFCC3CCF3300C30),
    .INIT_73(256'h3C3FFFC0303333C30F30FFFC0CCF0003C33C0CFCF0C30CF3C0F303F33300CF30),
    .INIT_74(256'hCC000C3330CC3CC0330300C30C000C033C0300F00CC0330CF0000CC0003F30F0),
    .INIT_75(256'hCC00C33300FC003F0CC30300C0FFF30CC33000C33CF3CF0CCFC0000FC0033CCC),
    .INIT_76(256'hC3CCC3CCF33003CFCCF3C000033303F3CCF0CF30333C0F030F0CCFFFF0CFC3C3),
    .INIT_77(256'hC3FF0C0F3300FB03CF3F3C0FF0C3CF0F0CF3C03CF00C3FFC3CFC0F300CC3C0CF),
    .INIT_78(256'h033030CCC300C303F03C00000300C0F00CF00003C03CCCC40F3C33003FCF0003),
    .INIT_79(256'h33003C303FC3F300C03C0CFC0300CCF33003C330F003300FFC0F0CFC0CF30030),
    .INIT_7A(256'hC0003C003CC0F0F00003C00C00C0C03F0C0C0330FC03C3FCC0030CCC0CC3F3CF),
    .INIT_7B(256'hC0000333CCCCC00C03000003F3F030CC033033C30C303F000F03CCCCC003300F),
    .INIT_7C(256'h0CC300303C0F0CC000033CF33C0030033C00003000C03300C0C000C003330000),
    .INIT_7D(256'hC000C0030030CC3C0F03000030C33003003C00CC00F30C00C3F0300030003F3C),
    .INIT_7E(256'hCF000CCC03FCC33FCC00FC3003F003C3C0CCCC0CF33FCCC30F0CFCC0C3FF0FC3),
    .INIT_7F(256'h03FC0FCC33C0330F00FF3CFFC3C0CC0C0FC3C00F303F33CCFCFC0F0F0FFF00C0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_2
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_2_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_2_0[5:4]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hB076D585EE596D820E13B7BCCA051A1E0D0B043F24C2B8B9395AD2D327B96621),
    .INIT_01(256'h75280600D0CB8FB2302FCE9920D904599643246736AA92B18FF75E625B086946),
    .INIT_02(256'h2DEEBE87E3983FF41265943344A3F501FFC947497242433C4AD21D4503C2EEBA),
    .INIT_03(256'h9332F204A8582D88235E894A5E398B7A908C952011F797CB762B4C9259200C5A),
    .INIT_04(256'h2C8DB7D652E81BA3117A6CEEC59365DC50E9F3284AFA1D5523BCBB54D0EDFEF7),
    .INIT_05(256'hC1360115FDE499C0AAC2393633020F1A254FD5DE9728241649755A6802996FF9),
    .INIT_06(256'h946F5DEA416A219F9FC9B4B33AFC14CB649D567607C29D086A7DECE5F98005F3),
    .INIT_07(256'hBA7EF0B6B176553A7EF1F3E9D47782C1E952556D3E3BFA8DC1083A5932F440CD),
    .INIT_08(256'h1540036EAB1A3A639EA417703FE80032CD522171E26A38C6CD9B7CB078ED7D34),
    .INIT_09(256'h293E29589DCB6CA8CA762F8E89A30807281D9AFFA358106F9175656710043E27),
    .INIT_0A(256'hE667D9568A89F8F14E412228E4DB574BCF6A26F332CE0FA5D0CECBA713CC2129),
    .INIT_0B(256'hF49EAF1F9FCE27536017A359F0EE298A7312D8B42CA68C875EA32E84A4C443FB),
    .INIT_0C(256'h8251DF8C1F635079FC0EB8DAD91F722A68DFE4AAA639C344F01FC2840221181D),
    .INIT_0D(256'hEE15322EE8E240610F3AAFA0A34F28D7994FDCF7F420CCB2917C546EFE0C8342),
    .INIT_0E(256'h67D2FAB5074A3E7ED531580F7B77616435A6DA6F215CD40289B90E0E5557EADC),
    .INIT_0F(256'hE0DEEACF2B7C0DF2A1508534E50E48DC823867A3FE9A98EFA3003A73801543AA),
    .INIT_10(256'hA174FB1D49DDB393E5CF02EA98B64B50E8EA91E2390F3AECFA7251A27D0478B7),
    .INIT_11(256'hCAD1632A689413D48921A93B7E8BE93C4C2E98BFDF0D816B7AE94737A0D20ED5),
    .INIT_12(256'h2A0A97E1D504977FCEBD12E3F3F472EAC5861B93A5CD310A1AFEB7BC84E02ED1),
    .INIT_13(256'hF6E184F10EF47C1B297660199A53CCB9F51DA478D7AD5263727BEB74AE0FCD89),
    .INIT_14(256'h5E761F117DC9048AEB9AE2BC20554A2203710111B35613F898DE1159F1F4CD5D),
    .INIT_15(256'hD11069921ACFAB5C32F7845024505F14F81DC48457712D009679AE3DE210E943),
    .INIT_16(256'h0430DB36508836A0299F88620844FF47AEEE56724FD5131D105ADF381A604AA1),
    .INIT_17(256'hC7AB5CBF6023E0E8441AF9AAFC5CD43E380274AA13949822800D1D2AA4B5615D),
    .INIT_18(256'h7B9D44CB0C6DD231C97AF87CFDA95075D8B3D5079A7493ED1B4D8E6C8EE841D8),
    .INIT_19(256'hD2376A068AAB01427E2CE3E40FE4966016C40CDED531D078C5A23C1C6D7DC001),
    .INIT_1A(256'hE213DDB686EF3CC629ECD43D25781C5350C60D351DD5764E4BC869F4FC55685F),
    .INIT_1B(256'hA7AEF5522A58077C71F11E6BB043C8752B17A4B7AF165A6F1B513A26E0D2AFF5),
    .INIT_1C(256'hE527A895FFC548A995E39BE9EC7E14EC5FB67369C26A69A1D3B2A7775B816C70),
    .INIT_1D(256'hBD7A5914A219046920546640E6396038486FAF2C73E44F2ADCE063D2B30FFAE6),
    .INIT_1E(256'h3D3C807518367B8481C6AF7AF80F57AEE104D205FC36D41EF644818748804465),
    .INIT_1F(256'h11F387A0DE109C1800374C3A0476234FD61ADC7331B0741F48BF351A3C92BB74),
    .INIT_20(256'h2B5717CA3026635B8F7A16E594FA3C86D5BFD2694EA39E4D690B0E1A5DB4C419),
    .INIT_21(256'hCD1AF032E592F7410306FC08B67904855E007ABBDF336FD82E2B7B4A420E0896),
    .INIT_22(256'h7D7EAB2C76CDDEA6220C988227AD2BCCEEBB46E10408CF32A8EBBB699B025A8D),
    .INIT_23(256'h9AF3FB48FE25F9844F74C39EE4B61113CF163C23173985152F4E95ACC1A310AB),
    .INIT_24(256'hC637CDB294CA9BBCE1DE76C97F30B4B2DBE21FA4E7FCA691621A2239D92E0FEF),
    .INIT_25(256'h145C8D7758C5B6B42DA4B2ECDD58EC8DFE4AAD6710E2EBCD181033C7D08A9889),
    .INIT_26(256'hF6196FE441805D4D2009435A092682D7FF1C8CC1BF16E20A3F17C2A9AF4A9A58),
    .INIT_27(256'hF44FCFE9C165B40D745777FEDD31B6FC25C2161927FD6B3766A752FBC7AD6B3A),
    .INIT_28(256'hC0501052AC8101C6DA528FC840B0E683005B0A3A10E7361088742AB86BA6FAD5),
    .INIT_29(256'h22FCFCCE50F57D2B95B97997B8D4B0CC47115198A2D961CEE56F0CFF0CA63865),
    .INIT_2A(256'hBF8FC6653555A131489BC69467EC59E5402514E7B38389C3CA09AC7411E36390),
    .INIT_2B(256'h17F315B41BF5182688D6BBBA7230C48CDD253A4B8F435EA1C81DE4F06FFB2C5A),
    .INIT_2C(256'h9FAE49966A67D7596829703603F64F2D244EED6C75A38C468FDDA237143F3B46),
    .INIT_2D(256'hBCF6479758A8DFD1B05D9E0E28DA763E4279A66A6486B51F47D0891D8281EE28),
    .INIT_2E(256'hE8750B962E7AC38132B378D75F2BC543FB3ADFC23ACF538A3433385E16372647),
    .INIT_2F(256'h2E22E66C00FB279B9EBBA25BBC422C3C98E8BCF8936B6CF7016BD1B5B340CF03),
    .INIT_30(256'h8F5C89221312D40338FA2C3FC042DAC83195AE145165A2078B9FF07F4E1DE1C0),
    .INIT_31(256'hC4747C4ECAB72EE53B475853921ADCD94B74107EE71C8DE2727F4F1B8ACFC4D2),
    .INIT_32(256'hEE88E309EA1A7C7DD9845A35F6546ABE599C1647F37FEBFA72DD74D4FFD77F43),
    .INIT_33(256'hADEB920CF9CA367AFF60A83900729DB661E5C5E923DE2DDD59FBFE1910B2C686),
    .INIT_34(256'h57840EBB206F87E304DAA16219224FE3A8C3BC4649DFDDE14AD3C99EC0FAB5B9),
    .INIT_35(256'hB74D3649573803E400CB55A154EFBF59D92C4FA5513128CE4ED5575BDC138B39),
    .INIT_36(256'h31963A1CA36A6CDCA288170B2CA678B7BB945894B144B6C66E74845EFB762DAF),
    .INIT_37(256'h8A721E2CC58A93541937257529572052E10AAA3CE5EC1EB75452742CA3B5E080),
    .INIT_38(256'h59B50B583916DC9EFA0C00EE54C9D305A74830DB702E216CC76BD37534DA991D),
    .INIT_39(256'h1530257555631A9C3F648A1B516E7060BA353821306FB4B26E5CD63DB412C554),
    .INIT_3A(256'h1A5FED34A8C1E33628B5966AF1B0690DAED02D2CB35F59FABEC4D99C9E3850B2),
    .INIT_3B(256'h97F6A729F731E233DF30F36B7E023D27B07CDD644BF7BC36F46670BAFCB7F29D),
    .INIT_3C(256'hCE5EFCF40FFD2009D79C0744D81F6EDA865FE82278161E26306F9ABB150F0906),
    .INIT_3D(256'hB7703EDEA7F644AF501D39F8283D0612B1152D8CBC8BCFB5DCB5975921500026),
    .INIT_3E(256'hA9F45A7A278C8C64D66836D90A586860125A14C4EA77F73D78F0E8039FBFA6AB),
    .INIT_3F(256'hE16A9E2FF09D9DAA8B9B9B7B7031AD3DEAFF74B762372996A0E1B166A1F546EE),
    .INIT_40(256'hB59F9836C4F98B3B0A02D7BEE658779CADB65CCBEA921A9329044FDC46A8F00C),
    .INIT_41(256'hC01C67CECCAF5013DFBEAA86DFFE3F38F14A1B1BC3B8B3AFD3FF28ED9B3F8EEA),
    .INIT_42(256'hB0209128A4302617A54CA7C6B18AF5DDD540A92ED0830648FC74A54B66A9B070),
    .INIT_43(256'h8B9AEF4DDC9150F96BE4860312E15DB75A72AEB14740EA90C4360CC7F54A2CAA),
    .INIT_44(256'hF13F99DF603A8ADF6945A0FEE96C59F0A41853DAA9DDA4175F79FF323F19E874),
    .INIT_45(256'hD7907A24F735C4FF2793953D2FF9DA7806520F7B11C06B9E9C78E2B4F39E9CBB),
    .INIT_46(256'hE48BF3E18B0EAB6978F95667643B43267D5A0F2E8350A25EDBC4EB94A2397AE0),
    .INIT_47(256'hDBF7743DB8EC983B0650332C7EBE689A2838C2DC19E6294CCA74E6632C47C387),
    .INIT_48(256'hF3AA2B1E7E3024CB88DE9661697C618E0D8350657F53D6C01CCFC5CA9A2EC28D),
    .INIT_49(256'h5F3B6C6AA9837B24FDA6CC96E1D441185037782673664E6F55E212D4B2FFD069),
    .INIT_4A(256'h8F351A21DC1120BB356B3BC351848D78BDFDF4C3A1AB63B90199E30193382567),
    .INIT_4B(256'hDC56398EEB2184949074A15C6A4E508D10DA5F31ABD56D0C29E74B1BD6215B74),
    .INIT_4C(256'h781DF403889417B6E9777808AF3732BE42A8AE0EF346BE2889D57C4E020197B2),
    .INIT_4D(256'hD83F83DA83CC2DB1FDE42270BA08062D6EFB16F9D40EA1BCC912513A4D9B9B27),
    .INIT_4E(256'hC6947C852E257C7F37B1848CC41D354A562C0DB65D6EE8C1E32A110DC1EAC240),
    .INIT_4F(256'hCC51A617E438E8F7D8EBD3C14C2DD45D9B13FAC1F34C2947B7BA76EFCB061B2C),
    .INIT_50(256'h8FE46000658D9E1337BB48DC010DFC5409648D2BD0D067313368F6E68B54869F),
    .INIT_51(256'h7D00FD7BD880BCAA77E3072BD9B0CC763F55E323E79CBE62FACA0A204DF1E052),
    .INIT_52(256'h96EAF568C92F94BFD1CE1838E6401192FA8DBFC6DF84A70F894E995AB8A80D16),
    .INIT_53(256'h3040C46E11C24CDA159F769B4B6BB17802F6D21C21C0DBEF7182E05810F8B54B),
    .INIT_54(256'hFEC8DCC7DA1F0EEB52F683AC4B5C42C6447611884CA58B7D091CB9BCC2B992D0),
    .INIT_55(256'h26F7E9E0BC79D123AA8477DF3093B65AF5265AB9D5B7611AB78D0AD7B9953E62),
    .INIT_56(256'hBA250A845C2049D4E8075F6CBC011348C96D55F20013825FE09FD62088F8C44B),
    .INIT_57(256'hAFFE7C4ECF9E2ED7226763F13AD9E9EEDFC8614FD1170D27BFFCED7A8B6242E2),
    .INIT_58(256'h6FBEE313B901FF693158966CE69CBF853F1A75262B9056FD6C9177B4AB545A63),
    .INIT_59(256'h9A8115982BF78316E34AC435EA4432ACF57F37C02CB885646BDA4FC344198250),
    .INIT_5A(256'h8A61C5A37EA733320F7D5F349727BA09843B1349E95C8E7DE51BF1AC8CA86728),
    .INIT_5B(256'h640CE5BAE2461D9E11C3BE5D2FF33EB9FC67BA0BC33EA7F7D6D812D152AEE62C),
    .INIT_5C(256'h36981CA572B0B8B64E69223F34CB6290E1ED02BF8F81AB7613F25B2CC4B14367),
    .INIT_5D(256'h48E76BDBB6AB5163A9DD3C6A37E304DF882791BE9F4BEBD8FA18B319E58E4F7F),
    .INIT_5E(256'h7FB3A14391E56B5CA38DD7B10C3F5D825C485B7076D410F84AECDC6BD9E70F81),
    .INIT_5F(256'h9EBE676B4A22D9AD0749A9FF30A38F417C1E0128255EAE59427B0F060023EB62),
    .INIT_60(256'h51B1CF67FD6C0A1D90941D8E2EE9A330E44E2D66E95A8CF4E8B6642B9E78A1E5),
    .INIT_61(256'h7685602AF15201910B70039E903910FDF6FD9D3E5361FF5EDD65916FE484D184),
    .INIT_62(256'hF52D96EACC0789328257E2665F7FEA00A8BAC34C30FDF7F268B02F68D98C78D9),
    .INIT_63(256'hE708E71ECEFCBB74430DCBCED7BA9E55EA35244D6E77CF3D4D4B2E417ECC9844),
    .INIT_64(256'hE140288F71338A6D49F553E17D8C104B589BF9B96E02CA957A0AB41BA5931470),
    .INIT_65(256'h7CC1A6BAD8DB02B75EAC1C0831A6ED67730072340CC81EF9A61EBB61BE02EB46),
    .INIT_66(256'h5B67E7EDE4F6C2382E9F78BAF84CD1BDE66D16025E2E2A0181BD4B801FA683AA),
    .INIT_67(256'h246142B5276938D9A39E69BD93004A8189592038704BCB1B4D91C0BB4042788B),
    .INIT_68(256'hD8CD4496FD66CE8806AB28AE6336B383B4268ECE2E8F40057F237C694B1646BB),
    .INIT_69(256'h6B61979834AF62F397F6621DBC020C4C65FD8868943BA49A822B0D5AA3009F67),
    .INIT_6A(256'hEC46461F5ED26B2840E6DA586980B5254E23F174627599F5B3D25A484DB9A54C),
    .INIT_6B(256'h0706B7D18BB9A7735B316922AE4B542F48C03401ACB59C331F9F2C7B4AAE4FCC),
    .INIT_6C(256'hDE5AD9155F2991F564DA712DB09A0609EFC04994A214B82EF0D9691553504A16),
    .INIT_6D(256'h39CDFE50AE9E3595838678D2EA36914871010590099EEFD22CD33980A449607B),
    .INIT_6E(256'hBE7D58C1B8321DD4E6E2330DC5881A9B1B013053431B36887EBBA0F4F9333396),
    .INIT_6F(256'h7A54F396CAA4D913E69687A29A3B7A0D345A41954512572C5D84435E9639482E),
    .INIT_70(256'h9FBE51C878600CCF31396F21A4EF2EB956A6EC05A214775892691170F12FAD82),
    .INIT_71(256'hDF0C9EB313D9D975C18B1C133BAEBFACDA519F85F9804141D05C7DBEFD730BE5),
    .INIT_72(256'h067FE717A72A3C82E9FBA8BE212F0877A39A0D0124AF168FD9A5BCE40CB68539),
    .INIT_73(256'h148C3DBA372156628617447979C3EB7907722B21997EA1A539BEA93E730260EF),
    .INIT_74(256'h5EEDD69649640D8B28B430DFAA8688B3BAB07DF36165C21FB5A4B108A387BC0B),
    .INIT_75(256'h2E15533E7D69EE961E59144278531B8D9AEC9927830D1AC3BB1BDB636F513E05),
    .INIT_76(256'hDBA656B1588C65E213428C9AEABE23FD6490993C9A27C2CBDECBB7B352C51E6A),
    .INIT_77(256'h49C1B06AFE3C32D9CDBBFB448B44380700177E54D9F87AA3A6F4D65678AF8097),
    .INIT_78(256'hF11EE9B5C882B642C36B081280700870320F267B0EBB32C1F0E37B10DE39B160),
    .INIT_79(256'h66C3CE9639A356A3A03D2BF8F084A05C9424E028BDEC8BAF1DFAB46494D0C3A4),
    .INIT_7A(256'h37DA60DB1F80B1A82E79DB6BB34DD954B1F3982A43C0FEE64ED134028C0C9665),
    .INIT_7B(256'hFD4B8251CAB427F31D7E4FA51BD2B47F5901EF26D52FDC1A798B101E17675187),
    .INIT_7C(256'h704FC5872F5978D82D7BF30438969F5E826F9BF417C891263236B02D05BEA02C),
    .INIT_7D(256'h08C35FF46776E71200A373DAE2021AF513FC9C924FA205B709017CBC4F20578D),
    .INIT_7E(256'hD58DD618F88999E39508CE1ED3B2257F6DFCA2A315CFBE4CF0397E463FAAAFE0),
    .INIT_7F(256'hDA8D0F04B430E4D2F2F3276AC3B6930EB15A264909DCE9DEBBAB19504C1F4B1F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_0
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_0_DOADO_UNCONNECTED[31:2],out[1:0]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h36D34759A2D0B12E155AB96838FD57770270B9AA7F71132471297D2D5DE51B07),
    .INIT_01(256'hE3B707DEF5C1889641B3A2C8F0458E32034B5A3B6C51632017743CE871681759),
    .INIT_02(256'hFC9AD3283CF08853DEBB06754BC70DA51E4085C1A91F4DFEEFBDC7D83770341A),
    .INIT_03(256'hBE7097F78C5F33CF68325528516AA672792C14B00E06D38AC473543AB11144AF),
    .INIT_04(256'h7A630DAE1C1825D63F8392F3A033BC5C7ED6DAD0D32F0BFDD1E57E37CB93EAE9),
    .INIT_05(256'hA02F4ADA02A5D54E016B3ACBD8553BBFA3D2A447180D3F11356A6A06D812F352),
    .INIT_06(256'h581CAA6844E0758C608451A1DAAFE8C05DBF062111875FA1E9DC7D6F18CD4457),
    .INIT_07(256'hADEECEF9FA2098B8570FABC17C73597E2C5CE31EFD3D0784D9B7491DD69D22B1),
    .INIT_08(256'h7A89AB4BB71815CF09748818DF77F00D87ABA015FE64BFF5CC1A4D4271CCE93D),
    .INIT_09(256'h5D7F9A8F91BF6BBDA077DAF88648E6106CF70635E46AAFFC3706935F4CBAEA78),
    .INIT_0A(256'hCE821724FC6E1F5603448992A7DD3F3AA63872947C0D5150D3F0B3B5957EA1FC),
    .INIT_0B(256'hFC40E5605DEEAA1EBC03834D918FD2A3E3F439FCE7961363D16C651F78240F70),
    .INIT_0C(256'h23EE6453A1955F1C414DBD4427FE0DB581AA421697028AC9F654988E50529CB8),
    .INIT_0D(256'h996A1B56FB06BEEFFE0CEE6FD9E0E0BF69C3FE00B752AA4816A1E86E4AC1F135),
    .INIT_0E(256'hFBB9DA17C2B0B54F1CE5CAA850E2C339047B6D71233A55849B9A42D988994070),
    .INIT_0F(256'h1F6BF4F9B3C4D9265974EB164C89F1FB8DF10E14FAEE77BC03365AF54E76B146),
    .INIT_10(256'hF6CA157B8385FA501E8EA368878E227C41160EA2611B407FA8AEE202D2735BFF),
    .INIT_11(256'hE07078033041C4F086814479D489A4D408C3674D2FEAEF2EF45107EA192EBC7F),
    .INIT_12(256'hBDFE60B3DF868772A35E672D0AA4E7121C254C9F087A1EC104198B12C131D24B),
    .INIT_13(256'h6E0B39AA095EEE1A0099C424480927504A7BF1F341CC66F6222069571E537FCD),
    .INIT_14(256'h9018DADC1EBEA8D0E5BC41714396AB03E3E99B6DB81C9D5A95737AAA000C8523),
    .INIT_15(256'h5A6564592FD1A2DF04BC08A06CF0F098BB2FEBF4EF5331206F68BDCCD2E04717),
    .INIT_16(256'h0A406266BCDF8911DE003C96041C64A27F7270CB0452A434EE8F01C8CF898CF5),
    .INIT_17(256'h380CB64C16E2CD5097BA8724C43C95558E321C0202D59BC01BB0013B3542DF23),
    .INIT_18(256'h532CD16C77E08AD4DF93A09F36FD4E513D08D0C9FB7319C0E20D593755713711),
    .INIT_19(256'h9DCAB01CF93FF563DF58B761DDF8D1B2B5B8AB30322CB8895D06714B23B3EFD3),
    .INIT_1A(256'h50F4423940589264C8494CD208D1414127B94718507D051FD20B0E1AB3434622),
    .INIT_1B(256'h9989753C0D20479D05D94DFF005385633039317C21209ABF073408590942BC40),
    .INIT_1C(256'hFE0AD9993746CEABE8DFFEA6614F56C823F9FDF1D3FCB660313B68EFB75BAD00),
    .INIT_1D(256'h83ABBB6A5FEFED0FF3A6E8ACF9730CF2383DFD8A710FFD49B0B3265779A51AE5),
    .INIT_1E(256'hD1B3EC9BE2DD30C581507F958A27665410E5A059A4576B34BE526BA166B73E18),
    .INIT_1F(256'hE3AE93247CF2DF08B23A3E535E56E2436DA7259A7D531459EE6E3C16B8DA93C7),
    .INIT_20(256'h97D9D38EED7FB324D1828B5F525B355B23D6819A2FF9946D5F1DDF8E779EE90C),
    .INIT_21(256'hD0FDEB9077E3BD8F8DB4FE806546A6E1C1C8E45A2C5BEECF86E8AB47221132BE),
    .INIT_22(256'h020A09839F67ED9471DF2FB3C4F6EBD63A1CADA9EBFE8E35B11304E98FB632BD),
    .INIT_23(256'h5528CC094B5CF5E39DD62BA96014DF1411A264E900EC876916326B0DABFDE810),
    .INIT_24(256'hA77CF399A8BDB021AB25B23C1CCFF87FF362E7215257CA0132A21F231866A186),
    .INIT_25(256'h2F06DA15E67C0D3D9FE815713A60166E88DD5B30FFCD8E41325503BB2008D41E),
    .INIT_26(256'hA563ECD3FE478401BA71706A86D71E2C6280CCE4A4B5A15E66734E2BBC6B604F),
    .INIT_27(256'h6FDD67A948F88B92ADCD8D9C36D3AC0CCBFFA494CFB5325FCF114491140894EC),
    .INIT_28(256'h68D701E8F2B12DF7F55A89326F4E744D6F04C6F3510E31D7402F087B197D8CE9),
    .INIT_29(256'h3A8AE63089A68B3CDDCC50A85700C6BDF9742BF2A6B6043ACFA024EAF41E0D52),
    .INIT_2A(256'hC2C7BB002AF74CF7B16F53450646B15412A5CA7AB3374A93C6E33DCE384CBD3B),
    .INIT_2B(256'h6E302687392951F408444B0E75C5D70A9720BB0DB3350C90BF068C295881F638),
    .INIT_2C(256'hF22389888FE97C07891B5CB24CC106E2961F5F62C48F89DEAF0BC4B18B889D74),
    .INIT_2D(256'h174C3C0EA5E7A72078BFFC8AADAE381F0E3A4FBD7D10348BBB778A20F9A92D32),
    .INIT_2E(256'hFBCF3E357C343DAB4F09B061C783CFCCD0B5F5FEF3D4BFBC7C3B75E69CD68883),
    .INIT_2F(256'hEE44C754D712F47CF39AC3F3FBBCCFDC890BD082F3DC65443ECB3471CFEF034D),
    .INIT_30(256'hE0FD08FC165957B0FE42C1AE17C58EF66B007D8CF17A5053AD064FD6A50FCECC),
    .INIT_31(256'h90E292BF286FCA4C02651D8994971CCE7214F44A1100B6DD83E3DCEDA20019D0),
    .INIT_32(256'hE45B1F25EB3D4BC077739B7A034B89422971F4B577C5530C2C8CCAA2910775B7),
    .INIT_33(256'hFC63A1830C5DB3CF932B639BF07D209394EFE9B912BA79E7806C38F12524FB5C),
    .INIT_34(256'h9DCFEFD3CE8B704DEE3B407672B76B09298FCCA8A4BB619A19B70F57B82FDB48),
    .INIT_35(256'hFCDD55DC4937CF736E93CD582203CF0EF9CBE414DEC4E6AF5F5178ABD404A4EC),
    .INIT_36(256'hC19310347C0F009D044338F33C4031563854010840C1734CC1D502E416710100),
    .INIT_37(256'hB13000431571CC085C10C0A0F1C3304303300C0D01E64C00C3F1014F01013F3C),
    .INIT_38(256'h96CBA90EEDB5EF22C3C261E664DCDBBBA0612BF0D646410F7EFD468D4D52A557),
    .INIT_39(256'hC69239F802EA4B94DC93633DFDFF5338A1101C7B3958DE92722461DCBA29F1AC),
    .INIT_3A(256'h075E4995AEFBECDF1D32577710ABA9E7FF45B0B7D82903B09819C61F256985EC),
    .INIT_3B(256'hFE3016634F36AD875D063B36AC9DD8B03D1CB5EFDB1C8101FE9626D968352B72),
    .INIT_3C(256'hA2AC0D922E523543E8BDA6C2A5BA801E610B6CD65BDC43C2A3A34F6B6A025F5F),
    .INIT_3D(256'h8103AE14462968455AD0789C16DDB15A5D70984289121653B50B38D2625D320A),
    .INIT_3E(256'h39F20CB509889D6098767E58DBDBF33DCE758228AF5202249980F3A39C841935),
    .INIT_3F(256'h9C43525C2F04587F9E0C64F6A795A7316B0DF80FD4535EC0369EAE729AEA8359),
    .INIT_40(256'hFB783CCEBA35AFDBA0991F68C3D7986EC37BFFB0A2AC8B12ABC8BD5683902494),
    .INIT_41(256'h453F5D9AF3647AA3376AA7FD7371BBF588E3E06F5F48982F3E55F93097791AFB),
    .INIT_42(256'h0B4E167D07DC92030D0B3CEA548DA2B56205401404384DAC9DBB03153729A044),
    .INIT_43(256'h40007E5166E8F367C872CC7D54D0864209035D71161C201F7DF49F1A76006029),
    .INIT_44(256'hE6594EE3579E350B5E9FC3803A199C6243BFAD5B9EA3DAB1A866AC6C9A097B80),
    .INIT_45(256'hF5BD3AC303334A2819067B47283E8E50B31B65297E2032D07991652E32CA8430),
    .INIT_46(256'h0E02605CA840C45B075629506416C6D709704F53F1A952ACDB2D12429AF6D750),
    .INIT_47(256'hD7905A866A815F501ECE18432119A0F00F04312561527C5EFF6B231F17F6418A),
    .INIT_48(256'h09CC13344C4341A800403CF30050B0623044010440C1738C01D440D413730100),
    .INIT_49(256'hC13003031471440C4810F06030C0304303000CCD00E24C0182F1004E31011C7D),
    .INIT_4A(256'hA266AA4C9B86EC7C061D82F52D2B5F7C13E112ED53FC4BD55A9F19221AE8355B),
    .INIT_4B(256'hB2FBF51F66BDCBB27EDFF2D718BC81D49F08DBA8AEBF139EC8AD6C0062F79B61),
    .INIT_4C(256'hFC3EE10537FE0F604B8C2758301227530C65C17497627299B39E8E9A2C68AE94),
    .INIT_4D(256'hF5F382434FCC3FC715FD2B70ED85891DD83BEDD821A5383DCEB6FF470550EA99),
    .INIT_4E(256'h8BD85D02128E0D16132A8852D9786E8D3006744312058489A7F6FED40BD14A38),
    .INIT_4F(256'h9F35F7B0FFBF1C8723A164338E7D5A26587A915C625EDFD9A99787F5E349E8E2),
    .INIT_50(256'h32BA3F364F8C1858A0DCDDBD8A1450BBDD1BC913E3F449D6FDF1A5E883571332),
    .INIT_51(256'hB8B7CA5D55DF00D08C553B1CDCAD62C4D01D733C46AE43C275CDBAD1D5500E29),
    .INIT_52(256'hC2D7300D52761CA92FCFD2A73EC22B55CE04D14914EF3F1126BDBD96F7F4D38F),
    .INIT_53(256'h75C49190D282CA7087A1CFEC656713A56D2DDE3D04F7666550EB81B23BF08A25),
    .INIT_54(256'h7DAB337D47C22DB4A882292862AA225F7EE5F6BF76992D364AD87947D27FB9C5),
    .INIT_55(256'hCF5ADAEC66716D38A1EF93201F003D397C7B76F7676814CADFABB9BDE5EDF237),
    .INIT_56(256'h0CF3E7296F7BB7FC3B84A0393C5640D71DF1FCF6334053291341F3A191324D64),
    .INIT_57(256'h954447B30CC47880C81DB45BFDAB144D743310D20C9C4941809D34B600D0F3D0),
    .INIT_58(256'hB05CBC562C8DAEAA859D6B1E82BCCB792B3EDDBBFCD54F6B1D128E579A3EDE69),
    .INIT_59(256'h7F873E1FD011E1DA1AFA3443F3840FF85FE5E85E61562A3CAF5C7178FC8F8732),
    .INIT_5A(256'h4334B0CFF23A7A70AAFA4BF54B9F3764544369382A65935CFA968D5FF315CBC4),
    .INIT_5B(256'h6EBB251A0A643EF4E9F7E90E38EC8DF0F204901EEB0E52183D4EC4C604178F6F),
    .INIT_5C(256'h22AF060195943CD959145B0C2DDD3D600C6DB53F0A7947F03B3BDD190D36B17D),
    .INIT_5D(256'hE052F266298E36713EAF6179FC75FCD03F60E4655F43378F9764F0466C3D6F19),
    .INIT_5E(256'hA8924CD11A5171199CA3CB2BE529FB6ABF4D43A569705C5B39272BC82DD37D07),
    .INIT_5F(256'h6696E861DC26349A5496DF081B43AB39A3D3D2559C46F30FD4BCE14EE54EDA49),
    .INIT_60(256'hDB507610FEEBF0AB86850B1ACE4677D8E663AA3AE2977BAFD1397E5D72A3C5B9),
    .INIT_61(256'hDEBE5D2FE35CE73E0B54723ABB334C3918E2F09E13BC2B59F6883B3FA051D241),
    .INIT_62(256'h353BE387EBE4358AB5EBBE8BAC7B587D62A37504DE4FDB2501305573332AAAD0),
    .INIT_63(256'hA7EBD242C4716186DDE633A3B6F231D669F3F6E9CA6ECA0AE7A22BE5D67B2C6D),
    .INIT_64(256'h7EAF2F546F66FC152F7D5C76CABE3FA7ACA79434655DBA3684903114FAEEDFDD),
    .INIT_65(256'h21C4C20F6FA5B36BE4324D6A2B2247D078C53D9EEC80A17EC0CC2B9267595403),
    .INIT_66(256'h09131D0A9FADBD83058A4FC3CF1F6BCDFEBEEF74204883921DF8C197CBD49920),
    .INIT_67(256'h54B8B2D431357ABB2BEECDCBB792238B3F34DCBD3EFC23A1A8CFFE510CDEA4B0),
    .INIT_68(256'hB11AB5D17A59E7D93A164CF9114307E142E08679834A80C55B2CD6CF6F69B43B),
    .INIT_69(256'h32BFBED9958E84443C9EFC247099DAE1ED621E7F7A8A2A4FE3BD51245601FC2E),
    .INIT_6A(256'h3F693EDEEBF5734BDC492C57184FC191F77AD3C4822490E91ED1C46769199F74),
    .INIT_6B(256'h1BB7BD60DCE4C6C86AA1BFB501BA74386534209D301ACD34A252CCBDF8359436),
    .INIT_6C(256'hBBF5DAC7C65C07ACD00995B85AFBA6E574CF978284C86B9DA0BBCF52AD9EE697),
    .INIT_6D(256'hBF6ABF1F6179C6E74A83C66E7D11E7C037DD59A701E4D3CF35A6DC5DB59479AE),
    .INIT_6E(256'h504A29C065331C487B4BC8E82E5E198204F1ABA227526BDA5C12632936A762BC),
    .INIT_6F(256'h16957F7B2C791B66EE8034421111EF784BCEE6EAFAA06D6B8931A948B349DA20),
    .INIT_70(256'h04F011BD0FF3F874C2638814092F2A80C638D3B9D0BD6442FBE697C3E985FB7E),
    .INIT_71(256'h5340B9B10CF48FC494980F1E4CBE5C6E7B01DA1C903AFEF087F7040B291654D8),
    .INIT_72(256'h1079995D924DBD881E53B19223FB24222AFE0478E14F31FDB430411416015C2B),
    .INIT_73(256'h4695FF343170D224B05A502F57B55114FB2176F41C30EC40841A19856B9C38F4),
    .INIT_74(256'hAA5BE41E97D6A6CF5DB8C056CA207ADA7D3F2BEA93DB0A1449F9EC27704B5B22),
    .INIT_75(256'h898B1086F26550A7DEF072912FE6E9EBC9D5A380FE1FCB8CB953E7E94A5DC287),
    .INIT_76(256'h324F27E9E37C47638E6CA8BC3EC0EAA033941904D3E2314DDB8DAE485662FF52),
    .INIT_77(256'h37F377E2A935666B0ED83420059919BE011A2F1FE09A2E387AB53A1E1A047B1E),
    .INIT_78(256'h4A9E3F3C1500462EC2B28B30A6EDDF48F745E0186E7C8EB84EF0889235DC221F),
    .INIT_79(256'h212E633050D2B373EA12EB37550203F887D3BC4B9D813BEAE7CD70CD49DAF3B4),
    .INIT_7A(256'hAE29205553ACB071F3A67D1EC822B7CFB16B09B6BDBC3A4804F44EC616AB71AE),
    .INIT_7B(256'hC70341D2FAFBBBF99D1F922350E109FD072C396893E56FCABA324D596E824B95),
    .INIT_7C(256'hA69EB17559C315A8C8DAA16B2D7C18052CCD15DF0FF0D2611BDA08E9AB0161CB),
    .INIT_7D(256'h2EAA6C4E523505315CCBAE3360F57AD5E77EEB8F66316F0F19C7FC35CD017FF9),
    .INIT_7E(256'hC1C7C176B90FF2A410C3BC15301749431C8FEEBD7095E7D8832B4EABE7558022),
    .INIT_7F(256'h8801125369C780707115452270D664CCFF2A05DF5FE482524585F9D9298133DA),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_0__0
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_0__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_0__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_0__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_0__0_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_rep_2__0_0[1:0]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_0__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_0__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_0__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_0__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_0__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_0__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_0__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_0__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "114688" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h30AEB9CDA169FFDABCB054179EA9D056EEE2BE9D664D5A86134C6A72DFF5DBB7),
    .INIT_01(256'h8FD3E1B2A3C0DE25DF5FE0CD36CDB221567B3976D3A5AB9381ED292760906006),
    .INIT_02(256'hBA3897DCE71FF933133B21DE5F5A2662A6087BE40DFD65D3555354CC8180A96C),
    .INIT_03(256'h8B8F64BD31DB0A464F02EECCB0528FCC28C00965CE4B0698B2DCDCA1A5B46222),
    .INIT_04(256'hAB666C00F1E4E21346F375857E4254BE44A8F89284DC6D78C2A9D04C74755662),
    .INIT_05(256'h1DBED59379B7CFEDF23B0D525D1D76ADF547F310F78EBCB9B4315552B1025F0C),
    .INIT_06(256'h902B49F7B6742FE4343E0EA2684B2556E6433C118443495B972AE1EF56B57C73),
    .INIT_07(256'hBE317FCD43E1CD936714BAE8E49B7C013A365099CB995644886F399AB4E21371),
    .INIT_08(256'h3B8F5C30E9D5177FCB4E63D3C7E642CB318D59AAA64842D3213B0DCA07CF5671),
    .INIT_09(256'h58E2D7E53A74C12F363461AAAEA4B0BB3E2D24BD24DFF1AF7D8EFEB9AE730E58),
    .INIT_0A(256'h4A0BF5AA070D1EFD5D77402CBA96A47A4A651E8F21602D7E9D571719D70AFF1C),
    .INIT_0B(256'h437A6A78A0E1B1CA59CA5F003E5839B5BACED4AFC164CB9D9B79D3CB78F7A9C8),
    .INIT_0C(256'hB4097F93BC6400BD87B1FCC2C53919F9E22F955C2FD9C360E8FE80215B25FF01),
    .INIT_0D(256'hB0ECFAFA51B500E31F2A0FEFDB41EC55F64A5D35F0D19259DD1D780AD92ED687),
    .INIT_0E(256'hD4D531A356F636BD2B6045452F274222D4A1EF3D333B4F42AF0AD35737EA9047),
    .INIT_0F(256'h50B88034FAC610354D9C76E237EF78D3243179EF4D6DC17D68C1287836921782),
    .INIT_10(256'h8B5A29133B262928EA1DBB5CDC7652EF46B7A098E9C69C0C8613C299059BB8CC),
    .INIT_11(256'h46A92140EFCD7B9C1820DF526CAEDF39BD2253A45B971717C2AC9AA0CEAF26BA),
    .INIT_12(256'hED09C0F0B94C442DE51D02F024F4FC0D0711DC4103A580CC678E0A147CF4F271),
    .INIT_13(256'h8B0190D71D4FA69C3198CD43D75B3F9B3C1CC80213110650D3E6EECAD5508E8D),
    .INIT_14(256'h78180C062B5D21649B402CAC7C61EBBA787E33AD92BAC23C192D699B636E4364),
    .INIT_15(256'h8C634DA17850C6F4BC8D1B4C2AE19DADAA21740977C05508C67385FED186C932),
    .INIT_16(256'hF7EEF689EBDFFCB825D4B7A36037AEF86BBD0C3FC38FE261F6136CE0915990E1),
    .INIT_17(256'h54FF9316BF2923E804CAFCB1B50139B11B11B1FE9F332EAC72B1E3704975DAB5),
    .INIT_18(256'h2DB9EC7AA4CA60AAF3922ACDD5EC24FD58FBF59FE15DE690F5ED8DD671573A3F),
    .INIT_19(256'hA63AF79F6E474F2D30EA13DDD4DDE5F150BB207699B2C4A34E875C4C392CAD43),
    .INIT_1A(256'h79C614D409175EFA833B492D6B72C8158167301D2F8B1EB5EA54A036D7C183C9),
    .INIT_1B(256'hC17AF8CE678598A4C223794B511EAE1A931A5E5C242D6F706618F26F589763AE),
    .INIT_1C(256'hD32C923B8E2E0291E898C360F6464FBD4AFF8E9D1A2A7561345A922F195323AB),
    .INIT_1D(256'hB0AED6A9E0575E60ED2A3C499246C7ECB14CB2FA00D4508522158A13055B2377),
    .INIT_1E(256'hBBC36F7E8890F818DD75E83C75E21B830D2BAB92E29B28448553F194150FACFA),
    .INIT_1F(256'h4C5FEB7DF04BE1D26BC4F30ED1C77DB840D9C8691C8CC79F1F3F1F1E1B0D0401),
    .INIT_20(256'hC8E291F2B12BD0AD4068DB2A6497CAF7E44E34987B06B27FB16FDA9B0A9E6858),
    .INIT_21(256'h8464A5CD771BF270E67265EFACC0EF200F3418588B2E232CCDE7E4561CEFCE75),
    .INIT_22(256'h91F07DB65EB4188117C71BBA3D2F7462EBE27F2C7EA2E43816B0CDEC1878B187),
    .INIT_23(256'h2A1D7F38229DC06E7AF9674B5CE6E9784246CC79069E39566987F4ECC001CB7E),
    .INIT_24(256'h671E9BD374F2165E676E37EC2D5ACFA2F564908A522B02F5F41880D5B6D56BBE),
    .INIT_25(256'h9DD6A0A27F3926A6B8189D3E858F2BA0AFE5DEF5C4EDB2B938F66FD5B8D3D361),
    .INIT_26(256'hCA8389EBBE3E39391BB010D27FFFC933F16FF9F82175BBCC162A7E86E59202E0),
    .INIT_27(256'hADE04DAADBE3D6746DBC130F71A0E0B8D6258319DD3525A1407B7BAFB50733EA),
    .INIT_28(256'h92BA19ACDC1E277DA334946A24EEF867C9E0BD1B5D83543D9097A1C15D4FE696),
    .INIT_29(256'h97E02D24111DE93E45958DE2D815B6F5A329075D5AC84DA4E018EBF5454CCA3E),
    .INIT_2A(256'h01C04244FC8001F4184B302404B034220C51020501C3300C320440FC14139F01),
    .INIT_2B(256'h9104C7402407887044940C71C8C3145F033410C010E5DC4083C10008045163C1),
    .INIT_2C(256'h78DC8410875575EFD7162BBD48A834A6A0CC587EADBA0F7C19EB5BBA55CB0F45),
    .INIT_2D(256'h6A7279AFD3EE313FAE5E242CC812A9B79354054C0CCAC2F8B986C924611A270C),
    .INIT_2E(256'hCF2E5DA96F186EDAA0A0DE68EDC5F6EEDF855EE73621F43018746886A214CD3F),
    .INIT_2F(256'h11FCBD8873DB90FB20DED99967D6CF67896C21FE18828502AD91E33DCC1EDD57),
    .INIT_30(256'h826C6213FA01902B288230CC70FC3FB973D2631F80268C50719D807D69190DDF),
    .INIT_31(256'hC7C038BDA5F2FD81B40FF9594584B0411151001D6017A9D1FC673D1730B06F4C),
    .INIT_32(256'h5F2162CDB39CF86FF17873F69F92591268CDAD5924ACC35136294D0DAC52B1C8),
    .INIT_33(256'hDD119F929F217D8B2DFA098FD7007C4E8CD6A57DCB44754262371EB00D09FE0C),
    .INIT_34(256'hDE9BC0CCEDC435C629902DA430EC4AF200E83DBECD5F4F4C05709FE4E3CF3EF8),
    .INIT_35(256'hDA1576AB194CDF7C37871961F408CCDF45232B347F12F4DDDE1532DF3CDF84DD),
    .INIT_36(256'h238BBC34AA4C7DD3DCDCE69E2FF00F3E2C4204F6BFDA087A6B713928F1A034DA),
    .INIT_37(256'h372FB1EC222DB1532BBF302040B44CD95220ED0D5133AD0B354EA4E603555A67),
    .INIT_38(256'hEF7D7018C1BDB01E171B63847E30B80FBC3614C04E578571E6E5913D43816764),
    .INIT_39(256'hC28E4ABA540F16EECB2BD9727A93E26B8340792B18FF0229B8A7D65F0526CF03),
    .INIT_3A(256'h0F9C7CF95764E338A223FE12037797C260C25B3D4C74249F927DB6FA8F5CF0BF),
    .INIT_3B(256'h6BCC70EF0FAF187F6AF38A107893C7B3D712388068A11C93C2DFB325E67085C4),
    .INIT_3C(256'hD37CD1700AD4483C307EA864559800D405ECD4E7C5BE8AFA6CEE7A835FA0B6EA),
    .INIT_3D(256'hB9B96D0B46E4EFB046D8EBAEF1D0EFDD1FFC1AEDF288DEF8BE2259346F7E25DB),
    .INIT_3E(256'h9435FE6E6C2511ECA3856D285C9386F349A23263596D43ADC2A04D782BAEF906),
    .INIT_3F(256'hB0097D37634E0CE155CD197728442AAC147951D07700AABD450643FCC626C0F3),
    .INIT_40(256'h523D59A3A512B4C1A79E1F649F2AA2370696CACA29CEF0277E60087BFBEAA0DE),
    .INIT_41(256'hDAA9D381D57167C13A6DAEE9BE5DE4946B31C83AB19B3AD6BD710C53F18F7289),
    .INIT_42(256'h1D7716F42917C80D38F3C4FC3C500B025B0C133D318223F43ACEC1FC41313B0D),
    .INIT_43(256'h2051C4E3109881F80688D0E9F0FE50C1FF043346D0CE406484D0F0BD7251C378),
    .INIT_44(256'h9FA85409A5D3C44E018BB8B1F10511EE1D3C4E1C8A764EAD47C746CEE6CBA7A9),
    .INIT_45(256'h1FD55E66D4A5E7D6A25AA9E5D3F1A2D47D4A5666C0D90755873E8AF0169C490E),
    .INIT_46(256'h60148699ABA93DB428BA383552BDE92C981A0D282993410EB44C7107AEFEDAB7),
    .INIT_47(256'h9966BB2567C2A4664116D52F2F5E6F4C65E1B14A93041944CF0BBD2E7053D210),
    .INIT_48(256'hAC9C02B13DD7063C12467BAC399A2B210DE8E542DFB221B3C04080AF4203495C),
    .INIT_49(256'h4B2666591B50893E3D0BED6C5040A82E4D62F718E372F18145C3CF941EDCA8E6),
    .INIT_4A(256'h707452B63E5CDCCF058CE7B34CC1ED6370D16B5446BC5EE70B9504AAC6310F7B),
    .INIT_4B(256'hCA177E6A481878FC52FB1DE89F0CF0BBE26D3590160043640E8FC1B8CB940B13),
    .INIT_4C(256'hFF6B0D656AFE8FF362779B9D079B0F121F0DF6F677305FCC3D7FB78A6A1FB98B),
    .INIT_4D(256'hB077A0731350AA5B56B9BFB7F84E94AE9BE3397C02B449373CBCB7B8E5E34B41),
    .INIT_4E(256'hB6F8D9BB4A3BA83F007356AC032DEDDF88EE7B7878B9EDC512E4C7BD50E4A01F),
    .INIT_4F(256'h8387A2CE3F85E5D591FB5FF6349929B19E224F9BCB329FBC3FFFFEFCC1D31E64),
    .INIT_50(256'h2E116F15A25008B93CB6A964A8DC694D4CBA5FD634D1F4652B754695256CBCBF),
    .INIT_51(256'hCDC3CFF4C614AC9030BEB47483F280ABF60EE333C7484183979E9AD1F8BE37D0),
    .INIT_52(256'hA4B85505A74CCDDF09479F2CCD90281D0714579A5C0746A1943449815F6A0B53),
    .INIT_53(256'h7503971A1CC242227F548F9F5739A1C38B78C3463346B9C7CB41383480517F5F),
    .INIT_54(256'hDE4390D83689EF45AFC54A47FF0003EB3C3C0D3776E6D3FCE0AB7BB06A26E4D0),
    .INIT_55(256'hE5668A1B16270F5B84D3E613B3B2CC0C713F2C387C6DFF2B105CEF945EDF462A),
    .INIT_56(256'h195C4907D5B2A8E7BA1CCC1D976090E9163FD9DE9ADCA42A64F020632DA497AA),
    .INIT_57(256'hBD5CD585681CE1DFAF65337980074CE200FE9054B6B9152582069D569CCD5EF7),
    .INIT_58(256'hC04520D57500C58DDDF171496B005F071455CC45F409CCC86FCE71E7C8EF422F),
    .INIT_59(256'hBAD08BC0136F6EE4037A1041CC908BAC2813D7C5E3E3AB210E15DCF208B269F0),
    .INIT_5A(256'hDE2518B2A9FA7D0DFC45852FDF0CB8E8301E3CBA7E30BB5C8775310CE6B5090F),
    .INIT_5B(256'hFEF973D2FDBCB3B4CB8CA048C2481BF2AD228E6E3E5E65665B885301888EB23E),
    .INIT_5C(256'h07928DFD64F7BBCBB229A001C50E391F1E55C96D893B658F6BA86C073515797F),
    .INIT_5D(256'h3C40BA2230054E29E601084BAF7345E5E94DBD819D33DE94F522F735FAF15B66),
    .INIT_5E(256'hDB3851BAAE00BBDBD20D80EA0BC794E2EE3A10F7E1666718916C81EF047E03AF),
    .INIT_5F(256'hCEAD9E83FC2C9C645761DCC3B0ED2B808230B3992CCADB21AADCBF67080EA0AE),
    .INIT_60(256'h5190A87B4EF174825BC973182436BA32B1D88E41CA5EBD1C1D86B6F670E73260),
    .INIT_61(256'h752CC33FFAD97F5546DA6187081AF12A3784B7C4D582BCDB964C03726BF61A48),
    .INIT_62(256'hD2475859C3ECA1B5D04EA7D9EBFE2BF91719D6FDFE57B2441328B6325B2DCA8B),
    .INIT_63(256'hFD768BDBF200A0941F00335AF5EF737D2606E0820ED2F3E7936B2632B3F34F1D),
    .INIT_64(256'h24131A59710D86DD4EA56338B3E34B9D4BC8E6C8B657BD9BD1C0FACEF420B23D),
    .INIT_65(256'h82D609BC8745E42CB94738110767E772230254EDA3AE2665CEC6F717B3B890C0),
    .INIT_66(256'h07632C3237B7A0040FD0FE1E77E0CDC225246C8186DB4CD19225C836CAF5A399),
    .INIT_67(256'h01154AB3431DDF244677E62B8802560BA310F9A45FA550F8FBE3E1ED17139E9E),
    .INIT_68(256'h690D360A6B0FEFCA8CC9F7E193B2877F8E7AB83BCA94E4E5EA7E386EF6D5F384),
    .INIT_69(256'h849D60CCACBA72E5AF67945BA4AEB7515FA4D10B79CEB5C4A58DEC2E0CF2FF99),
    .INIT_6A(256'h4E0391E7E83B6BC8D37EFCC0A328545682B7EDB87DE1597EFB59CDECCBD0A02E),
    .INIT_6B(256'h145C8943D1476654EDAF87CBF6F22435FE0F8021DBB91434BCAFE8BA297B074B),
    .INIT_6C(256'hF8CFCD653754EC459757F115DBA2F8E55296BF2BFD63EAFE60588F09E9BCEF47),
    .INIT_6D(256'hF13C9DF7CDCE4E3758F850DA3E9B7FB3572DD9739EECC3B0EBFF15E4C5C96DDF),
    .INIT_6E(256'hED7CE88F45FF4E6D74F49F11314871074C83F9713D724E59B6CAB568A4C21461),
    .INIT_6F(256'h5CC1E27A988B09E74A305DA574E7EC67721172373FCB9EC8252DCEEF6A42E826),
    .INIT_70(256'h76FC59E144FFF601466B814ECABBD648E82E354ECBF6AA61112857DB13278A6F),
    .INIT_71(256'h49C7A7D6C26DB9ADB57943335B387FB35874F76661F51D115A960214F689F09E),
    .INIT_72(256'h09971DB08CC08DA95F80FCB53D28512312943FB5A5A3709EF4D99DF81F6C8710),
    .INIT_73(256'hFA11F28C3415DD80D3931A90348DF4BECB2BD9D361E7F8E8C1FBB014DA555FE7),
    .INIT_74(256'h3A3D566837FF47EB288209FBD3078CBAC11535C61B2A994FC0A1309321C836C5),
    .INIT_75(256'h978316EDADFF387AC58109B8CB7F7536A1326052F35BE410F45A5AC18E42A3BB),
    .INIT_76(256'hA8BBE457935C0CE4C78C97B303345880B4090D8BF3F112090E2282B41042BD88),
    .INIT_77(256'h8D2B4A7D1C647BAB6F06EB3D3FDC7FEFC33C33BB704C3D420D07F44C670C3AC0),
    .INIT_78(256'hF2C233D736A76FF5CF0A417D193B224259EAEC74C073C5ABC344C8A1526E06D3),
    .INIT_79(256'h584F6BBCFB9F7FDBCC56CCC2BCF07146CF79CF90C54141B71FAEA8A72112499A),
    .INIT_7A(256'h6C6A092414B4F9FC6ED8A3FEEC836BAEF7E867CDDF5991FE9E0B8794890FCD4E),
    .INIT_7B(256'h2437D6AAD9332C99F69FCA698F6FE33AC63BA0CD025C16D406B36CB08FC06E6D),
    .INIT_7C(256'hFCF15EEC92CD0304C31DE7D4ECC8ABF8D3D52942FE8F40CD98CE1BD84193BE6A),
    .INIT_7D(256'hE8E2A093E7CB2EF8ABB9E1969A13CEDA2E11381942182661C2C7A8702F6F1D8F),
    .INIT_7E(256'h1E56E5C364E4710D996B21EC176F66470E3BC44502514EC671D8FE31804EB5CE),
    .INIT_7F(256'hDC21B03DC92C29F2E14E157F911DCE1E586C929A98FD77CB27FEA410347A3F9C),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_0__1
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_0__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_0__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_0__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_0__1_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_rep_3_1[1:0]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_0__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_0__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_0__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_0__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_0__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_0__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_0__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_0__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    tmp_4_reg_1569_reg_rep_0_i_1
       (.I0(\ap_CS_fsm_reg_n_4_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten1_fu_387_p2),
        .O(nm_t_mid2_reg_15560));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_10
       (.I0(sf_reg_344[1]),
        .I1(p_0_in1_out),
        .O(sel0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_11
       (.I0(sf_reg_344[0]),
        .I1(p_0_in1_out),
        .O(sel0[0]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_4_reg_1569_reg_rep_0_i_12
       (.I0(\nm_reg_333[5]_i_3_n_4 ),
        .I1(\nm_reg_333_reg_n_4_[4] ),
        .I2(p_0_in6_out),
        .I3(exitcond_flatten_fu_399_p2),
        .I4(\nm_reg_333_reg_n_4_[5] ),
        .O(tmp_2_mid2_fu_479_p3[13]));
  LUT4 #(
    .INIT(16'h8B88)) 
    tmp_4_reg_1569_reg_rep_0_i_13
       (.I0(\nm_reg_333[4]_i_2_n_4 ),
        .I1(p_0_in6_out),
        .I2(exitcond_flatten_fu_399_p2),
        .I3(\nm_reg_333_reg_n_4_[4] ),
        .O(tmp_2_mid2_fu_479_p3[12]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    tmp_4_reg_1569_reg_rep_0_i_14
       (.I0(\nm_reg_333_reg_n_4_[1] ),
        .I1(\nm_reg_333_reg_n_4_[0] ),
        .I2(\nm_reg_333_reg_n_4_[2] ),
        .I3(p_0_in6_out),
        .I4(exitcond_flatten_fu_399_p2),
        .I5(\nm_reg_333_reg_n_4_[3] ),
        .O(tmp_2_mid2_fu_479_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_15
       (.I0(sf_reg_344[8]),
        .I1(p_0_in1_out),
        .O(sel0__0[8]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_4_reg_1569_reg_rep_0_i_16
       (.I0(\nm_reg_333_reg_n_4_[1] ),
        .I1(\nm_reg_333_reg_n_4_[0] ),
        .I2(p_0_in6_out),
        .I3(exitcond_flatten_fu_399_p2),
        .I4(\nm_reg_333_reg_n_4_[2] ),
        .O(tmp_2_mid2_fu_479_p3[10]));
  LUT4 #(
    .INIT(16'h0708)) 
    tmp_4_reg_1569_reg_rep_0_i_17
       (.I0(\nm_reg_333_reg_n_4_[0] ),
        .I1(p_0_in6_out),
        .I2(exitcond_flatten_fu_399_p2),
        .I3(\nm_reg_333_reg_n_4_[1] ),
        .O(tmp_2_mid2_fu_479_p3[9]));
  LUT4 #(
    .INIT(16'hF306)) 
    tmp_4_reg_1569_reg_rep_0_i_18
       (.I0(sf_reg_344[8]),
        .I1(\nm_reg_333_reg_n_4_[0] ),
        .I2(exitcond_flatten_fu_399_p2),
        .I3(p_0_in6_out),
        .O(tmp_4_reg_1569_reg_rep_0_i_18_n_4));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_19
       (.I0(sf_reg_344[7]),
        .I1(p_0_in1_out),
        .O(sel0__0[7]));
  LUT3 #(
    .INIT(8'h08)) 
    tmp_4_reg_1569_reg_rep_0_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(\ap_CS_fsm_reg_n_4_[1] ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(weights21_m_weights_1_ce0));
  CARRY4 tmp_4_reg_1569_reg_rep_0_i_3
       (.CI(tmp_4_reg_1569_reg_rep_0_i_4_n_4),
        .CO({NLW_tmp_4_reg_1569_reg_rep_0_i_3_CO_UNCONNECTED[3:2],tmp_4_reg_1569_reg_rep_0_i_3_n_6,tmp_4_reg_1569_reg_rep_0_i_3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_4_reg_1569_reg_rep_0_i_3_O_UNCONNECTED[3],tmp_4_fu_507_p2[13:11]}),
        .S({1'b0,tmp_2_mid2_fu_479_p3[13:11]}));
  CARRY4 tmp_4_reg_1569_reg_rep_0_i_4
       (.CI(1'b0),
        .CO({tmp_4_reg_1569_reg_rep_0_i_4_n_4,tmp_4_reg_1569_reg_rep_0_i_4_n_5,tmp_4_reg_1569_reg_rep_0_i_4_n_6,tmp_4_reg_1569_reg_rep_0_i_4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sel0__0[8],1'b0}),
        .O(tmp_4_fu_507_p2[10:7]),
        .S({tmp_2_mid2_fu_479_p3[10:9],tmp_4_reg_1569_reg_rep_0_i_18_n_4,sel0__0[7]}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_5
       (.I0(sf_reg_344[6]),
        .I1(p_0_in1_out),
        .O(sel0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_6
       (.I0(sf_reg_344[5]),
        .I1(p_0_in1_out),
        .O(sel0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_7
       (.I0(sf_reg_344[4]),
        .I1(p_0_in1_out),
        .O(sel0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_8
       (.I0(sf_reg_344[3]),
        .I1(p_0_in1_out),
        .O(sel0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_4_reg_1569_reg_rep_0_i_9
       (.I0(sf_reg_344[2]),
        .I1(p_0_in1_out),
        .O(sel0[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0C4401ECE01583DB3489333CCC35E33C4F3350470D00C1B0C37C832D68338761),
    .INIT_01(256'h8B015E35F081C3E40F755C6A400641FE252B30F0020FC4530332035D12717024),
    .INIT_02(256'h77EB368FD2F0FA134E0444F6F9EF7A7FA01724C70F368465A53980408D378470),
    .INIT_03(256'h8233AE8DE063C2A9745F0BAF4BAC6768F2257CB2622119A236407B29B1212846),
    .INIT_04(256'h40F0229CC4C5C2233CF90008C03093ED03BC3600CC73DDF0022FB1693DD0BF0C),
    .INIT_05(256'hC74040F1E8CFF8F5FFC74CCC43405BB33C07B3B3D24DE132017FC3F10FFC3047),
    .INIT_06(256'h04633A1C20BC70FF27D65023FC7020E8F9D80232DC445C8278B28C203CD30A33),
    .INIT_07(256'h10CCC1A0FC731428E24303CB033313F0361B70814D4E042CC2407BE9CFEC60B1),
    .INIT_08(256'h02C442F38C0F7C8DEF37F3F03B7C0EA3CF3701F8F091603FF8CEB3C038170030),
    .INIT_09(256'hFF4CF5DCD242B6B058230754C8F39CD20D0CCFB0D0C430C3D4FFFE003011FF72),
    .INIT_0A(256'hFC3FCF33CF0F3C8C1F033FF3FC0F3C4EFF7F30F33380333CF0C3C3C30E030130),
    .INIT_0B(256'hFD3FFF1FC03303F34C03F310FCFF4003FF0CCCBC0CF7CCC3C3F330C3F101CF3F),
    .INIT_0C(256'h04C00DCC7F0C0090F8423CCFCC6C331E3CCF3DCFC03EC080F33C421503120B3C),
    .INIT_0D(256'h8FC033BCF030003807730FE003032CCF000FCCB3F013C8C3013C00D2FF0C2387),
    .INIT_0E(256'hC487F0E33CCF3C20C033CC0C3F33F0300F37DF3F30CC33CFCFCE0CCFC30037BC),
    .INIT_0F(256'hFFCCC00E0CCCCDF30730C0E0BCCF3CCCCC20F340FCC03FFC00C0FC6C0000C3FB),
    .INIT_10(256'hD568FE4CF14C730CF30E0011C033C00ED92CD037FC0DF3FD3230CCC7F830B9C0),
    .INIT_11(256'h83D100BFF1100D340F3740BDF300133F3D300033FE3F83CF42D2002BC03010CE),
    .INIT_12(256'h03C03CF0000C032FCF37F010C750F7CED0C80D00F0CCF0C30CFFB0D4C0E08BF0),
    .INIT_13(256'hBFC001C00301BC4F35B3002CC3C3DCCFFC04C073C3CFF703F1CFCBFCCF1FC0C0),
    .INIT_14(256'h00703E00C0000078F7C0C43D0420901117300000330300F0C30F413CF1C2C80C),
    .INIT_15(256'hC30000700C1F840834B300F000003F03FC10C000031238104200CC30C000D017),
    .INIT_16(256'h0470F130408070543CCF1C1000403021080001300F0103C0C0000E2803008F00),
    .INIT_17(256'h03330EB30C80C00C0000F01CF00FC03D3300300C03320040400000410030100E),
    .INIT_18(256'hCFD4C400310084E0C1F6817107F0C4E7113CE24C303F83841EDB4FE8C0DBC010),
    .INIT_19(256'hB70043C31F90455B06BDC080C48180020FF80041E112402D8CD008BF4003D53C),
    .INIT_1A(256'hC0B7C023CC0FFDC030CB1C1C3C80CD3000071F330CC3334CC01C4FECFF23B0FC),
    .INIT_1B(256'h0FCCC3F30C0F50F03834006CFC030031330030403F010F1C82C434940030FFCF),
    .INIT_1C(256'h0CF17EFC43DC5EF8DFFFE0E7D0792F2C3FE860D084FCF2F70E9B753D28041C64),
    .INIT_1D(256'hFB0C201EE476F8D44C21CFF01F3F51C3CC0CDB20C5C040E181CE1F73E11C802F),
    .INIT_1E(256'h3CEC0230FC737F9C1003FFF3FC9F0C7EFC00C504FCC5F07CF30484D34C171673),
    .INIT_1F(256'hC173C010C0B784F04C0FC05F0CF37302FC3BCCF313F7FD33C1FF30303CC0FF80),
    .INIT_20(256'h04C73CC4B130F130FF38084FC4E7C1FFFFF8CF72CC138FFBFC0E0C0FCFD3F2CC),
    .INIT_21(256'hCE10D827EC3DFD70F630042CF730009C033C3706DE3D8F418D23FCC1E32F34CF),
    .INIT_22(256'h3F7C3E09E3CC0EF30F04F0F7034C3ECCF8FC00C0003DCCF77FFCB30C3C005043),
    .INIT_23(256'hC0F3FD5DD377B7C4023CCFEF00F32002CD2F0CF3030ECDE3FC0F0FE8C3C30034),
    .INIT_24(256'h0033CF0E404C0288CC0343FF38601163F66E0A0E0F320483C24FC248FC538CBD),
    .INIT_25(256'h0FF80A7C2DF18BB14424B0A20481403031393C3F0036CBBFC4743819C561ACD0),
    .INIT_26(256'h8277C3EBF1433FB208049FEC3BC30C42CF3BE1F7ECA56270FD2240BF0A25B3FF),
    .INIT_27(256'hEC5CD7F2C24E0FBF444E8C73B4B04FFDF8C3F3510CA52F5152BFFE5C0CFCCF46),
    .INIT_28(256'hC9C031330C8FC014CC020FF0003071330C4F0C3340C23380C0008FC0C33333B0),
    .INIT_29(256'hCFFCFDCF01F0480F05B030E0FCC3000C000000CC30C107DC01F0013D01302CCF),
    .INIT_2A(256'hFD0FD037700F729D100ECFB33F0C7F523C8701F77394734080270DC01335F3F0),
    .INIT_2B(256'hCC3303F3216C11FF54D3F754FCF3004CCF3C3C9C0CFB0B01D3F1F2403230380B),
    .INIT_2C(256'h0DF04EF3BC0F0F99DF37E0F30F3C38BF3F3F3CC0F080317FFBBAB63C38560030),
    .INIT_2D(256'hFB0CF4DCC232F5844B20C36008FF80C3CC3DCFB0D1C43CF217FFCDC0F3118F67),
    .INIT_2E(256'hFCCC0FF03F3F03CC033BECE3036FF002FF3CFCC0338C33033CF3F1D303234F03),
    .INIT_2F(256'hFC33F00C0430FF0F0FFFF333F0C33C0FCCF0CCFCC0F23CF3C0FFCCFFF310CF33),
    .INIT_30(256'h030C0D00730CC0D734323C3FC010F3DF3CCC3C08C03DC043CDFC32000F0EC700),
    .INIT_31(256'h80F03F4CC33033383B030C930703ECCC033000FFF32CC8C3323F0FD1CFCF20B7),
    .INIT_32(256'hF0CC30013FC33CE02008FFF7F37CBC3F3DCD04C4F3C3FFB0F0F5F5D04FC21F97),
    .INIT_33(256'hC273F030C435F33F0FD0F05404F3FC0F03FFDC7C13F33D33CCEF383D30C33F43),
    .INIT_34(256'h037031CC8480475B3188106C04B497E20CD402480C7DDC4412004F28C0FDFC1C),
    .INIT_35(256'h46004FF03B4D077008030C6C080FFFF1330C33403340300C0F00037F1C337043),
    .INIT_36(256'h08343108B400C338EB88106C007000D103341E07F07E0083CD3B0C14AF1DBBCC),
    .INIT_37(256'h42C04D6CE89E0C080F670C7C000F10F0FE00F3F1E00D73EF4013C07E0320D5C3),
    .INIT_38(256'h0FB0010C10C0807FFC08100C007007100700000B307E00C0D00F003430ECC40C),
    .INIT_39(256'h43304DB03F834B0831F00CEC000CF03131103080303E34103E00C34E0033C000),
    .INIT_3A(256'h0D33FFD02DC870C824C92328F054025CCFC00330BC54D3A134808D2C3C17B0CC),
    .INIT_3B(256'h1640D767C9CF5530F6B74B2B3F41ABB03124F3432E33A8B00772F93CCB3C334B),
    .INIT_3C(256'hC8EFCF303F3F70980F070FF3FC4F7D5DFC43C5333CC4337DF404C0C34F710F43),
    .INIT_3D(256'hB1703FCFC063DCEF48DFF00C3CFF4376EF383CCC0FF688F083F0343E31310C8F),
    .INIT_3E(256'hFD8C0EE3FFCB0CCDE337EBB30F0C2D433F3F3CC0F380233F38B3F0D3CD3307F3),
    .INIT_3F(256'hFC3FF05FC533F8C35B3FF307FCF33C0FCCFFCCBCC1F67FF380AFFDFFF0C0CFEF),
    .INIT_40(256'h307F3E0FBCF0CEB7030F03CFFC6CDF7CF7FF30C78C05C0B0737003387C17FB3C),
    .INIT_41(256'hC04CF14CFD3EC8F43B3F031F0B3FAFF7F1283FF2E200BCE2C43E34ADFE3CFF50),
    .INIT_42(256'h00F4047BA0CC023BF80203C33CACE0D330470C0D403D401C8DC8CC00F43FF0F1),
    .INIT_43(256'hCECC38381CF2C48C0EA40C0108031063301C3C71203047ACC03500523520FCE3),
    .INIT_44(256'h3CBF3EDF2034CF8B33CD04DBFC2C2F02FFCC36CCCC02C170B270736C7D15F70C),
    .INIT_45(256'h0700F2B1FCFCC8E43E4203CF4F3C6FF7022C3FF22333B823C07CF7E8FFCC0C55),
    .INIT_46(256'hFC1FC0378FCF3DCC300303F33C3340123C530C3C43C03308F4240CD4D41F3FB0),
    .INIT_47(256'hDCF3C33310FE143B0CD03340FCFFE04C0330009C7CF20F5ECEF6F04E02033FDC),
    .INIT_48(256'hEAF70A7C7AA73F7A2B8703E7FC1F0E2AF0D4D1F5FEF67378E327C5E60C025800),
    .INIT_49(256'h8D22BD63F375F53436DFFBC2F73D0402CD080C3E13318002B2F33615B2CF1F0F),
    .INIT_4A(256'hF43941700FD34C3C073FDB75531198365B4C2CDB784FE0C70DF130E1D97D7A0F),
    .INIT_4B(256'hBE33FF100C15FFCFB84033A0CD8FF798ECFBF87FE0B95F4F4CAC58D1CA082BF4),
    .INIT_4C(256'hF85CC3339C0F4FC8CF37ECF70F2F6FC23030FCCF378F6F4CCC8CFCD3C73C0BF7),
    .INIT_4D(256'hFC3FF28F07303CD3CDFDF334FCCCD04FCEC31C3DE2FF87CC8CF00C0E30C3DF2F),
    .INIT_4E(256'hC7003E518FC4FC67430400C7C04CCFDC321D04F00C33CC82F87A011050FC10A4),
    .INIT_4F(256'hD744FC17C726C33FC8E30FF4043C804C030F0C80030C0143FC3073FCC003BF5D),
    .INIT_50(256'h0F70321CE0C00EF73FFC00CC005CCF310FF0000FC03100B0723CF23C3C01060F),
    .INIT_51(256'h3300FE7CEC03F8F432330FEF0C303CF73D2CF333C31CF8E3F00F032C0FF0C044),
    .INIT_52(256'hCB80C63CA00F0047FCCCC03003B070843804CFCB73CF7F53DFDBCFC3F5F90B03),
    .INIT_53(256'h73000EBF73C340D7C2FCF0B0CCCCA07D02E3C08D21CD4BEC7FC5CC9245F3D03F),
    .INIT_54(256'hFFACCC007FCF4F8F0337FFE7037C33923ECC31C000FC0FC00CF2FDD0DAEA1304),
    .INIT_55(256'hF1F3FF003726FF5FCFD13F3334C3B04FC3331CBCE1DE403FBFFC4BBFF0C37FE0),
    .INIT_56(256'hF3CFF0C08C330350C1C7032C34C30723C730C0388301030F821F833F05D1750F),
    .INIT_57(256'h8F3F314F0F08C4073F3F339430C3EF0003C0300FC01008D0FDF1FC780003C34D),
    .INIT_58(256'h3A4BCC1F3FF47203380D0F3CFCC3122CF3CBF277CE72D3F8B170703F32104C13),
    .INIT_59(256'h54F30E8C23F00630F3CF7CFF3F4513F3320F338F0F1D80D0333F32ABDF3C0312),
    .INIT_5A(256'h08F03DC430F4F0140F34F86EC763402FEFF83306FC118C6FFC32740C4CD7324C),
    .INIT_5B(256'hB050C930D02CB53C37C3071F03F37F8FFD37F3C6F23DB137012CCC72C3DFE443),
    .INIT_5C(256'h330C0D00B3B0F137300B0303308304D0FDDC033F0F03CFC004054D00D4EF0303),
    .INIT_5D(256'h11F30E3303B1074FF0DC3C3F37C3E03C033F008F3F3ECB0DFE31330CC0FF7FCC),
    .INIT_5E(256'h0F74300FD4CCC268FBCFC03010DCF3F0000C0C0F303E0180D3F88E30B0FC03C0),
    .INIT_5F(256'h0ECC7D7C2F03C00005B30CAC0003EF003E1000B0200C37DF00031F020033C0F7),
    .INIT_60(256'hF00FCF30BB3F4EC82C38EBB63F2BEF73ED3CF0F0F3803FFCF8A4B4D24E301C47),
    .INIT_61(256'hE273E0EFF828F3C35FCCF307F0FF000FCFFBD8A8D0F73CF28CEF3CFFE0D0CF6C),
    .INIT_62(256'hC07432FFBD1FCF9CF743F42C0F200C0006631E0471BF23BBB20E8FE1F920BFBD),
    .INIT_63(256'h8EDDC3FFFC4EC8E818B41FCD8CB05C0EBE2430400CE2C72C02D3CC4B0041C09E),
    .INIT_64(256'hFF0C000F43F3C00331CB53D33CD044D03C13FF3B4F43DFD007514D33C4FF33F0),
    .INIT_65(256'h5CF30F230FBC560FFC0D3CFC3003A07C7B0C70CC7C0F5B3D3E35377300333FDC),
    .INIT_66(256'h033322CCE0BC830C340D302CF09CF0EFC3CC030C0C4CCC400030821C4CC24C2F),
    .INIT_67(256'h4C0002BC330CFCFCFFCF004C03062FC2021F3033031C88E30E00C02F00C31003),
    .INIT_68(256'hFC980CF0FF3F0FCC133BECE3076FE302FC3CFCCC338C30033BF3F1D303335F33),
    .INIT_69(256'hFC33F01C3430FF0303FFF333F0C30C1FCCF0DCFCC1F230F380FF08FFF310CF23),
    .INIT_6A(256'hF3AFC3DFEF84B31F350E0F3CFCE413CC0BF3F33CCF729FFC3674CE100BCDFECC),
    .INIT_6B(256'h20330D37C2FFC2E7FD007CDC3F09CC3B76FB304F0E1E88637D3233291FFF2FE8),
    .INIT_6C(256'hC033FFD47C38B1B03CCDC85AF0A7F02FEB8CC232BC548FE8B477F33B4EE6BE1F),
    .INIT_6D(256'hC450D7FBE8E83930F2DF04FFF3303F8C3F33F7C73E3CA8B44D1EFC81DFDF646A),
    .INIT_6E(256'h38FC0C8080340F2CF7F63718C09C8F2F02FC23C0C303F07339EEB5202D37FF0C),
    .INIT_6F(256'h6300F5F0CC8FB838F873030F037D6F81FE1CC3B3E323FC13010FC3A2FE0CC070),
    .INIT_70(256'h069C11CBE301D2762878380BCC6CE1DE3ABA2312807D808DD3DCF301221CB1FF),
    .INIT_71(256'h3F0C7A10123A32F4F08EC8AA4A0CFFF2EE00FF33E30E08D2F10B0E7BFAEF0026),
    .INIT_72(256'h4FBC310CF3004F83CCF030F3009C0F333FF04010003D01C30EFCF33D7D0316B0),
    .INIT_73(256'h000C3D4D2377FBC40F700CFC4C0330F7002C0F30C03F0DE3303F032F3200C07B),
    .INIT_74(256'hFFE8CCF00F3F4F3F0F3CECE3076FF3F2F0FDEDFC37BF330FFFF0B1E7C6EF4803),
    .INIT_75(256'hFC33F0CF3732BF53048F3FE7F4C3DF1FDFC4DC3FF1CF77C3BDFFCBFFFF130F3C),
    .INIT_76(256'h00B17FC1B40143F01F0CB520D75CC31CC0FD3101F000C1F70FFF76007EC45883),
    .INIT_77(256'hC01035DDF083B8C403FFC33313C05CD20D03CF37E0C0E5E6811FD8BCFFDFD54B),
    .INIT_78(256'hF0EFCCF74CCF31DCD33A3C30002031330B0B3C3003CF730FBC82FC14932E3FB0),
    .INIT_79(256'hFFC3C3C310013C0F0DFC3304F003F01C1338C00CEDF00E0CCCFCFDCCC1D0F3EF),
    .INIT_7A(256'h37CC3ED50385B6243339F771CBF084CC10C93C42C3108CB70CF432141E0F0560),
    .INIT_7B(256'hF4071448F3D333BB040103000FC0E1C80008C383D33C8DC03C1F0C8DD31364C3),
    .INIT_7C(256'hFCDFD4734FCF3DCC340F07C77CD37CE7309BCFF0C38CB31C74204EC3D92833F0),
    .INIT_7D(256'h1CC3CF2343E0D31F1C01F300B1C3F4BC07FC4DD16DC3AF3D0FCB30FF46740FCA),
    .INIT_7E(256'h15F57E0C71014EFCCF09B96DD390CF2EDFB831C431CCFD3CF32AB20C2BD70FF0),
    .INIT_7F(256'h8E2D04CDE192B684F3E3130FDFF063DEFC03033B20CDF0B2012FD885CFDFC447),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_1
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_1_DOADO_UNCONNECTED[31:2],out[3:2]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000700C37C04F18C3408CC0938B0D3211FC70037FC3043B9B5437D3C0FC0B3DF),
    .INIT_01(256'h870011F3CC1C01F80402007CFC000BF00E03F3400C102F51023CFC110FFC631E),
    .INIT_02(256'hF49FC1EFEC8C0CFFE7310FFFFB9CBBCF770F3E87FC0C8CBFFBFFCEC5FE01EDBC),
    .INIT_03(256'h2BF0FC93CCBA33BFFEB48359CFFD1C2BEC20FCF00E1CBE1F83E3F011E020CCBE),
    .INIT_04(256'hFB6303DCCC04F41701D1231CF0CB67DD03D4DF7DCFBCEECC0880CF23CFCFF5EC),
    .INIT_05(256'h7B332C060FCD577F04437CCCF405EFF8B8CF349F7F4EFF813F37F38F2F03B3F8),
    .INIT_06(256'h02B33E03B9383F41040804CCF86FFD82CBFE0538CDEAF3ED3073313FBE2AF7EF),
    .INIT_07(256'hBC9C8673CE8E86A1784E1B2F3433CFF63E28E336FE04BC07D50EF5FDFECDF3ED),
    .INIT_08(256'hFB5CC23F9F0F4F0B0F30FCF70F2F2FD33433F1CF33BF6F0CCCCCCCD7F7F90833),
    .INIT_09(256'h3C3FFF8F372333D3C6FCBFF0CCCC9040CFD31C7DE2CF87CCFCF00F0E30F3DF2C),
    .INIT_0A(256'hCC100330CC0F4F0C1304FCF7033C3F33303030C030CC7000C3F0F3C0C33C00F0),
    .INIT_0B(256'hFC00F0C00030FC130100C300C0CFD003C3C00C3DF1C08703C1FC0C0F30001F30),
    .INIT_0C(256'h3E78310C7780C21B28CD303F073CB39038CC3300437EDCD481C2CC0005DCBB0C),
    .INIT_0D(256'h80F37E602E7DF647BE1CBBDB08C1A07F36C33C00232D041CBD050FC100C350E3),
    .INIT_0E(256'hFBBCC26F8F0F4EDB0CF33BA60C0C2E036D333FCF07FC30D00EBD03CCF23C1124),
    .INIT_0F(256'h383FECCC27E7FFD30F32BFFC08CFF532C3FC583DE1CE9FDF83E343EE3230CF20),
    .INIT_10(256'hF3BECFE2DB8FFB68027DEFCCFB5BEA2D0F2A2DBDB080E363E9A271EB0A372A5F),
    .INIT_11(256'h0830A0F2C48FB4A0C8834373B8B93CCE8BD3FFFFEF92BB2273FEFF5CEF0C9FE4),
    .INIT_12(256'h33FF30100FC4C3EB040443033C60D2103DC004031C711C8144760140400306A3),
    .INIT_13(256'hC5433E400330BB30041C0C3040403337453B30F3131FCD33F07077FC0FF37F51),
    .INIT_14(256'hC110CCF44C3F3ECDC338F0210323FD32D3FCCD31F0DF3F7FBDC2FCD7D03F0BF3),
    .INIT_15(256'hFF00C78320513DCB0DBC0454FCF0C0DCCE0BC300FCF037510CCCF9DCC0D0C33E),
    .INIT_16(256'h0C000333FC0F0CDCCF003CC30C0C3C333F3330C300C0307CFCCF03CCCF13CCF0),
    .INIT_17(256'h3C0CF3CC00330CC00F30C350CC3C0000CF300C0000F00FC003F000033000CF33),
    .INIT_18(256'h0DF0023FEC000F9DDFCF00DF3CDC1DB03F4300C3FCC4343CF34E022C3C5BF4E1),
    .INIT_19(256'h0B1CF40CFE7E0DF446740710C83C80F4FC2AFFF41335F8F35703F90333718F13),
    .INIT_1A(256'h0030003FD0CC033CCC0B0CF30CF00013333F0C0F003F000FC00FCC00F3330BF0),
    .INIT_1B(256'hCFCC3FFC3C33C3C801B00CEC0C030033330C303C303303CFC330000F0030FCC0),
    .INIT_1C(256'hFF0FC03FFF0FCFCFF0CB0FC33CDF3FC03333FFF303FC330C300F4CFFF30FF0F0),
    .INIT_1D(256'h0FFFFF3F3FFE03CFFF30FC1CF8333030303C3CCC200F0BCC33F437433030CFFC),
    .INIT_1E(256'hAFC698A2EA3E78DC363DDE717BFA57E41F4B8DBCF70CDD041A587D9EAF280EBB),
    .INIT_1F(256'h1FEE61624F8E32FB1D1A2E02A9BF591FAAEE69891CB5EA1C7BBF68AA99D78A95),
    .INIT_20(256'hCB83F4CFE8FFB3E4C1CEDF1C3FC373D307C7D2333F3F0FC8CF0F0FF7F3DDB7CF),
    .INIT_21(256'h833CCF033FC3B4CFCF3CFC10FCC2FFFC00EFF00C3C3D3BCC4CF0FF8243F3133A),
    .INIT_22(256'h58C706DE3C1CC22CF68EEF2BFD9152C272075F0BDCBEE00C82BB1F5EBF20E56A),
    .INIT_23(256'h5D0D0DFC28880CE4FAEFCC814CC57FC1C33D60B0335CDEEF467BFFFF4E7DC011),
    .INIT_24(256'hF748F11CC3BCB8BB310B0F400493FCDDFDECFEBB03BEAFA856078907DBE876D3),
    .INIT_25(256'h90F34B73337F4ACBF81C3C933B14B37988CF400F1F0FDF0D3F3543EC10FFB088),
    .INIT_26(256'hC087C0F3EC0F00D0F433F03C030373130F08DC3430FD730F0CCE4DC3F03F74CF),
    .INIT_27(256'hFECC007F0CCCCC030F3CCC0CF083EC0FCCE3F081FCF27FFC8FC0CC7C4000C0F8),
    .INIT_28(256'h38BF166FFF4F4FDFCCCB9FC638FC6C0163870FCF530C741F03085E2CF35DC5A1),
    .INIT_29(256'h4BFFFF703C2252C00B37F0CD08400970383EBCBD2000BF2F02F97C7634B1DBF1),
    .INIT_2A(256'hCF53F0C00CF30C0BF8F3C32C031302C107B0CD3CF33D0F434DFEFCF7F0EEFBFF),
    .INIT_2B(256'h3E3002C33FCCF404C8BC0FDFF0CFFFCECE37F30CF01E4F00FE0FCB050FC3F33C),
    .INIT_2C(256'hFBA3FFE933B1B6E320031C4CC4F7DB9ECCC8C27B8CBEAF4082714F373FEDF36C),
    .INIT_2D(256'h88C04FAFDF0FF7ACF30E384B3B0CDFFC722F333F3E5EBDFFBF720FD9DEEFB00D),
    .INIT_2E(256'hF3CF3C303C303C330F00F030C333CFCCC0FCF0FCF3C0FFFC3C33F0C30CF00C03),
    .INIT_2F(256'hFC00C000C300F03CF7CFC3E3F3FCCFCCCC03C0C3C3CCF0003CCF3CF0CFCF030C),
    .INIT_30(256'hC0B000FC300C03C0F003C03C030003C30F040C00F03C00030C0F0CC0F00F03CC),
    .INIT_31(256'hC3C0003F3C0FCC0C03300C0CC0C33CCF3030F04030033FFCC3C3CC3C030000C0),
    .INIT_32(256'hF0CF0F30FF3F0FC00337FFF3030FFC033C30F0F03380330C3CC0C0C303030033),
    .INIT_33(256'hFD33F0130030F3CF030FF303F0FF3003CCFFCCFC00F33CF3C0FC3CF03000FF3C),
    .INIT_34(256'hCC83C3F3FC0F30DCF03FC03C333373130F07DC3030FC730F0CCE4CC3F03F33CC),
    .INIT_35(256'hFFCC003F0C0FCC330F33CC0CF0C3FF0FFCF3F081FCC33FFCCFC0FC7F0000C0F8),
    .INIT_36(256'hC0C300303C0F00CC00033CF33C0030033C00000000C0330CC0C000C003330000),
    .INIT_37(256'hF03000030030CC0C0C00C000F0C3300303300C0C00F30C00C3F0000F00003F3C),
    .INIT_38(256'h03703308B0C00E63FFC034E3004DFEF0303440C0003C01837EF8820D3D014143),
    .INIT_39(256'hC3C03E3D23328BC4C730CFE80CFF0033F23C0C30301C00E3F10003283330C035),
    .INIT_3A(256'h0FFC033CCFCF0FCF0C333FE6000C2FC32C0030CFC03C00C40FFDC30C333C1030),
    .INIT_3B(256'hFC303C003327FFD30001FFEC0CCFC13330080CFCF00F5033BCF343FF33300F24),
    .INIT_3C(256'h0D41420310504358DCF134C7000D007078437CDC00CD45070EEFCD3DF1550FC1),
    .INIT_3D(256'h331030C101703D18543A00C1100D650300120C35C1159B02051301C637411034),
    .INIT_3E(256'h090453F3CC5C48A9DF37E0F00BFC2B320F3700C0308CB0B8FD8FF3C0CD130BF0),
    .INIT_3F(256'hFF10F68C00837D8F1871C054C8FC0000CE00CC41F2E08FD003CCC81630C0D323),
    .INIT_40(256'hFFFC0CF49F777D6F1C0BFFF0C3F37C3CC0C8E1F2F383FFF0F0C473D723D2CF00),
    .INIT_41(256'h4173C357E773B73F3DDFF323F7F2EF0DCCF3C04F1FE2FC807CCCF8F8CCDF6F3C),
    .INIT_42(256'h0FCC033C03CC03030C033CF3000C33C03000000C003C0CC00FFC0300333C0000),
    .INIT_43(256'h00003C0033F0F303C030CCEC00C0C00300030C30300F403FFCF00F3F33000030),
    .INIT_44(256'hF34FFDF31F32BCAB0BCF0FE030D3DD11CF3FC2330EC4F37C70504C030230B531),
    .INIT_45(256'h8C2FCF43037013303C4323E03C7C0F05F010304B0F30F0E1F1F4344A000CFF5D),
    .INIT_46(256'h0F40310C008080930FCC000000B0C3C100000E0B303E0040020C0330C0EDCB00),
    .INIT_47(256'h43C00E803F40070004CF0C53000CC0310E1030403003340CFF00033A00F300C0),
    .INIT_48(256'h0CCC03300C0300CC00003CF3000030033000000000C0330C00C000C003330000),
    .INIT_49(256'hC03003030030000C0C00F00030C0300303000CCC00F30C00C3F0000F30000C3C),
    .INIT_4A(256'hF9CFFD630F8AFD711F0D0FA73C4FAE6C3C4F3CFB4383320CF2D38FC3D23172A3),
    .INIT_4B(256'hF8FFB10E11E014F3488CF707F8FE144CCC0C0C4C3CC416CC12B1322DF630FBB8),
    .INIT_4C(256'hF8CFC0407FFF4FC003003FE33043B3223100C13C03F033CC33C10DD7032C4C00),
    .INIT_4D(256'hF1F3C04303F1330F00CC3FD0F0C0F04FC0330CCC30F10C3C4FF03F3A00000FFD),
    .INIT_4E(256'h08800CC0C080CF1C3735001CC05C4F2F00F033C0C003C073FDEFB0307CF68F4D),
    .INIT_4F(256'h7300F4F0FC8FFD003B77404F037D6F81CE00C3F0D31FF8D3000EC392FD1CE033),
    .INIT_50(256'h3B2C0EF0330C00ECC8F9BC1C17CC77C0C8CCFE00F7FD4C0708BFF0FCC7CECA03),
    .INIT_51(256'h63F3338C03CDF850C7BF3F23C4CCEFDDDD37C33CF1FF7BC33DC8C783FCD300E0),
    .INIT_52(256'hCC32F2C36C377DEC37C583F82B379C11DA03C0343CC03EB871027EC3CFF7228B),
    .INIT_53(256'h3300D637DC188CE8C1C3832CFCFC4FFEFA2FA3CC2FD2E35182FFBC0A0CF02F19),
    .INIT_54(256'h38FF066FCF1F4FDCCCCF8FC33CEC6C0063773FCF43CC704F0FC84E3CB34CF4B1),
    .INIT_55(256'h0AFFFF3C3C2243C00F26F30108407570343D7CBD2000AFFF02F4387334718FE0),
    .INIT_56(256'h0C73C2300FB37CE83F01F0303C333CF200F0F1F433C033FCF0C0B2C30003CC00),
    .INIT_57(256'hF000C2F310807CC0CCCCF09FFCFC200CFF1300C00CEE042001CC3CE800C0C333),
    .INIT_58(256'hF53C3D347CCF3DF42407FFC3C37C8D7F3C0CC0F4FC94FFF0C00801D35F021073),
    .INIT_59(256'hCD433063E53584FF4FDFF467F3833F0C0FFFCC8F13F7FC70CFFC3D3EFDDF3F43),
    .INIT_5A(256'h1F7532CB440C0238FBFFC03013EC33F000330C0F303F00C0CFFB8E3CA00CC7C0),
    .INIT_5B(256'h3ECC7EBC2F0238C4CDE3CCCC0CCCECF3FE10C0B0E00C77CF3C1FDCC20033D0F3),
    .INIT_5C(256'h007301033CC0FD8034041F1C38900C03080303320C33033DF1434D3C0F31B0FC),
    .INIT_5D(256'hC000C2330CCF44F83703005CF8302CF13E3CF0C00F233B1C0130F4500C2C2F1F),
    .INIT_5E(256'hF3FFCF000F7370CB38030F23F083F3FFF00CC1340F31CF4C34454ED30FCC3003),
    .INIT_5F(256'h91F3CDF3C3B08737F09CFF5C3307937E34C300CF3F1C870CFEF03700C00F1FD9),
    .INIT_60(256'hF3CC3C057FF331F31308F330C373F3CFCCCCF131F3C0FFFFF034F1D340F21343),
    .INIT_61(256'h8133C053D742BF7B03DCF343F7F3FC0F0CF7C08F13ECFC40FCCC3BFCC0D33300),
    .INIT_62(256'h3F3CC53F53CC431BECFB3FF60C0C7C8064373FDB030B0C1B5EF90E30E7380EF4),
    .INIT_63(256'h3EFF3FF033E633E78C22F3BC0CCCC53F37CF0CFDE10BA33FFFF443333723DCE0),
    .INIT_64(256'h4BB487404C608CD6383C70960CAEBED6A0CF81114192AA7F0CF3060F3D8B13C3),
    .INIT_65(256'h3011F52103E4C500E473142611701A04340878F3D1CFA062ADC40A4178C71C7C),
    .INIT_66(256'h03430D008FFCF1030400CF00C3E337DFC0CCCC71300FC303CDC002D7D3EC0F00),
    .INIT_67(256'h00F002C003027B7B308FCC0FF7C0F30C3E04C00F3FECF3113FCCFB101CCF30F0),
    .INIT_68(256'h337C330C23CC02F33C0F4CF300A032C03CC0000F137CD194023EC30C330C4673),
    .INIT_69(256'h00FF394D2333CB00370CF8EC4003F037352C4C3F230F1CEFF030472C03303C34),
    .INIT_6A(256'h340C3FC0C33030C8D8043030003F4113CF3CF0C503000073BCC3020F0D128E00),
    .INIT_6B(256'h8333F380D14080C00CB033640033200F0300008C0032C0004100CDC6F100F031),
    .INIT_6C(256'hCFF4C0C010000044F8018031035330B309C0D00C30CE3F4081CF8EC7C0E88713),
    .INIT_6D(256'h33000C430301480FC183C03CF0C1AF0D3DE3C04030ED3B3C7FC0C86200C3003F),
    .INIT_6E(256'hC4A3CCF89CBB3EB03304800EFFC74CCD20B8F032BFD7BEAC3E37F3C308F2BECC),
    .INIT_6F(256'hB004D7BAFC5DF02FF110F45FF7F3EFCAFCF3F743DEE3BBC08CDEF889DEEF2309),
    .INIT_70(256'h00B0007C3FF3FCF4070F0CC70C2F0C13FD40C7F300F130C1F70501C30313C673),
    .INIT_71(256'hC100FC4000E4DFCC0F1C0F4F0CFF3073FC3C0C0C0033CCE0C3F0443C31303C10),
    .INIT_72(256'h088033FC700C7CC033C6C03C078383030BC01134F03D30FC7203013C0332403C),
    .INIT_73(256'h8FC0C0B03CC1C47CF3820C4BC7FF0FC2B924F3400C12EC31C30CCF250F0C20C1),
    .INIT_74(256'hF3CFFD303FF33C330F34B020C353FFCFCCF8F0FDF383FFFC3CF7B1D640E04B73),
    .INIT_75(256'hFD03C513C701F43FF78FF3D3F3BFFFCF88F7C3C3DFCFB000FDCFFBBCCFDFC30C),
    .INIT_76(256'h338F034C33FC03C7000B4CF73C3033D02D100003133100D107030D00070C0A47),
    .INIT_77(256'h01F33C8033240B0F031D3C304003F473493C8C0F200F2C2CFF35B73C00307F01),
    .INIT_78(256'h1F413108A81116BBCCF0C04417EDC3F23430001F307F1DC82EEC8E31E0C90B03),
    .INIT_79(256'h730CBEB123C6331BC130CCB01010F0FC0EE3CCF0E111BBCE3C1F1CC300F3D5F4),
    .INIT_7A(256'h336C730DF3FCFF3F2B0230CEC0F3FCDEE0C407FF3CF3FC85B43503DFBDD184AE),
    .INIT_7B(256'h5143C30CE3E243E0FC9A839A00B23FFDFF233CF312DDB9B3BF30031A3FC32F54),
    .INIT_7C(256'h003024CC40944750FD88106C0071541248D0410F0C71D084D23C4E15F3207FDC),
    .INIT_7D(256'h42004EB0388C0C440C040CCC04030CB13238F30033727F4F8003C0711F306002),
    .INIT_7E(256'hC003C1330C0F303C0003FC2030630012000FCD3C30C3F30CC003CDD7C32048F0),
    .INIT_7F(256'hCC0003C30000C43C35800020F0C0000CFE00000F0FF3C710C0C0FC0F000033CC),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_1__0
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_1__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_1__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_1__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_1__0_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_rep_2__0_0[3:2]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_1__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_1__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_1__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_1__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_1__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_1__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_1__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_1__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "114688" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h34BFC5F65C8F0DAFFDB05FE2347C4F052B3A0DC5033D435F4D07CC04A22074A0),
    .INIT_01(256'h4AFFFF3F0CB14398C4A4FCA8340F702430143C3DE011868F45E03BB573119F0C),
    .INIT_02(256'hFBFCF2CCF33FF09F0802003C037344C2CB00CC384F3C0F03C453CECBC0DEF6CF),
    .INIT_03(256'h23FF0DFF338F1703CBCFFC6CF0C6AF0A71F3004C3F0E03CD7EC1CC4B01F330DE),
    .INIT_04(256'h1BBB340F7D9D0213E1F9801B385181837ECB4E07D2380C45D3274C3EE03D68BC),
    .INIT_05(256'h0DDD00932BBA04F4BC24281C0C0E00BF393E23B9E319573F3007CA54713023CD),
    .INIT_06(256'hC873C2C36CB0B1E425032F103C87D5C3C8171F770C411F0C85904EFFC3FEFFC3),
    .INIT_07(256'hD3301DF31F80D00BF300306CF0C3DC3D722F34DC3F2C0B5E4E30309110E363EF),
    .INIT_08(256'h03C03D3000CC032FCF07F020D720C7CE00C80D0CF00CC087003FCCD4C3FF4FF0),
    .INIT_09(256'hCFC000C03301804F35F000ECC3C0C0CF3C04007330CFF70FFDDFCBFCCF0300C0),
    .INIT_0A(256'hECFFF83C7D5003683EFDD1BE3F04F7E66404034C317C8FCCDCDB02EC332EB05C),
    .INIT_0B(256'h041150F33CE03E0B0340DD19F081DCF12CF7F405F01F403DCCD3C3C392F31438),
    .INIT_0C(256'h02747EF3BD404CC9DEF4F0D0CC3CC95CC33F00C0FC80F46CACFA862C386B8C31),
    .INIT_0D(256'hFF1DB78CC2420AB44B27132CCB3C9C84BB0DCFF4D0F6F0C3540FF114FF4D8346),
    .INIT_0E(256'hC70332805FF73F7757044CDB3C5F9E40F200CC30C33403FFF57A0417CE0115D7),
    .INIT_0F(256'h37B0FD60F7F94B30492C3C07733F040C00054C7F2C00D6033103B7F133000F13),
    .INIT_10(256'hCD330F36EC733D9DC304CFDCF8C31E7EC332C0F3FC94337CB052C3FF0F15B0BC),
    .INIT_11(256'hCF0CC7C3DD0E0DBC4733C773F4FC4F30FB3CF3801FE4FF0016FCF100CC3CFF1A),
    .INIT_12(256'hC4C0F0F0C0CCC01CF80300210420412F1F3CCD040303C080C30F4E00FCF33FF0),
    .INIT_13(256'h8E0001B30C5F440C35B00000C3031FCE3C00C0430301070001C3CCC1C000F0DF),
    .INIT_14(256'h08F4070F301C0740FDC85C183CD133F2730B5207007C10CC5E0B4E29F31DFBFD),
    .INIT_15(256'h4E004C2028CF00F4FE740CBD0C000CFD753C204123214F2C4334C4AE4030E020),
    .INIT_16(256'hFF0FC0330FCFFDCC34CC03D33CC37FC033030F3F03CF334CF0138DF0C43FF0B0),
    .INIT_17(256'h4CFFC2330FFC8BC80800FC10FC002031020030CC3C224B0D31F5F7430030CFFC),
    .INIT_18(256'hEE678C3FCF7EB04E141A4FEFF083348FF403BF364E3E8E9CFF5598CEC7E8E6EE),
    .INIT_19(256'h3DDEC8AE3E3FED3FE858EF28FCC643AC79CA718B6E1E9BFD7BF93774012F2BA8),
    .INIT_1A(256'h3F0C005117C4C00704009013001010E1310034085F431C8A0B47417000CC0160),
    .INIT_1B(256'h59333C0002F05F04C0517CB0448084414F0C8CCC704F2C70FF454B3F01034010),
    .INIT_1C(256'h003032CFFC0083F0FCC8131CFC90AC1D0FFF0FC3CC43C030307F02683C27B2FC),
    .INIT_1D(256'h030CC3F0FD0E0CF5F777402C0F404FBC3034F3731301FC034773C4040F3C3312),
    .INIT_1E(256'hEA5BCC0C43A03477C9B08F7037C60BD0C1DCBF7C324C1F9B9D00B3DECBC9CB02),
    .INIT_1F(256'hD0EE0DCF3302765FFF08E33EF4928F3F43D3D08B3C3FC7DCFA2D37381CCE50CE),
    .INIT_20(256'hC003C1F7BCF3B2F03408DF0C3CB7D0C2C01300303F023378B5534DC313FEFCCC),
    .INIT_21(256'hD030D2F31FCD0438FCC3306FFCC0EF310E30301C0F2F3F5E0EF0F0501CFF3F1F),
    .INIT_22(256'h3F7C3D0CEFF00F8703C043C33C6F0F00FBF0330C0F31C1F0723103387D000B43),
    .INIT_23(256'h003FFD8D2333CBF03E3C3FCF4C332037052C0CFF130FC9E3300337ECC300CF44),
    .INIT_24(256'hF37FC0038CF7B1B730DB6FEC3C87A0E1F054D33F4F7212CDBCE55FEFC3CCB2CC),
    .INIT_25(256'h70F3DFF60BFD633FF4103C0CF003F37E77CC709C7F3CC34EBFF9378411337FFB),
    .INIT_26(256'hC1C30FF7FC737D891F34F4F03F7FDEA2CF3FF1F53095233CFC02B3D30D1A00F0),
    .INIT_27(256'hBC40C4C3E14389F048FC0B63FCF040C3CF30C3C0ECF43C0415CFFDCCF010F34E),
    .INIT_28(256'hF33B010C9FBFF47725031F13308339D0FDE0FF7A4F42DFD014168EC7DBEB32C3),
    .INIT_29(256'h50E34B63437E068BF51CFC9FF413936D7B0B409B6F0E1B0EFE26333C10EF7FC8),
    .INIT_2A(256'h00C000003CC000F000033030003030030C00000000C3300C300001C000330F00),
    .INIT_2B(256'hC000C3000000C03C00C00C30C0C3300F033000C000F3CC00C3C0000C000033C0),
    .INIT_2C(256'h112833CC9141F3A8FB0C107ACC649DDEE4F02D37B97DDFA8B14A4D2CE4E04CDD),
    .INIT_2D(256'h92D1117FACADCADCF0F69169CF756BBA3D1FF7040E2E67DC402280951F3C24EF),
    .INIT_2E(256'h14B44FFC4C4D8A34CB38F40DCC4CFB2FDEE00E84F1F2E12F3BEAF7046A271C6C),
    .INIT_2F(256'h7F1DF61DE01172BC3123DC7C0F3C5F818A00C327E0E2FDE6C01E83DDFE1C5077),
    .INIT_30(256'h038C01031F00C0CB300330CC3CAC2EC233C33003003E0C8CB2CC4100002DC4CF),
    .INIT_31(256'hC3C03DBC33307BC4F6CFFCAC0C00F0010113000C301F3CE03E303F2730F02F33),
    .INIT_32(256'hC887C7F33CCF3DF8F03CF3EC3B337C160F0BDD38708C72CB3FDE0DD7C0206B8C),
    .INIT_33(256'hFF00C3F21C0CFDCF01F0C0ACBCC03C0ECFF7F0CDCCC2730180F0FCAA4000CF34),
    .INIT_34(256'hC003C1C04CC0F1C030000C0D30B0C0F310C00C30CC0E0F4CC1000CC0C3FEFFCC),
    .INIT_35(256'hC30002F31C1D00383CC30050F000CCCC030733403F30F01D0F0030100CCF30CF),
    .INIT_36(256'h37CF3D017FC03CF71000F3F33F70CF0F3DD005F43FC00CFC3039F21040F34053),
    .INIT_37(256'hC573F1100771B33F03DF304404F0FC0F003FCC8C1332FD43FC3C3CFD00C37F40),
    .INIT_38(256'h03203708A0CCC3F330034FF33851CC02243B50D61C7311C4C33DC07D32020970),
    .INIT_39(256'h93CC087D2C318B88CEF00C3C4802202234243C3C302F58DF30230B6C4310FF1B),
    .INIT_3A(256'h0BCD3FFCC30C0238CF3BEC27172C32C330FC3C08C0FC31C30FE8B3C0FF3C0833),
    .INIT_3B(256'hFFCC208C3333F80300E0CFE000C3D0C2C3040C30F1C340F280CE0FFEF200D0F4),
    .INIT_3C(256'hC300D0C1604480A83CF1B02C07F057F00481C334F0FD0FF08DCF33C300E13F1F),
    .INIT_3D(256'h3400018303CE3448C90FCF0FF881EBCE08E3C300C0DC28013F0CCB040BCF400D),
    .INIT_3E(256'h04403E3F5CC8C0ECC3053C300CB0A3F2080F7C07003A000F81CC0D01C33DCBF0),
    .INIT_3F(256'hCFCC3ECC330000C80EB00C400C03300D030000C020310FDC030003D1C000E0A6),
    .INIT_40(256'h3FEB087FDF733F1302C84FD7F8FFFE7CF40BF3CA0FF0B478E335002F3F00CC30),
    .INIT_41(256'h0DFFBFDCE0E742B4700FFBDF3B7C1439FE1D0CFE0300849330307796B03CCF03),
    .INIT_42(256'h08F302F03C430CD83CF0C0FC3C004F030300033C30C0333C3FCFC3FC00303F0C),
    .INIT_43(256'h3000C0F3000C00F00F00C0CCF0FC00C3FF003300C0CF0030C0C0F03F3300D33C),
    .INIT_44(256'h03F030DCF0C4833330C8000CF000D3FC0FFC0200CC73DCFC033303383CD3F30C),
    .INIT_45(256'h03000C30FCCFFFF0F3030CCC03303FB03C3BF3F3D30CFC33007FC3F10FFC3053),
    .INIT_46(256'hF0DCCCF03F3F7CEC0F3BEC10075FF00ECC38FD3D3383330FFCC3B1E6C3DF4BF3),
    .INIT_47(256'hBC33F0C30701BC4F048FF323F3CFCF1FCFF8C00FC0C333008DCFF8FBF013C33C),
    .INIT_48(256'h00C001C06C80C0B4380B030C3C90031204C00207CC3000FCC200833C0000C00C),
    .INIT_49(256'hC30002700F8004343B430C5C00001CFC0F2FF3C0C312F400C103C30D0FFC20C3),
    .INIT_4A(256'h308C333C1F884F23000DFFF70C7CEC12390C33C8033D0CC34DF1C00C03219B73),
    .INIT_4B(256'h8C33298C3034B3C002733C910F0ED03CC21B0CFC002304E34C3F00D4F3F00F34),
    .INIT_4C(256'hFFCF0C303FFF0FF30337FFF3033F3F033C0CF0F033F03FCC3CF0F0D3033F0C03),
    .INIT_4D(256'hF133F0030735F30F03CCFF33F0CFF00FCFF30CFC00F30C33FCFC3FFCF0C30F30),
    .INIT_4E(256'h33BD3CCDC77003731C3CF4201B6CB3ECC1FD300D303CCDCB4EFD470072F15CD3),
    .INIT_4F(256'hC40331ED2304BF0404BF0F9344C01CC30D03DFF3D303F5E3FD0F0BECC3D31078),
    .INIT_50(256'h04340E303080CC403735FC3CC0BCFF1C00F00FC4F1B2E0F0BCFF00DC3F2D813C),
    .INIT_51(256'h7CD0C200C000B5343833CC8CC7FD00C1BE00C377C3F3FC0340CFCFFBFF0C33F2),
    .INIT_52(256'h387C0C0003C0CC4F0FC1030CCC804C1D070C32C40C02C0F0333040300C310800),
    .INIT_53(256'h7003C2C00C404B3033000FAF037D30C4CE0DC3830303F003C20030FEC0000F00),
    .INIT_54(256'hFC1F0DF4BFCF3DDC130BFFF3FFB0300E3C083D343380F338B1C7F1D413220CF0),
    .INIT_55(256'h8D33C3132471C33B0C93F347F3F3FC5C03330C8F0CE3BF40C0FDF8CCCDDF3F3F),
    .INIT_56(256'h065CC10FE33C8782F53AC86003902B9304FFCE0BC3781C979AA9BC3BF2E946F2),
    .INIT_57(256'hEEFC790C2E40621BF36C3CFF00D28CFD43E2C07CD00F4BDFBE0F0B3B0FBFD091),
    .INIT_58(256'hCCD003C0204000ACC0F4F01C030043030CC0CF00F00D0C000FCF70FFC0CEC70F),
    .INIT_59(256'h33C00300030C7C000A7F0023C0C0FFCC0C37C300F0F33B300E0CC8F30CC300F0),
    .INIT_5A(256'hC4003DC470F0B1FCCC04C44DC3B041DF18C83F35FC43CF3C4033F008CDD1821F),
    .INIT_5B(256'h83000587DC1DF83CCFCC0470C7000F8C0E37C3C30F2EFC404C1CCCD6DCDF140D),
    .INIT_5C(256'h0F03FF2C0C3F3FB72F0E0030C0BF3C2C084CC2FC0C30F308F304CC0F4021392C),
    .INIT_5D(256'h3900FFF330419334FC974CDCFF3E3331BF0C3CC31F3080D03104F73EF030DF0F),
    .INIT_5E(256'hCC3003F3FC403C9CC30CC0CC0FC30D33CF3300F3F0C0337CF00FC3FF0C02C3FF),
    .INIT_5F(256'hCF0CC3C3CD4F0DF00B33C023FCFC4FC0CF30F3C00CF0FF0003CCFC030C0CC00F),
    .INIT_60(256'h50B834CAF011C643CDC893483DD1D3207A335F1FDCBCD1481C7A0F6EEC13E47F),
    .INIT_61(256'h0D0D4F2CD8CA0FF50E2CCDC258C560F0B83A23F1F34107EE0447CF874361C013),
    .INIT_62(256'hF44F0D05433431002C0AF7C0F32F0C2C040DF4FEFFD7F330F038B7039D30DF93),
    .INIT_63(256'h32B7C7A7E446343C43E03707F4FC130C0F13C0433FF5B547000F3CF0F0D30F8F),
    .INIT_64(256'h340F01CC938C432C003FF30F33AFF02337C4F0CC33C37C83CC80B3C73402B34F),
    .INIT_65(256'hB4333D7C37FFBF04064FF03300C2CF323D2BCCFDC0F278E30CFCFC0B20F0C033),
    .INIT_66(256'h33EF093B3FBFF300130FFF003334C0D30C18390503CF0CCFF017CE14A7EF42B0),
    .INIT_67(256'hDCF3D3073703CF4800C03347C003E05C1338C05F3CF3C34EFFF1FCC8D1132F8C),
    .INIT_68(256'hFFEBC1C3EE8F3C6B3849FFFCFF53FFDE07FFE2F4CFC0BF387134FFE30FFF61FF),
    .INIT_69(256'h4D33FDB3D33A76A3F55F709FFCB1AF7AFCFAF08F0EFFB810BDCCFCE10DB3CFCA),
    .INIT_6A(256'h0D1040F3CC0F4FD9E337ECB70F7D3C4333333CC03080717FFCFFC0CDCF041C30),
    .INIT_6B(256'h0C0CF0E0C57730D05C30C304CCF34100CF0CDCF1C1F48033C0FFCDC330000F37),
    .INIT_6C(256'hEB87C9337EB379530AC0FFC3FBC33BFEF8D7DFF7FFF3BFF865048C3FD2DFB3F2),
    .INIT_6D(256'h0E2F8CB3D3FD0EFFF3D8FF723BFFEF72CC0BCC0E0FED8B213DEC33638D8F2BCD),
    .INIT_6E(256'hFB38C00F53BFC00321CB5F1330D074D03C13FF3B4F73DFD007114D30C4FF33F0),
    .INIT_6F(256'h5CF30F230FBC560FFC013CAC3003A07C7B0C70CF6F0E1B0D3E35073E00333CCC),
    .INIT_70(256'h383C3DC07033F07C0780102CC073901EC00C3204CF32C0F0F540821703214C0C),
    .INIT_71(256'h10C3C200CCCDC8383E0303B3037C1FF70F31F3C30302F03080000433CC0C0013),
    .INIT_72(256'h00430E303C4CCC38370F3CF33C1C30233C003FF300F330CC31C14FC4032C4430),
    .INIT_73(256'hFCC0F0BC30B0C004C6030F0030CFC03FC02F0CC330F1C8EC82F03438F0303FB0),
    .INIT_74(256'h33CC0F306FFB4C87070A3CF3C3933FCFCCCC3CC4C3FEFCCF70F072D303DC8BF3),
    .INIT_75(256'hCF83C28CC3F0F433C64CCF43C3FED00EC2270003F0DECC30BCCF0F8DCFD303B1),
    .INIT_76(256'hFCEFC1328FCB4DBCC302FFE7436030D63853090F77BFB31BCCD38DD49B3E7B70),
    .INIT_77(256'h8BFFCFFF4032BF1B01C1FF20FCCFF04ED234004C12FE8E1D8CF1FC4B05003FBC),
    .INIT_78(256'h040471CFC0808E24C300043C0CCCCF030FFF3FC0C132C1FFC03F01313D3303F0),
    .INIT_79(256'h0F1C333DEC8E3088C1341CF0083070C0CF0CCFF4D03000C2030FC0C03300E007),
    .INIT_7A(256'h3CBF0F003CF0BCB837CC03DFFCF31F0CFFCC32C0CF02C07C7340813C0C23C90F),
    .INIT_7B(256'h003381B0CCF30CF0FB4FC31F0F3F2333C22F308F131CCC30033330EDCFC03F11),
    .INIT_7C(256'hC4F43DFC00CCC360FF03C03DC0E083ECD3CC0C00FC0EC08CC00FCFC0C0F03BFC),
    .INIT_7D(256'hCFC000B3FFDCCC3CF4B300ECC303DFCC3F043043030DF70001D3CC310F0F30DF),
    .INIT_7E(256'h58A836DFF5D1067CF8F8040C030D03F14337531F017C1D434EFBFD6EFD1DF7DC),
    .INIT_7F(256'h3211712DE8CE3DF8C2741CAC100C0CFF3E38F335F01C73EE030FC06F70201035),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_1__1
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_1__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_1__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_1__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_1__1_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_rep_3_1[3:2]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_1__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_1__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_1__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_1__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_1__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_1__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_1__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_1__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0C3000CCC00003CF300C332CCC70030F033301030C00C030C03CC0003C230F00),
    .INIT_01(256'hC3000F30F003C3FC0CF00C3C000000FF330F30F0033EC003C333030F03303000),
    .INIT_02(256'h333F3C0FC3F0FF330F0C00F3FCFFFF3FF00F30C30F33C03CF030C0000C33CD30),
    .INIT_03(256'hC033FFCCF033C3FC30CF0F0F0F3C0330F30C3CF30330C0C3300033C0F0303C03),
    .INIT_04(256'h00F033CCC0C0C3333CFC000CC030C3FC03FC3300CC33CCF0033FF33C3CC0FF0C),
    .INIT_05(256'hC30000F0FCCFFCF0FFC30CCC03000FF33C0FF3F3C30CF033003FC3F00FFC3003),
    .INIT_06(256'h00F33C0C30FCF0F333CF0003FCC000CCFCCC0333CC00CCC030300D303CC30033),
    .INIT_07(256'h00CCC030FCF3003CF30303CF033333F0303F30C30F0FCC3CC30033FCCFFC30C0),
    .INIT_08(256'h00C003F3CC0F3CCCCF33F3F03F3C0C33CF3300F0F0C0303FFCCFF3C03C030030),
    .INIT_09(256'hFF0CF0CCC003FCF00C330300CCF30CC30C0CCFF0C0C030C3C0FFFC003000FF33),
    .INIT_0A(256'hFC3FCF33CF0F3CCC0F033FF3FC0F3C0FFF3F30F333C0333CF0C3C3C30F030030),
    .INIT_0B(256'hFC3FFF0FC03303F30C03F300FCFF0003FF0CCCFC0CF3CCC3C3F330C3F000CF3F),
    .INIT_0C(256'h00C00CCC3F0C00C0F0033CCFCC0C330F3CCF3CC3C03CC000F03C00000303033C),
    .INIT_0D(256'hCFC0333CF030003C0F330F0003033CCF000FCCF3F033CCC3033C00C0FF0C33C3),
    .INIT_0E(256'hC0C3F0F33CCF3C30C033CC0C3F33F0300F33CF3F30CC33CFCFCF0CCFC30033FC),
    .INIT_0F(256'hFFCCC00F0CCCCCF30330C0F0FCCF3CCCCC30F300FCC03FFC00C0FC3C0000C3FF),
    .INIT_10(256'hC070FF0CC00C3308FF0F0030C023C03FC03CC133FC0FF33CF0308FC3FC30F8C0),
    .INIT_11(256'hC3C003BFF0400C300CF3003CF300133F3F000033FF3CC7DF00C30003C03000CF),
    .INIT_12(256'h03C03CF0000C033FCF33F030C330F3CFC0CC0C00F0CCF0C30CFFF0C0C0F00FF0),
    .INIT_13(256'hFFC000C00300FC0F30F3003CC3C3CCCFFC00C033C3CFF303F0CFCFFCCF0FC0C0),
    .INIT_14(256'h00303F00C000003CFFC0C03C0030C03003300000330300F0C30FC33CF0C0CC0C),
    .INIT_15(256'hC30000F00C0FCC0030F300F000000F03FC00C000030030000000CC30C000C003),
    .INIT_16(256'h0030F03000C0F0303CCF0C0000C0F0300C0003300F0303C0C0000F3C0300CF00),
    .INIT_17(256'h03330FF30CC0C00C0000F00CF00FC03C3300300C03300000000000000030300F),
    .INIT_18(256'hCFC0C0003000C030C0F0C00003F0C0F00030C30C303F03C00FCF0FFCC0CCC000),
    .INIT_19(256'h330003C30FC00003033CC0C0C0C0C0000FF00040F000003C0CC00C3F0003C03C),
    .INIT_1A(256'hC033C033CC0FFCC030CF0C0C3CC0CC3000030F330CC3330CC00C0FFCFF03F0FC),
    .INIT_1B(256'h0FCCC3F30C0F00F03C30000CFC030030330030003F000F0C03C030000030FFCF),
    .INIT_1C(256'h0CF03FFCC3CC0FFCCFF3F0F3C03C3F3C3FFC30C0C0FCF0F30FFFF33C3C000C30),
    .INIT_1D(256'hFF0C300CF033FCC00C30CFF00F3F00C3CC0CCF30C0C000F3C0CF0FF3F30CC033),
    .INIT_1E(256'h3CFC0330FC333FCC0003FFF3FC0F0C3FFC00C000FCC0F03CF300C0C30C030033),
    .INIT_1F(256'hC033C000C033CCF00C0FC00F0CF33303FC3FCCF303F3FC33C0FF30303CC0FF00),
    .INIT_20(256'h00C33CC03030F030FF30000CC0F3C0FFCFFCCF30CC03CFFFFC0F0C0FCCC3F3CC),
    .INIT_21(256'hCF00C033CC0CFC30F330000CF33000CC03303303CF3CCF000C03FCC0C30F30CF),
    .INIT_22(256'h3FFC3F0CF3CC0FF30F00F0F3030C3FCCFCFC00C0003CCCF33FFCF30C3C000003),
    .INIT_23(256'hC0F3FC0CF333FFC0033CCFFF00F33003CC3F0CF3030FCCF3FC0F0FFCC3C30030),
    .INIT_24(256'h0073CC0FD0CC033CCC0F03FF3C300003F33F0C0F0F3300C3C00FC000FC3308FC),
    .INIT_25(256'h0FFC0FFC3CF3C3FC01F030E00C000030330C3C3F0033C3CFC030300FC030FCC0),
    .INIT_26(256'hC033C3F3F0033CC0000CCFCC3FC30D03CF33C0F3FCC03330FC0300FF0F03F3FF),
    .INIT_27(256'hFC0CC3F3D00F0CFF0C0FC003FCF00FFCFCC3F3000CF03F0003FFFC0C0CFCCF0F),
    .INIT_28(256'hC0C030330CCFC030CC030FF00030F0330C0F0C3300C333C0C000CFC0C33333F0),
    .INIT_29(256'hCFFCFCCF00F0CC0F00F030F0FCC3000C000000CC30C003CC00F0003C00303CCF),
    .INIT_2A(256'hFC0FC033300F30CC000FCFF33F0C3C033C0300F333C03300C0030CC00333F3F0),
    .INIT_2B(256'hCC3303F3003C00FF0CC3F300FCF3000CCF3C3CCC0CF30F00C3F0F00030303C0F),
    .INIT_2C(256'h0CF00FF3FC0F0FCCCF33F0F30F3C3C3F3F3F3CC0F0C0303FFFFFF33C3C030030),
    .INIT_2D(256'hFF0CF0CCC033FCC00F30C3000CFF00C3CC3CCFF0C0C03CF303FFCCC0F300CF33),
    .INIT_2E(256'hFCCC0FF03F3F03CC0333FCF3033FF003FF3CFCC033CC33033CF3F0C303330F03),
    .INIT_2F(256'hFC33F00C0030FF0F0FFFF333F0C33C0FCCF0CCFCC0F33CF3C0FFCCFFF300CF33),
    .INIT_30(256'h030C0C00330CC0C330333C3FC000F3CF3CCC3C00C03CC003CCFC30000F0FC300),
    .INIT_31(256'hC0F03F0CC330333C3F030C030303FCCC033000FFF33CCCC3333F0FC0CFCF30F3),
    .INIT_32(256'hF0CC30003FC33CF00000FFF3F33CFC3F3CCC00C0F3C3FFF0F0F0F0C00FC30F03),
    .INIT_33(256'hC033F000C030F33F0FC0F00000F3FC0F03FFCCFC03F33C33CCFF3C3C30C33F03),
    .INIT_34(256'h033030CC00C0C33330CC000C00F0C3F00CC0030C0C3FCCC003000F3CC0FCFC0C),
    .INIT_35(256'h03000FF03FCC033000030CFC000FFFF0330C33003300300C0F00033F0C333003),
    .INIT_36(256'h0C30330CF000C33CFFCC000C00F000F003300F0FF03F00C3CF3F0F3CFF0CFFCC),
    .INIT_37(256'h03C00FFCFCCF0C000F330CFC000F00F0FF00F330F00C33FF0003C03F0330C0C3),
    .INIT_38(256'h0F30000C00C0C03FFC0C000C00F003000300000F303F00C0C00F003030FCCC0C),
    .INIT_39(256'h03300FF03FC3030C30F00CFC000CF03033003000303F30003F00C30F0033C000),
    .INIT_3A(256'h0C33FFC03CC0F0C030CC030CF0C0100CCFC00330FC00C3F030000C3C3C03F0CC),
    .INIT_3B(256'h0300C333CCCF0030FF33030F3F003FF0303CF3C30F33FC300333F03CCF3C331F),
    .INIT_3C(256'hCCFFCF303F3F30CC0F0F0FF3FC0F3C0FFC03C0333CC0333CF000C0C30F330C03),
    .INIT_3D(256'hF0303FCFC033CCFF0CCFF00C3CFF0333FF3C3CCC0FF3CCF0C3F0303F30300C0F),
    .INIT_3E(256'hFCCC0FF3FFCF0CCCC333FFF30F0C3C033F3F3CC0F3C0333F3CF3F0C3CF3303F3),
    .INIT_3F(256'hFC3FF00FC033FCC30F3FF303FCF33C0FCCFFCCFCC0F33FF3C0FFFCFFF0C0CFFF),
    .INIT_40(256'h30FF3F0FFCF0CFF3030F03CFFC0CCF3CFFFF30C3CC00C0F03330033C3C03F03C),
    .INIT_41(256'hC00CF00CFC3FCCF03F3F030F0F3F3FF3F03C3FF3C300FCF3C03F30FCFF3CFF00),
    .INIT_42(256'h0030003FC0CC033FFC0F03C33CFCF0C330030C0F003F000CCCCCCC00F03FFCF0),
    .INIT_43(256'hCFCC3FFC3CF3C0CC0CF00C000C030033330C3C30303003CCC03000033030FCF3),
    .INIT_44(256'h3CFF3FCF3030CFC333CC00CFFC0C0F00FFCC33CCCC00C0F03330333C3C00F00C),
    .INIT_45(256'h0300F030FCFCCCF03F0303CF0F3C3FF3003C3FF30303FC33C03CF3FCFFCC0C00),
    .INIT_46(256'hFC0FC0330FCF3CCC300303F33C3300033C030C3C03C0330CF0000CC0C03F3FF0),
    .INIT_47(256'hCCF3C33300FC003F0CC03300FCFFF00C033000CC3CF30F0CCFF0F00F00033FCC),
    .INIT_48(256'hFF3F0F3C3F333F0F0FC003C3FCFF0F3CF0CCF3FCFFF3F33CF333C3FF0C00CC00),
    .INIT_49(256'h0C33FFC3F3F0333033CFFFC3F33C0000CF0C0CFF0330C00333F333C3F3CF0F0F),
    .INIT_4A(256'hF00C00300FC30C3C1333FFF70300CC333C0C3CC330CF30C30CF030C0C33C0303),
    .INIT_4B(256'hFC33FF100034FFDF00013304CCCFF00CCCFFCCFCF1F04F0F0CFC0CC0C0003FF0),
    .INIT_4C(256'hFC0CC333CC0F0FCCCF33FCF30F3F3FC33030FCCF33CF3F0CCCCCFCC3C33C0FF3),
    .INIT_4D(256'hFC3FF3CF03303CC3CCFCF330FCCCC00FCFC30C3CF0FF03CCCCF00C0F30C3CF3F),
    .INIT_4E(256'hC3003C000FC0FC33030000C3C00CCFCC300C00F00C33CCC0F030000000FC0000),
    .INIT_4F(256'hC000FC03C330C33FC0C30FF0003CC00C030F0CC0030C0003FC3033FCC0033F0C),
    .INIT_50(256'h0FF0330CF0C00FF33FFC00CC000CCF300FF0000FC03000F0333CF33C3C00000F),
    .INIT_51(256'h3300FC3CFC03FCF033330FFF0C303CF33C3CF333C30CFCF3F00F033C0FF0C000),
    .INIT_52(256'hCF00C33CC00F000FFCCCC03003F030C03000CFCF33CF3F03CFCFCFC3F0FC0F03),
    .INIT_53(256'h33000FFF33C300C3C0FCF0F0CCCCC03C03C3C00C30CC03CC3FC0CC0300F3C03F),
    .INIT_54(256'hFFCCCC003FCF0FCF0333FFF3033C33C33CCC30C000FC0FC00CF0FCC0C3FF0300),
    .INIT_55(256'hF0F3FF003330FF0FCFC03F3330C3F00FC3330CFCF0FF003FFFFC0FFFF0C33FF0),
    .INIT_56(256'hF38FF3C0CC330330CCC3033C30030330C330C03C030003CF020F823F00C1300F),
    .INIT_57(256'hCF3F310F0F0C8807333F33A030C3CF0300C0300FC01000F0FDF0FC2C0003D30C),
    .INIT_58(256'h3F0FCF0F3F3033DF3C0C0F3CFCC3033FF3CFF033CF30C33CF030F33F3303CC03),
    .INIT_59(256'hC0F30FCC33300F30FFCF3C0F3F0003F3330F33CF0F3CC0C0333F33C3CF3C0303),
    .INIT_5A(256'h00F03CC030F0F0300F30F03CC333C03FCFFC3300FC00CCFFFC33F00C0DC3330C),
    .INIT_5B(256'hF000C030C00CFC3C33C3030F03F33FCFFC33F3C3C33CF033000CCCF0C3CFF003),
    .INIT_5C(256'h330C0C0033F0F033300F030330C300C0FCCC033F0F03CFC000000C00C0FF0303),
    .INIT_5D(256'h00F30F3303F0030FF0CC3C3F33C3F03C033F00CF3F3FCF0CFF30330CC0FF3FCC),
    .INIT_5E(256'h0F30300FC0CCC33CFFCFC03000FCF3F0000C0C0F303F00C0C3FCCF30F0FC0FC0),
    .INIT_5F(256'h0FCC3FFC3F03C00000F30CFC0003CF003F000030300C33CF00030F030033C0F3),
    .INIT_60(256'hF00FCF30FF3F0FCC0C30FFF33F3FFF33FC3CF0F0F3C03FFCFCF0F0C30F300C03),
    .INIT_61(256'hF033F0CFF030F3C30FCCF303F0FF000FCFFFCCFCC0F33CF3CCFF3CFFF0C0CF3C),
    .INIT_62(256'hC0F030FFFCCFCF20F303F02C0F700C1003330C0C30FF33BF330FCCC4FC217FFC),
    .INIT_63(256'hCFCCC03FFCCF80FC04F00FACCCF03C0FFC3030000CC2C33CC0C3CC3B0000C0CC),
    .INIT_64(256'hFF0C000F03F3C00330CF03C33CC000C03C03FF3F0F03CFC003000C33C0FF33F0),
    .INIT_65(256'h0CF30F330FFC030FFC0C3CFC3003F03C330C30CC3C0F0F3C3F30333300333FCC),
    .INIT_66(256'h07F330CCF0FCC330300F303CF00CB0FFCFCC03000C0CCCC00030C00C0CC3003F),
    .INIT_67(256'hCC00003C330CB8FCF3CF000C03033FC3003F3033030CCCF30C00C03C00C33003),
    .INIT_68(256'hFCCC0CF0FF3F0FCC0333FCF3033FF303FC3CFCCC33CC30033FF3F0C303330F33),
    .INIT_69(256'hFC33F00C3030FF0303FFF333F0C30C0FCCF0CCFCC0F330F3C0FF0CFFF300CF33),
    .INIT_6A(256'hF33FC3CFCF00330F300C0F3CFC0003CC03F3F030CF30CF3C3030CF000FCCF3CC),
    .INIT_6B(256'h00330C33C33FC3F3FC003C0C3F00DC3F30CF30CF0F0CC0033C3333000FFF0FCC),
    .INIT_6C(256'hC033FFC03C30F0F03CCCC00CF0F3C03FCFCCC330FC00CFFCF033F33F0CC3FF0F),
    .INIT_6D(256'hC000C3F3CCCC3C30F3CF00CFF3303FCC3F33F3C30F3CFC300C0FFCC0CFCF300F),
    .INIT_6E(256'h3C3C0CC0C0300F0CF3F0330CC0CC0F0F03FC33C0C303F0333CFF30303C33FF0C),
    .INIT_6F(256'h3300F3F0CCCF303CFC33030F033C3FC0FF0CC3F3C333FC03030FC3C3FF0CC030),
    .INIT_70(256'h0F3C03CFF34003DF303C3C0FCC0C33CF3FFF3007C03DC04CC0FC3300330FF0FF),
    .INIT_71(256'h3F0C3F30337F77FCFC0FCC5F0F0CFFF0FF00FF33F33F0CC3F30F0FC3FFFF0033),
    .INIT_72(256'h0FFC330CF3000FC3CCF030F3000C0F333FF00000003C00C30FFCF33C3C030030),
    .INIT_73(256'h000C3C0C3333FFC00F300CFC0C0330F3003C0F30C03F0CF3303F033F3300C033),
    .INIT_74(256'hFFCCCCF00F3F0F3F0F30FCF3033FF3F3F0FCFCFC33FF330FFFF0F0C3C3FF0C03),
    .INIT_75(256'hFC33F0CF3330FF0300CF3FF3F0C3CF0FCFC0CC3FF0CF33C3FCFFCFFFFF030F3C),
    .INIT_76(256'h00F03FC0F00003F00F00F030C33CC33CC0FC3000F000C0F30FFFF3003CC00C03),
    .INIT_77(256'hC00030CCF003FCC003FFC33303C00CC30C03CF33C0C0F0F3C00FCCFCFFCFC003),
    .INIT_78(256'hF0CFCCF30CCF30CCC3333C30003030330F0F3C3003CF330FFCC3FC00C33F3FF0),
    .INIT_79(256'hFFC3C3C300003C0F0CFC3300F003F00C0330C00CFCF00F0CCCFCFCCCC0C0F3FF),
    .INIT_7A(256'h33CC3CC043C0F0303330F330C3F0C0CC00CC3C00C300CCF30CF030000C0F0300),
    .INIT_7B(256'hF0030000C3C0333F0000030003C0F0CC0000C3C3C33CCC003C0F0CCCC30330C3),
    .INIT_7C(256'hFCCFC0330FCF3CCC300F03C33CC33CC33003CFF003CC330C30000CC3C03C33F0),
    .INIT_7D(256'h0CC3CF3303F0C30F0C00F300F0C3F03C03FC0CC03CC30F3C0FC0303F00300FCC),
    .INIT_7E(256'h00F03F0CF0000FFCCF00F03CC330CF3FCFFC30C030CCFC3CF33FF30C3CC30FF0),
    .INIT_7F(256'hCF0C00CCF003FCC0F3F3030FCFF003CFFC03033300CCF0F3000FCCC0CFCFC003),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_2
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_2_DOADO_UNCONNECTED[31:2],out[5:4]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "98304" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000300C33C00F0CC300CCC0C3CF0C3330FC30033FC30033CF0033C3C0FC3F3CF),
    .INIT_01(256'hC30003F3CC0C00FC0C03000CFC000FF00F03F3000C303F00033CFC000FFC330F),
    .INIT_02(256'hF0FFC0FFCC0C0C03F33C0FFFFF0C3FCC370F3CC3FC0CCC3F3FFFCCC0FF0133FC),
    .INIT_03(256'h3FF0FD33CC3F33F3F030C30CCFFC0C3FFD0CFCB00F1CF30FC0F3F000F030DCFC),
    .INIT_04(256'hFF3303CC0C00F00300C0030CF0C303CC03C0CF3CCF3CCFCC00000F33CFCFF3CC),
    .INIT_05(256'h03330C030FCC033F00033CCCF000FFFC30CF30CF3F0FFF003F33F30F0F0333CC),
    .INIT_06(256'h00F33F03FC303FC0000C00CCFC0FCC03CFFF0030CCC0F3FC3033303F3C03F0FF),
    .INIT_07(256'hFC0CC033CC0FCCF03C0F030F3C330FF33C3CF333CF00FC03C00FF0FCFFCCF30C),
    .INIT_08(256'hFF0CC33FCF0F0F0F0F30FCF30F3F3FC33033F0CF33FF3F0CCCCCCCC3F3FC0C33),
    .INIT_09(256'h3C3FFFCF333333C3C0FCFFF0CCCCC000CFC30C3CF0CF03CCFCF00F0F30F3CF3C),
    .INIT_0A(256'hCC000330CC0F0F0C0300FCF3033C3F33303030C030CC3000C3F0F3C0C33C00F0),
    .INIT_0B(256'hFC00F0C00030FC030000C300C0CFC003C3C00C3CF0C00303C0FC0C0F30000F30),
    .INIT_0C(256'h3FFC300C33C0C3733CCC303F033C33C130CC330C033FCC8003C0CC0000FD3F0C),
    .INIT_0D(256'h00F33C303FFCF303F30CFFAF00C0F03F30C33C00330F003CFC000FFF00C300F0),
    .INIT_0E(256'hFFFCC33FCF0F0FCF0CF33FF30C0C3F033C333FCF03FC30C00FFC03CCF33C0030),
    .INIT_0F(256'h3C3FFCCC33F3FFC30F30FFFC0CCFF033C3FC0C3CF0CF0FFFC3F303FF3330CF30),
    .INIT_10(256'hF73FCCF3CF0FFF44073CFFCCFF0FFF0D033F3CF0F0C0F37F3DF331C30F3173FF),
    .INIT_11(256'h7C30F133C00F34F0C403C343FCFC3CCCCCC3FFFFCFD0F30330FFFFD1FF0CCFFD),
    .INIT_12(256'h33FF30000FC0C3F3000C03033C00C3003CC000030C300CC00030000000030003),
    .INIT_13(256'hC0033C000330FF30000C0C3000003333003F30F3030FCC33F03033FC0FF33F00),
    .INIT_14(256'hC000CCF00C3F3CCCC330F0300333FC33C3FCCC30F0CF3F3FFCC3FCC3C03F0FF3),
    .INIT_15(256'hFF00C3C300003CCF0CFC0000FCF0C0CCCF03C300FCF033000CCCFCCCC0C0C33F),
    .INIT_16(256'h0C000333FC0F0CCCCF003CC30C0C3C333F3330C300C0303CFCCF03CCCF03CCF0),
    .INIT_17(256'h3C0CF3CC00330CC00F30C300CC3C0000CF300C0000F00FC003F000033000CF33),
    .INIT_18(256'h0CF0033FFC000FCCCFCF00CF3CCC0C303F0300C3FCC0303CF30F033C3C03F0F0),
    .INIT_19(256'h0F0CF00CFC3F0CF00F300300CC3C00F0FC3CFFF00330FCF30303F0033330CF03),
    .INIT_1A(256'h0030003FC0CC033CCC0F0CF30CF00003333F0C0F003F000FC00FCC00F3330FF0),
    .INIT_1B(256'hCFCC3FFC3C33C3CC00F00CFC0C030033330C303C303303CFC330000F0030FCC0),
    .INIT_1C(256'hFF0FC03FFF0FCFCFF0CF0FC33CCF3FC03333FFF303FC330C300F0CFFF30FF0F0),
    .INIT_1D(256'h0FFFFF3F3FFF03CFFF30FC0CFC333030303C3CCC300F0FCC33F033033030CFFC),
    .INIT_1E(256'hFFDFCC33FF3F3CCC0330FFF73FFF3FC03C0FFFFC33CC3F0C3FC03CCFC33C0FF3),
    .INIT_1F(256'h3CFFF30303F033CF0F0C3F07FCFFF04FCFFF0C8C3DF30F3CFFFC3CFFF1C3CFFC),
    .INIT_20(256'hC3C3F0CFFCFFF3F0C0CFCF0C3FC3F3F30FC3C3333F3F0FCCCF0F0FFFF3CFF3CF),
    .INIT_21(256'hC33CCF033FC3FCCFCF3CFC00FCC3FFFC00FFF00C3C3C3FCC0CF0FF0003F3333F),
    .INIT_22(256'h0CC303CF3C0CC300F0CF0F0FFCD003C033030F0FCC3CC00C033F4F3CFF00F4FC),
    .INIT_23(256'h0F0C0C3C3CCC0CF0FF330CC00C003FC0043C30F0330CCFFF0333F33F0F3CC000),
    .INIT_24(256'hF30CF00C03FCF033300F0F0000C3F0CCFCCCFF3F033FCFC003000C03C3FC33C3),
    .INIT_25(256'h00F30F3333FC030FF00C3CF33300F33C00CF000F3F0FCF0C3F3003FC00FF30CC),
    .INIT_26(256'hC0C3C0F3FC0F00C0F033F03C030333030F00CC3030FC330F0CCF0CC3F03F30CF),
    .INIT_27(256'hFFCC003F0CCCCC030F3CCC0CF0C3FC0FCCF3F000FCF33FFCCFC0CC3C0000C0FC),
    .INIT_28(256'h3CFF033FFF0F0FCFCCCF0FC33CCC3C0033030FCF030C300F030C0F3CF30CC0F0),
    .INIT_29(256'h0FFFFF303C3303C00F30F0CC0C000030303C3CFC30000F3F03F030333030CFF0),
    .INIT_2A(256'hCF83F3C03CF30CC3F0F3C30C030303C00FF0CF3CF33C0FC30FFF3CFFF0CFF3FF),
    .INIT_2B(256'h3F3000033FCCFC00CF3C0FCFF0CFEFCFCC23F30CF00F0B30FF0FCF3C0FC3F33C),
    .INIT_2C(256'hF3F3FCCC33F0F337300F0C0CC0F3C3CCCCCCC33FCC3FCFC003300C333FFC330C),
    .INIT_2D(256'h00C00C3FFFCFF33CF70F3CFF330CFFFC303F333F3F0FFCFFFF330FFCCFFF300C),
    .INIT_2E(256'hF3CF3C303C303C330F00F030C333CFCCC0FCF0FCF3C0FFFC3C33F0C30CF00C03),
    .INIT_2F(256'hFC00C000C300F03CF3CFC3F3F3FCCFCCCC03C0C3C3CCF0003CCF3CF0CFCF030C),
    .INIT_30(256'hC0F000FC300C03C0F003C03C030003C30F000C00F03C00030C0F0CC0F00F03CC),
    .INIT_31(256'hC3C0003F3C0FCC0C03300C0CC0C33CCF3030F00030033FFCC3C3CC3C030000C0),
    .INIT_32(256'hF0CF0F30FF3F0FC00333FFF3030FFC033C30F0F033C0330C3CC0C0C303030033),
    .INIT_33(256'hFC33F0030030F3CF030FF303F0FF3003CCFFCCFC00F33CF3C0FC3CF03000FF3C),
    .INIT_34(256'hCCC3C3F3FC0F30CCF03FC03C333333030F03CC3030FC330F0CCF0CC3F03F33CC),
    .INIT_35(256'hFFCC003F0C0FCC330F33CC0CF0C3FF0FFCF3F000FCC33FFCCFC0FC3F0000C0FC),
    .INIT_36(256'hC0C300303C0F00CC00033CF33C0030033C00000000C0330CC0C000C003330000),
    .INIT_37(256'hF03000030030CC0C0C00C000F0C3300303300C0C00F30C00C3F0000F00003F3C),
    .INIT_38(256'h03F0330CF0C00F33FFC030F3000CFFF0303000C0003C00C33FFCC30C3C000003),
    .INIT_39(256'hC3C03C3C3333CFC0C330CFFC0CFF0033F03C0C30300C00F3F000033C3330C030),
    .INIT_3A(256'h0FFC033CCFCF0FCF0C333FF3000C3FC33C0030CFC03C00C00FFCC30C333C0030),
    .INIT_3B(256'hFC303C003333FFC30000FFFC0CCFC033300C0CFCF00F0033FCF303FF33300F30),
    .INIT_3C(256'h0C0003030000030CCCF030C3000C003030033CCC00CC00030FFFCF3CF0000FC0),
    .INIT_3D(256'h330030C000303C00003000C0000C000300000C30C0000303000300C333000030),
    .INIT_3E(256'h0C0003F3CC0C0CCCCF33F0F00FFC3F330F3300C030CC303CFCCFF3C0CC030FF0),
    .INIT_3F(256'hFF00F3CC00033CCF0C30C000CCFC0000CF00CC00F0F00FC003CCCC0330C0C333),
    .INIT_40(256'hFF3C0CF00F333C0F0C00FFF0C3F33C3CC4CCF0F0F3C3FF30F0C0F3C303F0C300),
    .INIT_41(256'h0033C303C330333F3CCFF333F3F0CF0CCCC3C0CF0FF0F0103CCCFCC0CCCF0F3C),
    .INIT_42(256'h0FCC033C03CC03030C033CF3000C33C03000000C003C0CC00FFC0300333C0000),
    .INIT_43(256'h00003C0033F0F303C030CCFC00C0C00300030C30300F003FFCF00F3F33000030),
    .INIT_44(256'hF3CFFFF30F333C3F0BCF0FF03033CC30C33FC03F0FC0F3FC33008F0303313C30),
    .INIT_45(256'hCC3FCCC30330CF3430C333A03C3C1F03F000300F0F00F4F0F1F0303F000CCF0C),
    .INIT_46(256'h0F00300C00C0C0330FCC000000F0C3C000000F0F303F00C0030C0330C0FCCF00),
    .INIT_47(256'h03C00FC03FC0030000CF0CF3000CC0300F0030003003300CFF00033F00F300C0),
    .INIT_48(256'h0CCC03300C0300CC00003CF3000030033000000000C0330C00C000C003330000),
    .INIT_49(256'hC03003030030000C0C00F00030C0300303000CCC00F30C00C3F0000F30000C3C),
    .INIT_4A(256'hF0CFFC330FCFFC200F0F0FF33C0FFC3C3C0F3CFF03C333CCF3C3CFC3C33033F3),
    .INIT_4B(256'hFCFFF00F00F0CCF300CCF3F3FCFF000CCC0C0CCC3CC003CC00F0303CF030FFFC),
    .INIT_4C(256'hFCCFC0003FFF0FC003003FF3300333033000C03C03F033CC33C00CC3033C0C00),
    .INIT_4D(256'hF0F3C00303F0330F00CC3FF0F0C0F00FC0330CCC30F30C3CCFF03F3F00000FFC),
    .INIT_4E(256'h0C000CC0C0C0CF0C3330000CC0CC0F0F00F033C0C003C033FCFF30303CF3CF0C),
    .INIT_4F(256'h3300F3F0FCCF300C3F33000F033C3FC0CF00C3F0C33FFCC3030FC3C3FF0CF033),
    .INIT_50(256'h3F0C0FF0330C00CCC0F0FC0C03CC33C0CCCCFF00F3FC0C030CFF30FCC3CFC303),
    .INIT_51(256'h33F3330C03CC3000CF3F3F03C0CCFFCCCC33C33CF0FF3FC33FCCCFC3FCC300F0),
    .INIT_52(256'hCCF3F3C33C333CFC3FCCC3FC3F330C00C303C03C3CC03FFC3303FFC3CFF033CF),
    .INIT_53(256'h3300C033CC0CCCF0C3C3C3ECFCFC0FFFFC3FF3CC0FC3F330C0FFFC3F0CF00F0C),
    .INIT_54(256'h3CFF033FCF0F0FCCCCCF0FC33CCC3C0033333FCF03CC300F0FCC0F3CF30CF0F0),
    .INIT_55(256'h0FFFFF3C3C3303C00F30F3000C003030303C3CFC30000FFF03F030333030CFF0),
    .INIT_56(256'h0C33C3300F333CCC3F00F0303C333CF300F0F0F033C0333CF0C0F3C30003CC00),
    .INIT_57(256'hF000C3F300003CC0CCCCF00FFCFC000CFF0300C00CFC000000CC3CC000C0C333),
    .INIT_58(256'hF03C3C303CCF3CF00003FFC3C33CCC3F3C0CC0F0FCC0FFF0C00000C30F030033),
    .INIT_59(256'hCC033003C030C0FF0FCFF003F3C33F0C0FFFCCCF03F3FC30CFFC3C3CFCCF3F03),
    .INIT_5A(256'h0F3033CFC00C033CFFFFC03003FC33F000330C0F303F00C0CFFFCF3CF00CCFC0),
    .INIT_5B(256'h3FCC3FFC3F033CC0CCF3CCCC0CCCCCF3FF00C030F00C33CF3C0FCCC30033C0F3),
    .INIT_5C(256'h003300033CC0FCC0300C0F0C3CC00C030C0303330C33033CF0030C3C0F33F0FC),
    .INIT_5D(256'hC000C3330CCF00FC3F03000CFC303CF03F3CF0C00F333F0C0330F0000C3C3F0F),
    .INIT_5E(256'hF3FFCF000F3330CF3C030F33F003F3FFF00CC0300F30CF0C3000CFC30FCC3003),
    .INIT_5F(256'hC0F3CCF3C330CF33F0CCFF0C3303C33F30C300CF3F0CC30CFCF03300C00F0FCC),
    .INIT_60(256'hF3CC3C003FF330F30300F330C333F3CFCCCCF030F3C0FFFFF030F0C300F30303),
    .INIT_61(256'hC033C003C300FF3F03CCF303F3F3FC0F0CF3C0CF03FCFC00FCCC3FFCC0C33300),
    .INIT_62(256'h3F3CC33FC3CC030FFCFF3FF30C0C3CC030333FCF030F0C030FFC0F30F33C0FF0),
    .INIT_63(256'h3FFF3FF033F333C3CC30F3FC0CCCC03F33CF0CFCF00F033FFFF003333333CCF0),
    .INIT_64(256'h0CF003000C000CCC0C3C30F30C0C3C033003000000C0303F0CF3030C3C0303C0),
    .INIT_65(256'h3000F0000030C0000034003000304000300D3CF0C0C30033C0C0000330000C30),
    .INIT_66(256'h03030C000FFCF0030000CF00C3F333CFC0CCCC30300FC303CCC000C3C3FC0F00),
    .INIT_67(256'h00F003C00300333F30CFCC0FF3C0F30C3F00C00F3FFCF3003FCCFF000CCF30F0),
    .INIT_68(256'h33FC330C33CC03F33C0F0CF3000033C03CC0000F033CC0C0033CC30C330C0033),
    .INIT_69(256'h00FF3C0C3333CF00330CFCFC0003F033303C0C3F330F0CFFF030033C03303C30),
    .INIT_6A(256'h300C3FC0C33030CCCC003030003FC033CF3CF0C003000033FCC3C30F0C03CF00),
    .INIT_6B(256'hC333F3C0C000CCC00CF033000033000F030000CC0030C0000000CCC0F000F033),
    .INIT_6C(256'hCF30C0C00000000CFC00C03003F330F300C0C00C30CF3F00C0CFCFC3C0FCCF03),
    .INIT_6D(256'h33000FC30300000FC0C3C03CF0C0CF0C3FC3C00030FC330C3FC0CC0300C3003F),
    .INIT_6E(256'hC033CCF00C333C003301C00CFFC30CCC04FCF030FFC3FF3C3C33F3C30CF0F3CC),
    .INIT_6F(256'h3000C333CC0C303FF000F00FF3F0CFCCFCC3F3C3CFF0F3100CCFFCD0CFCF030C),
    .INIT_70(256'h00F0003C3FF3FCF0030F0CC30C0F0C03FC00C3F300F030C0F30000C30303C033),
    .INIT_71(256'hC000FC0000F0CFCC0F0C0F0F0CFF3033FC3C0C0C0033CCF0C3F0003C30303C00),
    .INIT_72(256'h00C030FC30CCFC3433C3C00C03C3C3000FC0033CF03F30BC3303403C0330003C),
    .INIT_73(256'h0FC0C0303C80C03CF7030CFFC3FF3FC0FC30F3000C03FC30C30CCF3C0F0C30C0),
    .INIT_74(256'hF3CFFC303FF33C330F30F030C333FFCFCCFCF0FCF3C3FFFC3CF3F0C300F00F33),
    .INIT_75(256'hFC03C003C300F03FF3CFF3F3F3FFFFCFCCF3C3C3CFCFF000FCCFFFFCCFCFC30C),
    .INIT_76(256'h33CF030C33FC03C3000F0CF33C0033C03C000003033000C003000C00030C0003),
    .INIT_77(256'h00F33C0033300F0F030C3C300003F033003C0C0F300F0C3CFF30333C00303F00),
    .INIT_78(256'h0F00330CC000033FCCF0C00003FCC3F03030000F303F0CC00FFCCF30F0CC0F03),
    .INIT_79(256'h330C3FF033C33303C030CCF00000C0FC0FC3CC30F00033CF3C0F0CC300F3C0F0),
    .INIT_7A(256'h33BC330CE3FCFFF3330330CFC003FCCFFCC003F33CF0FCC0303000CF3CC3043F),
    .INIT_7B(256'hC003C04CF3F3CFF0FF0FC30F00F32FFFFC2F3CF303CFF8E3FF30033C3FC33F00),
    .INIT_7C(256'h003030CC00C0C330FCCC000C00F0C0300CC0030F0C33C0C0C33C0F3CF300FFCC),
    .INIT_7D(256'h03000FF03CCC0C000C000CCC00030CF0333CF30033303F0F0003C0300F303003),
    .INIT_7E(256'hC003C0330C0F303C0003FC3030330003000FCC3C30C3F30CC003CCC3C3300CF0),
    .INIT_7F(256'hCC0003C30000C03C30C00030F0C0000CFF00000F0FF3C300C0C0FC0F000033CC),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_2__0
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_2__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_2__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_2__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_2__0_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_rep_2__0_0[5:4]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_2__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_2__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_2__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_2__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_2__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_2__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_2__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_2__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "114688" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3CFFC3FFFC0F0FCFFCFC0FC33CCC0F003F330FCF033C030F0F0F0F3CF300F0F0),
    .INIT_01(256'h0FFFFF3F3CF303C0CF30FCCC3C0F3030303C3C3CF0000FFF03F033333330CF0C),
    .INIT_02(256'hF3FCF3CCF33FF0FF0C03003C0333C0F3CF00CC300F3C0F03C0038FCFC0CFF3CF),
    .INIT_03(256'hC3FF0CFF330FCB03CFCFFC0CF0C3CF0F30F3000C3F0C03CC3CC0CC0000F330CF),
    .INIT_04(256'h0FB3300F2CCC03C7F4FF000F3C1003D33BC30F03C03D0CCC033F4D3CF03F34FC),
    .INIT_05(256'h0FCC01733FFF00FCFF700C0C0C0F20FF312F3330F30E0B2FF303C33C333033CC),
    .INIT_06(256'hC033C0C33CF0F0F0300F0F003CC3C0C3CC030F330C030F0CC0000CFFC3FFFFC3),
    .INIT_07(256'hC3300FF30FC0C00FF300300CF0C3FC3C333F30CC3F3C0F0C0F30300000F333CF),
    .INIT_08(256'h03C03C3000CC033FCF03F030C330C3CF00CC0C0CF00CC0C3003FCCC0C3FF0FF0),
    .INIT_09(256'hCFC000C03300C00F30F000FCC3C0C0CF3C00003330CFF30FFCCFCFFCCF0300C0),
    .INIT_0A(256'hCCF3F03C3C00033C3CFCC00C3F00F3F00004130C303C0FCCCCCF03FC330CF00C),
    .INIT_0B(256'h000000F33CC03C030300CC0CF0C0CCF03CF3F080F00C003C0CC3C30303F3003C),
    .INIT_0C(256'h00303FF3FC000CCCCFF0F0C0CC3CCC3CC33F00C0FCC0F03CFCFFC33C3C03CC30),
    .INIT_0D(256'hFF0CF3CCC0030CF00F33030CCF3C0CC0FF0CCFF0C0F0F0C3000FF000FF0CC303),
    .INIT_0E(256'hC30330000FF33F3303000CC33C0FCF00F000C030C33003FCF03000030F000203),
    .INIT_0F(256'h3030FC00F3F00330000C3C03333F000000000C3F0C00C003300333F033000F43),
    .INIT_10(256'hCC330F33FC333CCCC30CCFCCFCC30C3FC333C0F3FCC0333CF003C3FF0F03F0FC),
    .INIT_11(256'hCF0CC3C3CC0F0CFC0F33C303FCFC0F30FF3CF3C00FF0FF0003FCF000CC3CFF0F),
    .INIT_12(256'hC0C0F0F0C0CCC03CFC0300300030C03F0F3CCC000303C0C0C30FCF00FCF33FF0),
    .INIT_13(256'hCF0000F30C0FCC0C30F00000C3030FCF3C00C0030300030000C3CCC0C000F0CF),
    .INIT_14(256'h0CF0030F300C0300FCCC0C0C3CC033F03303030F003C00CC0F0F0F3CF30CF3FC),
    .INIT_15(256'h0F000C303CCF00F0FF300CFC0C000CFC303C300033000F3C0330C03F0030C030),
    .INIT_16(256'hFF0FC0330FCFFCCC30CC03C33CC33FC033030F3F03CF330CF0030CF0C03FF0F0),
    .INIT_17(256'h0CFFC3330FFC03CC0C00FC00FC003030030030CC3C330F0C33F0F3030030CFFC),
    .INIT_18(256'hFFFFCF3FCF3F30CB3C0F0FFFF00330FFF003FC330F3CCF0CF3008FCFC3CCF3FF),
    .INIT_19(256'hCCFFCCFF3F7F8733FCCCFF0CFCC3D33F30CF30CF3F0CC3FC3CF03330003F0FCC),
    .INIT_1A(256'h3F0C000003C0C00300000003000000C03000300C0F030CC00300003000CC0000),
    .INIT_1B(256'h00333C0003F00F00C0003CF00000C000030C0CCC300F0C30FF00033F00030000),
    .INIT_1C(256'h003033CFFC00C3F0FCCC030CFCC0CC3C0FFF0FC3CC03C030303F033C3C03F3FC),
    .INIT_1D(256'h030CC3F0FC0F0CF0FF33000C0F000FFC303CF3F30300FC030333C0000F3C3303),
    .INIT_1E(256'hFFCFCF0C333030CFCCF0CF00338303F0CCCCFE3C330C0F03CF00F2FBC3DF8303),
    .INIT_1F(256'hC0FF0FCF33003F03FA0CF30FF0C3CF3F03F3C0CF3C3CCFFC3F3C3F300CCF00CF),
    .INIT_20(256'hC003C0F33CF3F0F0300CCF0C3CF3C0C3C00300303F03333CF0030CC303FFFCCC),
    .INIT_21(256'hC030C3F30FCC003CFCC3300FFCC0FF300F30300C0F3F3F0C0FF0F0000CFF3F0F),
    .INIT_22(256'h3FFC3F0CFFF00FC303C003C33C0F0F00FFF0330C0F30C0F03330033C3C000003),
    .INIT_23(256'h003FFC0C3333CFF03F3C3FCF0C333033003C0CFF030FCCF3300333FCC300CF00),
    .INIT_24(256'hF33FC0030CF3F03330CF0FCC3CC3C0F0F000C33F0F3303CCF0000FFFC3CCF3CC),
    .INIT_25(256'h00F3CFF30FFC033FF0003C0CF003F33C33CC30CC3F3CC30C3FF0330000333FCF),
    .INIT_26(256'hC0C30FF3FC333CCC0F30F0F03F3FCC33CF3FF0F030C0333CFC03F3C30C0300F0),
    .INIT_27(256'hFC00C0C3C003CCF00CFC0303FCF000C3CF30C3C0CCF03C0000CFFCCCF000F30F),
    .INIT_28(256'hF33F000C0FFFF033300F0F0330C330C0FCC0FF3F0F03CFC000000CC3C3FF33C3),
    .INIT_29(256'h00F30F3303FC030FF00CFCFFF003F33C330F00CF3F0F0F0CFF30333C00FF3FCC),
    .INIT_2A(256'h00C000003CC000F000033030003030030C00000000C3300C300000C000330F00),
    .INIT_2B(256'hC000C3000000C03C00C00C30C0C3300F033000C000F3CC00C3C0000C000033C0),
    .INIT_2C(256'h003033CCC000F3FCFF0C003CCCF0CCFFC0F00C33FC3FCF3CF00FCF3CFCC3CFCC),
    .INIT_2D(256'hC3C003FFFC0FCCFCFCF3000CCF300FFF3F0FF3000F3CF3CC0003C0000F3C30CF),
    .INIT_2E(256'h00300CFCCCCCCF30C330F00CCCCCFF0FCFF00FC0F0F3F03F3CFF30003C330C3C),
    .INIT_2F(256'h3F0CF30CF0C334F83033CC3C0F3C3FC0CF00C333C0F3FCC3C30FC3CCFF0CF033),
    .INIT_30(256'h030C00030F00C0CF300330CC3CFC3FC333C33003003F0C0CF0CC0000003FCCCF),
    .INIT_31(256'hC3C03FFC333033CCFCCFFC0C0C00F0000303000C303F3CC03F303F0330F03F33),
    .INIT_32(256'hCCC3C3F33CCF3CFCF03CF3FC3F333C030F03CC3C30CC33CF3FCF0CC3C0303FCC),
    .INIT_33(256'hFF00C3F30C0CFCCF00F0C0FCFCC03C0FCFF3F00CCCC33300C0F0FC3F0000CF3C),
    .INIT_34(256'hC003C0C00CC0F0C030000C0C30F0C0F300C00C30CC0F0F0CC0000CC0C3FFFFCC),
    .INIT_35(256'hC30003F30C0C003C3CC30000F000CCCC030333003F30F00C0F0030000CCF30CF),
    .INIT_36(256'h33CF3C003FC03CF30000F3F33F30CF0F3CC000F03FC00CFC3030F00000F30003),
    .INIT_37(256'hC033F0000330F33F03CF300000F0FC0F003FCCCC0333FC03FC3C3CFC00C33F00),
    .INIT_38(256'h03F0330CF0CCC3F3300F0FF33C00CC033C3300C30C3300C0C33CC03C33030030),
    .INIT_39(256'hC3CC0C3C3C33CFCCCFF00C3C0C033033303C3C3C303F0CFF3033033C0330FF03),
    .INIT_3A(256'h0FCC3FFCC30C033CCF33FC33033C33C330FC3C0CC0FC30C30FFCF3C0FF3C0C33),
    .INIT_3B(256'hFFCC30CC3333FC0300F0CFF000C3C0C3C3000C30F0C300F3C0CF0FFFF300C0F0),
    .INIT_3C(256'hCFC0C3C0300000CC3CF0F03C03F043C000C0C33CF0FC0FF00FCF33C300F03F0F),
    .INIT_3D(256'h3000000303CC3000CF0FCFFFF0C0FFCF0CF3C300C0CF3C30FF0CCF3F0FCF100C),
    .INIT_3E(256'h00003C3F0CCCC0FCC3033C300CF0F3F30C0F3C03003F000FC0CC0C00C33FCFF0),
    .INIT_3F(256'hCFCC3FCC330000CC0CF00C000C03300C030000C030300FCC030003C0C000F0F3),
    .INIT_40(256'h3F3F0C3FCF333F0303CC0FC3FCFFFF3CF00FF3CF0FF0F03CF330003F3F00CD30),
    .INIT_41(256'h0CFFFFCCF0F303F0300FFFCF3F3C0030FF0C0CFF0300C0C3303033C3F03CCF03),
    .INIT_42(256'h0CF303F03C030CCC3CF0C0FC3C000F030300033C30C0333C3FCFC3FC00303F0C),
    .INIT_43(256'h3000C0F3000C00F00F00C0CCF0FC00C3FF003300C0CF0030C0C0F03F3300C33C),
    .INIT_44(256'h03F030CCF0C0C33330CC000CF000C3FC0FFC0300CC33CCFC0333033C3CC3F30C),
    .INIT_45(256'h03000C30FCCFFFF0F3030CCC03303FF03C3FF3F3C30CFC33003FC3F00FFC3003),
    .INIT_46(256'hF0CCCCF03F3F3CFC0F33FC30033FF00FCC3CFC3C33C3330FFCC3F0C3C3FF0FF3),
    .INIT_47(256'hFC33F0C30300FC0F00CFF333F3CFCF0FCFF0C00FC0C33300CCCFFCFFF003C33C),
    .INIT_48(256'h00C000C03CC0C0F0300F030C3CC003030CC00303CC3000FCC000003C0003C00C),
    .INIT_49(256'hC30003300FC0003C3F030C0C00003CFC0F3FF3C0C333FC00C303C30C0FFC30C3),
    .INIT_4A(256'h340C303C0FCCCF33000FFFF30CFCBC333C0C33C0033F0CC3CCF0C00C0333CF33),
    .INIT_4B(256'hCC333FCC3030F3CC00F33C000F0FC03CC30F0CFC003000C30C3F00C1F3F03F33),
    .INIT_4C(256'hFFCF0C303FFF0FF30333FFF3033F3F033C0CF0F033F03FCC3CF0F0C3033F0C03),
    .INIT_4D(256'hF033F0030330F30F03CCFF33F0CFF00FCFF30CFC00F30C33FCFC3FFCF0C30F30),
    .INIT_4E(256'h33FC3CCCC33003330C30F030033CF3FCC0FC300C303CCCC30FFCC30030F00C03),
    .INIT_4F(256'hC00330CC3300FF0000FF0FF300C00CC30C03CFF3C303F0F3FC0F0FFCC3C30030),
    .INIT_50(256'h0C300C3030C0CC003330FC3CC0FC3F1C00F00FCCF0F3F0F03CFF41C03F2C0C3C),
    .INIT_51(256'h3CC0C300C0C0343C3033CCFCC3FC30C0FF00C333C3F2FC03C3CFCFFEFF0C33F0),
    .INIT_52(256'h3C3C0C0003C0CC0F0FC0030CCCC00C0C030C33CC0C03C0F0333000300C300C00),
    .INIT_53(256'h3003C3C00CC0033033000FFF033C30C0CF0CC3C30303F003C30030FFC0000F00),
    .INIT_54(256'hFC0F0CF03FCF3CCC0303FFF3FF30300F3C0C3C3033C0F33CF0C3F0C003330CF0),
    .INIT_55(256'hCC33C3030030C33F0CC3F303F3F3FC0C03330CCF0CF3FF00C0FCFCCCCCCF3F3F),
    .INIT_56(256'h030CC00FF33CC3C3F03FCC0003C0F3F30CFFCF03C33C0C03CCFC3C3FF3CFC3F3),
    .INIT_57(256'hFFFC3F0C3F00330FFF3C3C0F00C3CCFC03F3C03CF03C0FCF3F0F0F000FFFF0F3),
    .INIT_58(256'hCCC003C0300000CCC0F0F00C030003030CC0CF00F00C0C000FCF30FFC0CFC30F),
    .INIT_59(256'h33C00300030C3C000F3F0003C0C0FFCC0C33C300F0F33F300F0CCCF30CC300F0),
    .INIT_5A(256'hC0003CC030F0F0FCCC00C00CC3F0C0FF0CCC3F30FC03CF3CC033F00CCCC3C30F),
    .INIT_5B(256'hC30003C3CC0CFC3CCFCC0000C3000FCC0F33C3C30F3CFC000C0CCCC0CCCF300F),
    .INIT_5C(256'h0303FC3C0CFFFF233F0F0030C0FFFC3C0C0CC3FC0C33F3CCF300CC0F00303C3C),
    .INIT_5D(256'h3C00FFF330C0C33CF0C30CFCFF3F3330FF0C3CC30F30C0C03000F33CF030FF0F),
    .INIT_5E(256'hCC3003F3FC003CCCC30CC0CC0FC30C33CF3300F3F0C0333CF00FC3FF0C03C3FF),
    .INIT_5F(256'hCF0CC3C3CC0F0CF00F33C003FCFC0FC0CF30F3C00CF0FF0003CCFC030C0CC00F),
    .INIT_60(256'h003030CFC000C303CCCC030C3CC0C33033330F0FCC3CC00C0C3F0F3CFC03F0FC),
    .INIT_61(256'h0F0C0F3CFCCF0FF00C300CC00C0000F0300C33F0F30003CF0003C3030330C003),
    .INIT_62(256'hF00F0C00033030000C00F3C0F33F0C3C000CF0FCFFC3F330F030F3030C30CF03),
    .INIT_63(256'h3033C3C3C000303C03C03303F0FC030C0F03C0C30FF0F003000F3CF0F0C30F0F),
    .INIT_64(256'h30CF03CCF30C03CC003FF30F330FF0333FC0F0C033C03C03CCC0F3CF3013F70F),
    .INIT_65(256'hF0333C3C333FFB000F0FF04300C3CF333C3FCCFCC0F03CF30CFCFC0030F0C033),
    .INIT_66(256'h33CF0C337FFFF0000303FF003330C0C30C0C3C0003CF0CCFF003CC00C3FF03F0),
    .INIT_67(256'hCCF3C3030300CF0C00C03303C003F00C0330C0CF3CF3C30CFFF0FCCCC0033FCC),
    .INIT_68(256'hF33FC0C3CF0F3C03300CFFFCFF43FFCC03FFF0F4CFC1FF7C31303CC30FCC37FF),
    .INIT_69(256'h0C33FD33C37F33F3F00FF04FFCF0CF3CFDCFF0CF0FCCF0103CCCFCD50CF3CFCC),
    .INIT_6A(256'h0C0000F3CC0F0FCCC333FCF30F3C3C0333333CC030C0303FFCFFC0CCCF000C30),
    .INIT_6B(256'h0C0CF0C0C03330C00C30C300CCF30000CF0CCCF0C0F00033C0FFCCC330000F33),
    .INIT_6C(256'hFFCFCF333F333C030FC0FFC3FFC33FFCF0CFFFFFFFF3FFFC3300CF3FC3CCF3F3),
    .INIT_6D(256'h0C3FCCF3C3FC0FF3F3CCFFF33FFFCF33CC0FCCCF0FCCC3303CFC33F3CCCF0FCC),
    .INIT_6E(256'hFF3CC00F03FFC00330CF0F0330C030C03C03FF3F0F33CFC003000C30C0FF33F0),
    .INIT_6F(256'h0CF30F330FFC030FFC003CFC3003F03C330C30CF3F0F0F0C3F30033F00333CCC),
    .INIT_70(256'h3C3C3FC03033F03C0FC0000CC0F3C03CC00C330CCF33C0F0F300C23F0300CC0C),
    .INIT_71(256'h00C3C3C0CCCCCC303F0303F3033C0FF30F30F3C30300F03000000033CC0C0003),
    .INIT_72(256'h00C30C303CCCCC30330F3CF33C0C30033C003FF300F330CC30C00CC0033C0030),
    .INIT_73(256'hFCC0F03C30F0C00CC3030F0030CFF03FC03F0CC330F3CCFCC3F0303CF0303FF0),
    .INIT_74(256'h33CC0F303FFF0CC303033CF3C3033FCFCCCC3CC0C3FCFCCF30F030C303CC03F3),
    .INIT_75(256'hCFC3C00CC3F0FC33C30CCF03C3FFF00FC0330003F0CFCC30FCCF0FCCCFC303F0),
    .INIT_76(256'hFCCFC0330FCF0CFCC303FFF3033030C33C030C0F33FF330FCCC3CCC0C33F3FF0),
    .INIT_77(256'hCFFFCFFF0030FF0F00C0FF30FCCFF00FC330000C30FF0F0CCCF0FC0F00003FFC),
    .INIT_78(256'h000030CFC0C0CF30C300003C0CCCCF030FFF3FC0C033C0FFC03F00303C3303F0),
    .INIT_79(256'h0F0C333CFCCF30CCC0300CF00C3030C0CF0CCFF0C03000C3030FC0C03300F003),
    .INIT_7A(256'h3CFF0F003CF0FCF033CC03CFFCC30F0CFFCC33C0CF00C0FC3300003C0C03C00F),
    .INIT_7B(256'h0033C030CCF30CF0FF0FC30F0F3F3333C03F30CF030CCC30033330FCCFC03F00),
    .INIT_7C(256'hC0F03CFC00CCC330FF03C03CC0F0C3FCC3CC0C00FC0FC0CCC00FCFC0C0F03FFC),
    .INIT_7D(256'hCFC000F3FFCCCC3CF0F300FCC303CFCC3F003003030CF30000C3CC300F0F30CF),
    .INIT_7E(256'h0CF033CFF0C0033CFCFC000C030C03F00333030F003C0CC30FFFFF3CFC0CF3CC),
    .INIT_7F(256'h3300303CFCCF3CF0C3300CFC000C0CFF3C3CF330F00C33FF030FC03F30300030),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_2__1
       (.ADDRARDADDR({1'b1,tmp_4_fu_507_p2,sel0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_4_reg_1569_reg_rep_2__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_4_reg_1569_reg_rep_2__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_4_reg_1569_reg_rep_2__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_2__1_DOADO_UNCONNECTED[31:2],tmp_4_reg_1569_reg_rep_3_1[5:4]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_2__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_2__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_2__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_4_reg_1569_reg_rep_2__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_4_reg_1569_reg_rep_2__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_4_reg_1569_reg_rep_2__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_4_reg_1569_reg_rep_2__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_4_reg_1569_reg_rep_2__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "114688" *) 
  (* RTL_RAM_NAME = "tmp_4_reg_1569" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3FF76D18B4EA63444666C03F1C5554B26F9FE33BEE396A30753B16133336D0CC),
    .INIT_01(256'h9F2F53B1BBE2C9B34D02721A68A00D4BDEDAD7CF2106158DB0A4363181BB8BDB),
    .INIT_02(256'h3A057F0EF422234F4754D337D196545A3D436A19CF0360197931862A1726C74E),
    .INIT_03(256'h943D3883D042C9E6574A763234400D5B85896CCC43306989A1352132802F9FF9),
    .INIT_04(256'hB80850834C0E988B60054BD3EBBEB10818640A17B1C4949B0A22C28907A89F3C),
    .INIT_05(256'h000D686110A2C8AC6DC0C20629911D06ADC660166E8270DC0012463AAB1E52C2),
    .INIT_06(256'hF2DA812C3512B628F2BC8CC903C0F291047DE02ABCC8A6A69708E8C6EF9661A4),
    .INIT_07(256'h44E0DC140261570000272081415C503191403D75102963B0C084941EC4013001),
    .INIT_08(256'hB299A32E3591EE34F6D83CF01EC0A6F3A535E56A92BAE927958DE856C19F31CE),
    .INIT_09(256'hB00D23A24C00913B6081101009A880CB88CC8A86E104048736A0118893B0ED7C),
    .INIT_0A(256'h30246B0CF42E202E46405036148704842C134210EA22685C5113060A3336D2DE),
    .INIT_0B(256'h2F953E1A20E0E044104A65325CD104BEF3853BEA4A19697851371B52C12C87CC),
    .INIT_0C(256'hAFAF77B5EAF2E9974B4B729E6C54073AFFB7B74B633FC14FC1E536B2D0BB9ADF),
    .INIT_0D(256'h05601C30806C0080122A4324F017010072001881000100084042312810040A00),
    .INIT_0E(256'h129CE32CF502303E46DD10E115803651045BE09CEA12E8A63F39A184471661DE),
    .INIT_0F(256'h8F3B5071F2D3C9B71D8B66BE76742B0BFBB2544BACB0591CAAF65231B0DF9B91),
    .INIT_10(256'h849D3A06E943E8F4344237723CC02F73818D6DCC42B26D8981047156C1291FEA),
    .INIT_11(256'h07E255BC767B2545062F13AD415E90B07E72FC3918196330FC52348C54166001),
    .INIT_12(256'h0DBD3E17C062C1D65A4A76927C50057BD7812DC54B3A698CC097351AC03F9ADA),
    .INIT_13(256'hE08981AC2E11EC09B498AC600BEAC0D3893DE56A34CC77A5B7CC4856E1D9210C),
    .INIT_14(256'h0D351E13C2EFC1D6530B7332F4560F7AD7023FC543314948E8F731B800299F59),
    .INIT_15(256'h809000860824894314080DA0980200580800680C014404412000094240080530),
    .INIT_16(256'h981FE3AEED02B43F73D036DA0180364B045A80DEF206ACAF8C25E7B6C3B6E9BA),
    .INIT_17(256'h72D2C94E45A63678B0958DE9939AF2C5042EAAB494C2AAF3BC38CDC76F406526),
    .INIT_18(256'h987E545AEBE220C01102476874714C751201308B414A6E7959410722CA0007AB),
    .INIT_19(256'hF09D22EB0C8EE863BDC2A9508CE700B6A99D6B6EC6DE756131A64A5B7B29847A),
    .INIT_1A(256'h901D22066900C0AA115074C230402B4B818828C840224C8D0824A33280289FFA),
    .INIT_1B(256'h85C014D71B400CE307AA15E1E66E09705B60786D00DD74B3680C782E44C00D01),
    .INIT_1C(256'h9A2665BABC2621454666472F451614F11C52CA9D433D60A16509250896865104),
    .INIT_1D(256'hFA4A55E10CBC09899024C90D8B3FD08C3A7E9216B5E516594E628E493ED8F625),
    .INIT_1E(256'h40011A40B3BFC8FB2D908B64F2B73B02B898400A6CC61C180896CE3C3B590C73),
    .INIT_1F(256'hBA7A500A2C2021421008443A101880CD00672A8E91642CDD236107038A2097BC),
    .INIT_20(256'h2FFACD1C43FB7604F22F10894459C6B17727B5711A39EFF6C3DB3CC6D40770A4),
    .INIT_21(256'h408D020C308ACE09F0508B0488C750962D1C612A6C8E6031101648567B9E0472),
    .INIT_22(256'h1024EBFCD12A147C67DD92E5079C3E411C4AC8954A02C09E3E10A5AE151669D2),
    .INIT_23(256'hE5C910E30BD5DBB3BC838950ABEFC196CAAC776E35E417C3A6E65953E9C99F3D),
    .INIT_24(256'h901438067122006E37D895E091923E490808688C431268112811A40E80060182),
    .INIT_25(256'hA57A44DA0D603386932E04092708DC7542463AB503FD2EE562581729AC8215B5),
    .INIT_26(256'hC5C114D31AF5CBC3BD2E0D25EE7EC934FB247F3D15FD177162CC5C7A6CC91721),
    .INIT_27(256'h814A50F00F3D082921BD91CDE33E99045E6A941524C416DE8E4246A93E904C21),
    .INIT_28(256'h6890884645AE9E48F0959DE19BBFF25C242448A054E68E720C3ACDCC6F087626),
    .INIT_29(256'h41982814503F1648B29911C1904F8030662018A33812A822125A218C54042420),
    .INIT_2A(256'hA591049729D1DDE2152B2DF08EEAAB77E32C7B6A11FDF443626458D6C9C8152C),
    .INIT_2B(256'hFE727053F66309AE1D86C63B73303FCD1283D699C7A018DD2FB19621AE67DB9D),
    .INIT_2C(256'h58101260370188FA2590CD7432AD290CA818400A8CC2101128B0C2203B4F8B93),
    .INIT_2D(256'h9019A2E6BA00903A359936E022A8AB4380684CCEA0829C8F2A74E1B685C2A993),
    .INIT_2E(256'h60FD4896C92EF754F269348840D6C4F311E62FF573048FE6229E25DAD0A30466),
    .INIT_2F(256'hB299A32C3581EE38B4D82CF01AE12283A41DE06A928A3925B50DC856C39F219F),
    .INIT_30(256'h3236EB3C2428200C425CD01B01911481044B8091AA1268945533A6822736E1CE),
    .INIT_31(256'h459980461851CE1231893CC1036CC933C320144020D8D72602CEF9D4C4D124B1),
    .INIT_32(256'hC56657F033C109B567AE8C6D2EE04C854B1AD21A07D353C578C85861A8DB41D3),
    .INIT_33(256'hAD9110B2085181C2148B6D92FCEA817A5B257FC011F0548922601B2BC1A09F1C),
    .INIT_34(256'h25E5975DC3C3ECB6EBCB3AC06AE82DBAD789B36142FEF1FA1FCCB8F644693A5F),
    .INIT_35(256'h22C885482490AD00B2AC8C058FA94035200DA33A95ED366155684847EF8AB024),
    .INIT_36(256'h27AD9E3DDAFD7FB5A3AB3A946E5DAB3AFBB5756138F9F97ECBFFFDFE50B79ADD),
    .INIT_37(256'h2D353E13E06E41C6524B73327417056AF6831F814B31484861F735B810248F5C),
    .INIT_38(256'h0998AAA4711D163D34D910C40005A201667845C638028D868252B58CD09710A2),
    .INIT_39(256'hE8C64C8291304BC787294DAE9C46C47C09246AA4536D6241607D0D4A48281604),
    .INIT_3A(256'hB9829CE592B19FC38501CBA4EB3AB91C5A347F29116D917BAA689EEB4C491A1D),
    .INIT_3B(256'hBFBF04F308F4EBC394024F32ACE3007EEB853B2E91FD144961235F53A9A8977C),
    .INIT_3C(256'h3256EB4A842C2448B2BC8409138850C1004B88B490062AB13F78858F8704651C),
    .INIT_3D(256'h0584AD2CF3933755874B12A4154EB8706F306CEC5A1BE932FA58B08E50062183),
    .INIT_3E(256'hB80DFAA6CD0E91BA704112D009A4334B8C6E0A94F1868C9E9A20E38A83B88C7E),
    .INIT_3F(256'h5046EB6C942E022F66D4C25F138744042C5BC816EE02121C151306293FF6E2DA),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    tmp_4_reg_1569_reg_rep_3
       (.ADDRARDADDR({tmp_4_fu_507_p2,sel0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_4_reg_1569_reg_rep_3_DOADO_UNCONNECTED[15:1],tmp_4_reg_1569_reg_rep_3_1[6]}),
        .DOBDO(NLW_tmp_4_reg_1569_reg_rep_3_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_4_reg_1569_reg_rep_3_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_4_reg_1569_reg_rep_3_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(nm_t_mid2_reg_15560),
        .ENBWREN(1'b0),
        .REGCEAREGCE(weights21_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \tmp_6_reg_1574[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_344[7]),
        .I2(\tmp_6_reg_1574[0]_i_2_n_4 ),
        .I3(sf_reg_344[8]),
        .I4(nm_t_mid2_reg_15560),
        .I5(\tmp_6_reg_1574_reg_n_4_[0] ),
        .O(\tmp_6_reg_1574[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \tmp_6_reg_1574[0]_i_2 
       (.I0(\sf_reg_344[5]_i_2_n_4 ),
        .I1(sf_reg_344[5]),
        .I2(sf_reg_344[6]),
        .I3(sf_reg_344[2]),
        .I4(sf_reg_344[3]),
        .I5(sf_reg_344[4]),
        .O(\tmp_6_reg_1574[0]_i_2_n_4 ));
  FDRE \tmp_6_reg_1574_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten1_reg_15470),
        .D(\tmp_6_reg_1574_reg_n_4_[0] ),
        .Q(tmp_6_reg_1574_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F700F7F7)) 
    \tmp_6_reg_1574_pp0_iter2_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(tmp_6_reg_1574_pp0_iter3_reg),
        .I2(cnv_93PRL_V_V_full_n),
        .I3(\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_92_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone4_in));
  FDRE \tmp_6_reg_1574_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_6_reg_1574_pp0_iter1_reg),
        .Q(tmp_6_reg_1574_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_6_reg_1574_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_6_reg_1574_pp0_iter2_reg),
        .Q(tmp_6_reg_1574_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_6_reg_1574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_1574[0]_i_1_n_4 ),
        .Q(\tmp_6_reg_1574_reg_n_4_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1608[3]_i_2 
       (.I0(\tmp_8_reg_1608_reg[3]_0 [2]),
        .I1(\tmp_8_reg_1608_reg[6]_i_9_n_10 ),
        .O(\tmp_8_reg_1608[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_8_reg_1608[3]_i_3 
       (.I0(\tmp_8_reg_1608_reg[3]_0 [1]),
        .I1(\tmp_8_reg_1608_reg[6]_i_9_n_11 ),
        .O(\tmp_8_reg_1608[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_8_reg_1608[3]_i_4 
       (.I0(\tmp_8_reg_1608_reg[3]_0 [0]),
        .I1(\tmp_23_reg_1613_reg[0]_i_4_n_8 ),
        .O(\tmp_8_reg_1608[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_8_reg_1608[3]_i_5 
       (.I0(\tmp_23_reg_1613_reg[0]_i_4_n_8 ),
        .I1(\tmp_8_reg_1608_reg[3]_0 [0]),
        .O(\tmp_8_reg_1608[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1608[3]_i_6 
       (.I0(\tmp_8_reg_1608_reg[6]_i_9_n_10 ),
        .I1(\tmp_8_reg_1608_reg[3]_0 [2]),
        .I2(\tmp_8_reg_1608_reg[6]_i_9_n_5 ),
        .I3(\tmp_8_reg_1608_reg[3]_0 [3]),
        .O(\tmp_8_reg_1608[3]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_8_reg_1608[3]_i_7 
       (.I0(\tmp_8_reg_1608_reg[6]_i_9_n_11 ),
        .I1(\tmp_8_reg_1608_reg[3]_0 [1]),
        .I2(\tmp_8_reg_1608_reg[6]_i_9_n_10 ),
        .I3(\tmp_8_reg_1608_reg[3]_0 [2]),
        .O(\tmp_8_reg_1608[3]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \tmp_8_reg_1608[3]_i_8 
       (.I0(\tmp_23_reg_1613_reg[0]_i_4_n_8 ),
        .I1(\tmp_8_reg_1608_reg[3]_0 [0]),
        .I2(\tmp_8_reg_1608_reg[6]_i_9_n_11 ),
        .I3(\tmp_8_reg_1608_reg[3]_0 [1]),
        .O(\tmp_8_reg_1608[3]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \tmp_8_reg_1608[3]_i_9 
       (.I0(\tmp_8_reg_1608_reg[3]_0 [0]),
        .I1(\tmp_23_reg_1613_reg[0]_i_4_n_8 ),
        .I2(\tmp_23_reg_1613_reg[0]_i_4_n_9 ),
        .I3(O[3]),
        .O(\tmp_8_reg_1608[3]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp_8_reg_1608[6]_i_13 
       (.I0(out[5]),
        .I1(cnv_92_V_V_dout[1]),
        .I2(out[4]),
        .I3(cnv_92_V_V_dout[2]),
        .I4(cnv_92_V_V_dout[3]),
        .I5(out[3]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_8_reg_1608[6]_i_17 
       (.I0(DI),
        .I1(\tmp_8_reg_1608_reg[6]_i_4 ),
        .I2(cnv_92_V_V_dout[3]),
        .I3(out[4]),
        .I4(cnv_92_V_V_dout[2]),
        .I5(out[5]),
        .O(tmp_4_reg_1569_reg_rep_2_1));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_8_reg_1608[6]_i_18 
       (.I0(out[2]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(out[1]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_8_reg_1608[6]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_8_reg_1608[6]_i_19 
       (.I0(out[1]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(out[2]),
        .I3(cnv_92_V_V_dout[6]),
        .I4(out[0]),
        .I5(cnv_92_V_V_dout[7]),
        .O(\tmp_8_reg_1608[6]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_8_reg_1608[6]_i_20 
       (.I0(out[1]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(out[2]),
        .I3(cnv_92_V_V_dout[7]),
        .O(\tmp_8_reg_1608[6]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_8_reg_1608[6]_i_21 
       (.I0(out[0]),
        .I1(cnv_92_V_V_dout[5]),
        .I2(cnv_92_V_V_dout[7]),
        .I3(out[1]),
        .I4(cnv_92_V_V_dout[6]),
        .I5(out[2]),
        .O(\tmp_8_reg_1608[6]_i_21_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_8_reg_1608[6]_i_3 
       (.I0(\tmp_8_reg_1608_reg[6]_i_9_n_5 ),
        .I1(\tmp_8_reg_1608_reg[3]_0 [3]),
        .I2(\tmp_8_reg_1608_reg[6]_0 [0]),
        .O(\tmp_8_reg_1608[6]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \tmp_8_reg_1608[6]_i_5 
       (.I0(out[5]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(out[4]),
        .I3(cnv_92_V_V_dout[7]),
        .O(tmp_4_reg_1569_reg_rep_2_0));
  LUT4 #(
    .INIT(16'hE53F)) 
    \tmp_8_reg_1608[6]_i_7 
       (.I0(out[4]),
        .I1(cnv_92_V_V_dout[6]),
        .I2(out[5]),
        .I3(cnv_92_V_V_dout[7]),
        .O(tmp_4_reg_1569_reg_rep_2_2));
  FDRE \tmp_8_reg_1608_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(\tmp_8_reg_1608_reg[3]_i_1_n_11 ),
        .Q(tmp_8_reg_1608[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_1608_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(\tmp_8_reg_1608_reg[3]_i_1_n_10 ),
        .Q(tmp_8_reg_1608[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_1608_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(\tmp_8_reg_1608_reg[3]_i_1_n_9 ),
        .Q(tmp_8_reg_1608[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_1608_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(\tmp_8_reg_1608_reg[3]_i_1_n_8 ),
        .Q(tmp_8_reg_1608[3]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1608_reg[3]_i_1 
       (.CI(\tmp_23_reg_1613_reg[0]_i_2_n_4 ),
        .CO({\tmp_8_reg_1608_reg[3]_i_1_n_4 ,\tmp_8_reg_1608_reg[3]_i_1_n_5 ,\tmp_8_reg_1608_reg[3]_i_1_n_6 ,\tmp_8_reg_1608_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1608[3]_i_2_n_4 ,\tmp_8_reg_1608[3]_i_3_n_4 ,\tmp_8_reg_1608[3]_i_4_n_4 ,\tmp_8_reg_1608[3]_i_5_n_4 }),
        .O({\tmp_8_reg_1608_reg[3]_i_1_n_8 ,\tmp_8_reg_1608_reg[3]_i_1_n_9 ,\tmp_8_reg_1608_reg[3]_i_1_n_10 ,\tmp_8_reg_1608_reg[3]_i_1_n_11 }),
        .S({\tmp_8_reg_1608[3]_i_6_n_4 ,\tmp_8_reg_1608[3]_i_7_n_4 ,\tmp_8_reg_1608[3]_i_8_n_4 ,\tmp_8_reg_1608[3]_i_9_n_4 }));
  FDRE \tmp_8_reg_1608_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(\tmp_8_reg_1608_reg[6]_i_1_n_11 ),
        .Q(tmp_8_reg_1608[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_1608_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(\tmp_8_reg_1608_reg[6]_i_1_n_10 ),
        .Q(tmp_8_reg_1608[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_1608_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_16180),
        .D(\tmp_8_reg_1608_reg[6]_i_1_n_9 ),
        .Q(tmp_8_reg_1608[6]),
        .R(1'b0));
  CARRY4 \tmp_8_reg_1608_reg[6]_i_1 
       (.CI(\tmp_8_reg_1608_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_8_reg_1608_reg[6]_i_1_CO_UNCONNECTED [3:2],\tmp_8_reg_1608_reg[6]_i_1_n_6 ,\tmp_8_reg_1608_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_8_reg_1608_reg[6]_0 [0]}),
        .O({\NLW_tmp_8_reg_1608_reg[6]_i_1_O_UNCONNECTED [3],\tmp_8_reg_1608_reg[6]_i_1_n_9 ,\tmp_8_reg_1608_reg[6]_i_1_n_10 ,\tmp_8_reg_1608_reg[6]_i_1_n_11 }),
        .S({1'b0,\tmp_8_reg_1608_reg[6]_0 [2:1],\tmp_8_reg_1608[6]_i_3_n_4 }));
  CARRY4 \tmp_8_reg_1608_reg[6]_i_9 
       (.CI(\tmp_23_reg_1613_reg[0]_i_4_n_4 ),
        .CO({\NLW_tmp_8_reg_1608_reg[6]_i_9_CO_UNCONNECTED [3],\tmp_8_reg_1608_reg[6]_i_9_n_5 ,\NLW_tmp_8_reg_1608_reg[6]_i_9_CO_UNCONNECTED [1],\tmp_8_reg_1608_reg[6]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_8_reg_1608[6]_i_18_n_4 ,\tmp_8_reg_1608[6]_i_19_n_4 }),
        .O({\NLW_tmp_8_reg_1608_reg[6]_i_9_O_UNCONNECTED [3:2],\tmp_8_reg_1608_reg[6]_i_9_n_10 ,\tmp_8_reg_1608_reg[6]_i_9_n_11 }),
        .S({1'b0,1'b1,\tmp_8_reg_1608[6]_i_20_n_4 ,\tmp_8_reg_1608[6]_i_21_n_4 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D
   (start_once_reg_reg_0,
    start_once_reg_reg_1,
    start_once_reg_reg_2,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    int_ap_idle_reg,
    start_for_ResizeStream_U0_full_n,
    StreamingDataWidthCo_1_U0_ap_start,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    Relu1D_U0_ap_start,
    start_for_StreamingDataWidthCo_1_U0_full_n,
    cnv_93PRL_V_V_empty_n,
    cnv_94PRL_V_V_full_n);
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output start_once_reg_reg_2;
  output [1:0]Q;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input int_ap_idle_reg;
  input start_for_ResizeStream_U0_full_n;
  input StreamingDataWidthCo_1_U0_ap_start;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input Relu1D_U0_ap_start;
  input start_for_StreamingDataWidthCo_1_U0_full_n;
  input cnv_93PRL_V_V_empty_n;
  input cnv_94PRL_V_V_full_n;

  wire [1:0]Q;
  wire Relu1D_U0_ap_start;
  wire [0:0]SR;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire \ap_CS_fsm[1]_i_2__2_n_4 ;
  wire \ap_CS_fsm[1]_i_3__0_n_4 ;
  wire \ap_CS_fsm[2]_i_3__0_n_4 ;
  wire \ap_CS_fsm[2]_i_4__0_n_4 ;
  wire \ap_CS_fsm[2]_i_5__0_n_4 ;
  wire \ap_CS_fsm[2]_i_6__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_4;
  wire ap_enable_reg_pp0_iter1_i_2__2_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_rst_n;
  wire cnv_93PRL_V_V_empty_n;
  wire cnv_94PRL_V_V_full_n;
  wire i_reg_85;
  wire i_reg_850;
  wire \i_reg_85[0]_i_4__0_n_4 ;
  wire \i_reg_85[0]_i_5__0_n_4 ;
  wire [15:0]i_reg_85_reg;
  wire \i_reg_85_reg[0]_i_3__0_n_10 ;
  wire \i_reg_85_reg[0]_i_3__0_n_11 ;
  wire \i_reg_85_reg[0]_i_3__0_n_4 ;
  wire \i_reg_85_reg[0]_i_3__0_n_5 ;
  wire \i_reg_85_reg[0]_i_3__0_n_6 ;
  wire \i_reg_85_reg[0]_i_3__0_n_7 ;
  wire \i_reg_85_reg[0]_i_3__0_n_8 ;
  wire \i_reg_85_reg[0]_i_3__0_n_9 ;
  wire \i_reg_85_reg[12]_i_1__0_n_10 ;
  wire \i_reg_85_reg[12]_i_1__0_n_11 ;
  wire \i_reg_85_reg[12]_i_1__0_n_5 ;
  wire \i_reg_85_reg[12]_i_1__0_n_6 ;
  wire \i_reg_85_reg[12]_i_1__0_n_7 ;
  wire \i_reg_85_reg[12]_i_1__0_n_8 ;
  wire \i_reg_85_reg[12]_i_1__0_n_9 ;
  wire \i_reg_85_reg[4]_i_1__0_n_10 ;
  wire \i_reg_85_reg[4]_i_1__0_n_11 ;
  wire \i_reg_85_reg[4]_i_1__0_n_4 ;
  wire \i_reg_85_reg[4]_i_1__0_n_5 ;
  wire \i_reg_85_reg[4]_i_1__0_n_6 ;
  wire \i_reg_85_reg[4]_i_1__0_n_7 ;
  wire \i_reg_85_reg[4]_i_1__0_n_8 ;
  wire \i_reg_85_reg[4]_i_1__0_n_9 ;
  wire \i_reg_85_reg[8]_i_1__0_n_10 ;
  wire \i_reg_85_reg[8]_i_1__0_n_11 ;
  wire \i_reg_85_reg[8]_i_1__0_n_4 ;
  wire \i_reg_85_reg[8]_i_1__0_n_5 ;
  wire \i_reg_85_reg[8]_i_1__0_n_6 ;
  wire \i_reg_85_reg[8]_i_1__0_n_7 ;
  wire \i_reg_85_reg[8]_i_1__0_n_8 ;
  wire \i_reg_85_reg[8]_i_1__0_n_9 ;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire start_for_ResizeStream_U0_full_n;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_once_reg_i_1__6_n_4;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;
  wire tmp_fu_96_p2;
  wire \tmp_reg_133[0]_i_1__0_n_4 ;
  wire \tmp_reg_133_reg_n_4_[0] ;
  wire [3:3]\NLW_i_reg_85_reg[12]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\tmp_reg_133_reg_n_4_[0] ),
        .I3(cnv_94PRL_V_V_full_n),
        .I4(cnv_93PRL_V_V_empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(Relu1D_U0_ap_start),
        .I4(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I5(start_once_reg_reg_0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF0FBF0F)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm[1]_i_2__2_n_4 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3__0_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h557F5555)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(tmp_fu_96_p2),
        .I1(cnv_93PRL_V_V_empty_n),
        .I2(cnv_94PRL_V_V_full_n),
        .I3(\tmp_reg_133_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(\ap_CS_fsm[1]_i_2__2_n_4 ));
  LUT4 #(
    .INIT(16'h777F)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(Q[0]),
        .I1(Relu1D_U0_ap_start),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(\ap_CS_fsm[1]_i_3__0_n_4 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(tmp_fu_96_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__0_n_4 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(\ap_CS_fsm[2]_i_4__0_n_4 ),
        .I1(i_reg_85_reg[1]),
        .I2(i_reg_85_reg[0]),
        .I3(i_reg_85_reg[3]),
        .I4(i_reg_85_reg[2]),
        .I5(\ap_CS_fsm[2]_i_5__0_n_4 ),
        .O(tmp_fu_96_p2));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0700FFFF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(cnv_93PRL_V_V_empty_n),
        .I1(cnv_94PRL_V_V_full_n),
        .I2(\tmp_reg_133_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[2]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(i_reg_85_reg[7]),
        .I1(i_reg_85_reg[6]),
        .I2(i_reg_85_reg[5]),
        .I3(i_reg_85_reg[4]),
        .O(\ap_CS_fsm[2]_i_4__0_n_4 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(i_reg_85_reg[12]),
        .I1(i_reg_85_reg[13]),
        .I2(i_reg_85_reg[15]),
        .I3(i_reg_85_reg[14]),
        .I4(\ap_CS_fsm[2]_i_6__0_n_4 ),
        .O(\ap_CS_fsm[2]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(i_reg_85_reg[11]),
        .I1(i_reg_85_reg[10]),
        .I2(i_reg_85_reg[9]),
        .I3(i_reg_85_reg[8]),
        .O(\ap_CS_fsm[2]_i_6__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h8A8A008A)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3__0_n_4 ),
        .I3(tmp_fu_96_p2),
        .I4(\ap_CS_fsm[2]_i_3__0_n_4 ),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020AA0020200000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(tmp_fu_96_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_enable_reg_pp0_iter1_i_2__2_n_4),
        .I5(\ap_CS_fsm[1]_i_3__0_n_4 ),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    ap_enable_reg_pp0_iter1_i_2__2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(\tmp_reg_133_reg_n_4_[0] ),
        .I2(cnv_94PRL_V_V_full_n),
        .I3(cnv_93PRL_V_V_empty_n),
        .O(ap_enable_reg_pp0_iter1_i_2__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8000000)) 
    \i_reg_85[0]_i_1__0 
       (.I0(\i_reg_85[0]_i_4__0_n_4 ),
        .I1(start_once_reg_reg_0),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(Relu1D_U0_ap_start),
        .I4(Q[0]),
        .O(i_reg_85));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_85[0]_i_2__0 
       (.I0(\i_reg_85[0]_i_4__0_n_4 ),
        .O(i_reg_850));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \i_reg_85[0]_i_4__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[2]_i_3__0_n_4 ),
        .I2(tmp_fu_96_p2),
        .O(\i_reg_85[0]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_85[0]_i_5__0 
       (.I0(i_reg_85_reg[0]),
        .O(\i_reg_85[0]_i_5__0_n_4 ));
  FDRE \i_reg_85_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[0]_i_3__0_n_11 ),
        .Q(i_reg_85_reg[0]),
        .R(i_reg_85));
  CARRY4 \i_reg_85_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\i_reg_85_reg[0]_i_3__0_n_4 ,\i_reg_85_reg[0]_i_3__0_n_5 ,\i_reg_85_reg[0]_i_3__0_n_6 ,\i_reg_85_reg[0]_i_3__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_85_reg[0]_i_3__0_n_8 ,\i_reg_85_reg[0]_i_3__0_n_9 ,\i_reg_85_reg[0]_i_3__0_n_10 ,\i_reg_85_reg[0]_i_3__0_n_11 }),
        .S({i_reg_85_reg[3:1],\i_reg_85[0]_i_5__0_n_4 }));
  FDRE \i_reg_85_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[8]_i_1__0_n_9 ),
        .Q(i_reg_85_reg[10]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[8]_i_1__0_n_8 ),
        .Q(i_reg_85_reg[11]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[12]_i_1__0_n_11 ),
        .Q(i_reg_85_reg[12]),
        .R(i_reg_85));
  CARRY4 \i_reg_85_reg[12]_i_1__0 
       (.CI(\i_reg_85_reg[8]_i_1__0_n_4 ),
        .CO({\NLW_i_reg_85_reg[12]_i_1__0_CO_UNCONNECTED [3],\i_reg_85_reg[12]_i_1__0_n_5 ,\i_reg_85_reg[12]_i_1__0_n_6 ,\i_reg_85_reg[12]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_85_reg[12]_i_1__0_n_8 ,\i_reg_85_reg[12]_i_1__0_n_9 ,\i_reg_85_reg[12]_i_1__0_n_10 ,\i_reg_85_reg[12]_i_1__0_n_11 }),
        .S(i_reg_85_reg[15:12]));
  FDRE \i_reg_85_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[12]_i_1__0_n_10 ),
        .Q(i_reg_85_reg[13]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[12]_i_1__0_n_9 ),
        .Q(i_reg_85_reg[14]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[12]_i_1__0_n_8 ),
        .Q(i_reg_85_reg[15]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[0]_i_3__0_n_10 ),
        .Q(i_reg_85_reg[1]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[0]_i_3__0_n_9 ),
        .Q(i_reg_85_reg[2]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[0]_i_3__0_n_8 ),
        .Q(i_reg_85_reg[3]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[4]_i_1__0_n_11 ),
        .Q(i_reg_85_reg[4]),
        .R(i_reg_85));
  CARRY4 \i_reg_85_reg[4]_i_1__0 
       (.CI(\i_reg_85_reg[0]_i_3__0_n_4 ),
        .CO({\i_reg_85_reg[4]_i_1__0_n_4 ,\i_reg_85_reg[4]_i_1__0_n_5 ,\i_reg_85_reg[4]_i_1__0_n_6 ,\i_reg_85_reg[4]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_85_reg[4]_i_1__0_n_8 ,\i_reg_85_reg[4]_i_1__0_n_9 ,\i_reg_85_reg[4]_i_1__0_n_10 ,\i_reg_85_reg[4]_i_1__0_n_11 }),
        .S(i_reg_85_reg[7:4]));
  FDRE \i_reg_85_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[4]_i_1__0_n_10 ),
        .Q(i_reg_85_reg[5]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[4]_i_1__0_n_9 ),
        .Q(i_reg_85_reg[6]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[4]_i_1__0_n_8 ),
        .Q(i_reg_85_reg[7]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[8]_i_1__0_n_11 ),
        .Q(i_reg_85_reg[8]),
        .R(i_reg_85));
  CARRY4 \i_reg_85_reg[8]_i_1__0 
       (.CI(\i_reg_85_reg[4]_i_1__0_n_4 ),
        .CO({\i_reg_85_reg[8]_i_1__0_n_4 ,\i_reg_85_reg[8]_i_1__0_n_5 ,\i_reg_85_reg[8]_i_1__0_n_6 ,\i_reg_85_reg[8]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_85_reg[8]_i_1__0_n_8 ,\i_reg_85_reg[8]_i_1__0_n_9 ,\i_reg_85_reg[8]_i_1__0_n_10 ,\i_reg_85_reg[8]_i_1__0_n_11 }),
        .S(i_reg_85_reg[11:8]));
  FDRE \i_reg_85_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[8]_i_1__0_n_10 ),
        .Q(i_reg_85_reg[9]),
        .R(i_reg_85));
  LUT6 #(
    .INIT(64'h0000000000000155)) 
    int_ap_idle_i_6
       (.I0(start_once_reg_reg_2),
        .I1(int_ap_idle_reg),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(start_once_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mOutPtr[1]_i_2__7 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I2(Relu1D_U0_ap_start),
        .O(start_once_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    start_once_reg_i_1__6
       (.I0(Q[1]),
        .I1(Relu1D_U0_ap_start),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(start_once_reg_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__6_n_4),
        .Q(start_once_reg_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hF8FFF0F00000F0F0)) 
    \tmp_reg_133[0]_i_1__0 
       (.I0(cnv_93PRL_V_V_empty_n),
        .I1(cnv_94PRL_V_V_full_n),
        .I2(\tmp_reg_133_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_fu_96_p2),
        .O(\tmp_reg_133[0]_i_1__0_n_4 ));
  FDRE \tmp_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_133[0]_i_1__0_n_4 ),
        .Q(\tmp_reg_133_reg_n_4_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D73
   (start_once_reg_reg_0,
    ap_idle,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    SR,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    ap_rst_n,
    Relu1D73_U0_ap_start,
    start_for_StreamingDataWidthCo_U0_full_n,
    cnv_89PRL_V_V_empty_n,
    cnv_90PRL_V_V_full_n,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    int_ap_idle_reg_5,
    int_ap_idle_reg_6);
  output start_once_reg_reg_0;
  output ap_idle;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input [0:0]SR;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input ap_rst_n;
  input Relu1D73_U0_ap_start;
  input start_for_StreamingDataWidthCo_U0_full_n;
  input cnv_89PRL_V_V_empty_n;
  input cnv_90PRL_V_V_full_n;
  input [0:0]int_ap_idle_reg_3;
  input [0:0]int_ap_idle_reg_4;
  input [0:0]int_ap_idle_reg_5;
  input int_ap_idle_reg_6;

  wire [0:0]Q;
  wire Relu1D73_U0_ap_start;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2_n_4 ;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire \ap_CS_fsm[2]_i_3_n_4 ;
  wire \ap_CS_fsm[2]_i_4_n_4 ;
  wire \ap_CS_fsm[2]_i_5_n_4 ;
  wire \ap_CS_fsm[2]_i_6_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1_i_2__0_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_idle;
  wire ap_rst_n;
  wire cnv_89PRL_V_V_empty_n;
  wire cnv_90PRL_V_V_full_n;
  wire i_reg_85;
  wire i_reg_850;
  wire \i_reg_85[0]_i_4_n_4 ;
  wire \i_reg_85[0]_i_5_n_4 ;
  wire [15:0]i_reg_85_reg;
  wire \i_reg_85_reg[0]_i_3_n_10 ;
  wire \i_reg_85_reg[0]_i_3_n_11 ;
  wire \i_reg_85_reg[0]_i_3_n_4 ;
  wire \i_reg_85_reg[0]_i_3_n_5 ;
  wire \i_reg_85_reg[0]_i_3_n_6 ;
  wire \i_reg_85_reg[0]_i_3_n_7 ;
  wire \i_reg_85_reg[0]_i_3_n_8 ;
  wire \i_reg_85_reg[0]_i_3_n_9 ;
  wire \i_reg_85_reg[12]_i_1_n_10 ;
  wire \i_reg_85_reg[12]_i_1_n_11 ;
  wire \i_reg_85_reg[12]_i_1_n_5 ;
  wire \i_reg_85_reg[12]_i_1_n_6 ;
  wire \i_reg_85_reg[12]_i_1_n_7 ;
  wire \i_reg_85_reg[12]_i_1_n_8 ;
  wire \i_reg_85_reg[12]_i_1_n_9 ;
  wire \i_reg_85_reg[4]_i_1_n_10 ;
  wire \i_reg_85_reg[4]_i_1_n_11 ;
  wire \i_reg_85_reg[4]_i_1_n_4 ;
  wire \i_reg_85_reg[4]_i_1_n_5 ;
  wire \i_reg_85_reg[4]_i_1_n_6 ;
  wire \i_reg_85_reg[4]_i_1_n_7 ;
  wire \i_reg_85_reg[4]_i_1_n_8 ;
  wire \i_reg_85_reg[4]_i_1_n_9 ;
  wire \i_reg_85_reg[8]_i_1_n_10 ;
  wire \i_reg_85_reg[8]_i_1_n_11 ;
  wire \i_reg_85_reg[8]_i_1_n_4 ;
  wire \i_reg_85_reg[8]_i_1_n_5 ;
  wire \i_reg_85_reg[8]_i_1_n_6 ;
  wire \i_reg_85_reg[8]_i_1_n_7 ;
  wire \i_reg_85_reg[8]_i_1_n_8 ;
  wire \i_reg_85_reg[8]_i_1_n_9 ;
  wire int_ap_idle_i_2_n_4;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire [0:0]int_ap_idle_reg_3;
  wire [0:0]int_ap_idle_reg_4;
  wire [0:0]int_ap_idle_reg_5;
  wire int_ap_idle_reg_6;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_once_reg_i_1__3_n_4;
  wire start_once_reg_reg_0;
  wire tmp_fu_96_p2;
  wire \tmp_reg_133[0]_i_1_n_4 ;
  wire \tmp_reg_133_reg_n_4_[0] ;
  wire [3:3]\NLW_i_reg_85_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\tmp_reg_133_reg_n_4_[0] ),
        .I3(cnv_90PRL_V_V_full_n),
        .I4(cnv_89PRL_V_V_empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2323233333333333)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Q),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Relu1D73_U0_ap_start),
        .I3(start_once_reg_reg_0),
        .I4(start_for_StreamingDataWidthCo_U0_full_n),
        .I5(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF0FBF0F)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm[1]_i_2_n_4 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h557F5555)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(tmp_fu_96_p2),
        .I1(cnv_89PRL_V_V_empty_n),
        .I2(cnv_90PRL_V_V_full_n),
        .I3(\tmp_reg_133_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_4),
        .O(\ap_CS_fsm[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(Relu1D73_U0_ap_start),
        .I1(start_once_reg_reg_0),
        .I2(start_for_StreamingDataWidthCo_U0_full_n),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(tmp_fu_96_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3_n_4 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_4_n_4 ),
        .I1(i_reg_85_reg[1]),
        .I2(i_reg_85_reg[0]),
        .I3(i_reg_85_reg[3]),
        .I4(i_reg_85_reg[2]),
        .I5(\ap_CS_fsm[2]_i_5_n_4 ),
        .O(tmp_fu_96_p2));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0700FFFF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(cnv_89PRL_V_V_empty_n),
        .I1(cnv_90PRL_V_V_full_n),
        .I2(\tmp_reg_133_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[2]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(i_reg_85_reg[7]),
        .I1(i_reg_85_reg[6]),
        .I2(i_reg_85_reg[5]),
        .I3(i_reg_85_reg[4]),
        .O(\ap_CS_fsm[2]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(i_reg_85_reg[12]),
        .I1(i_reg_85_reg[13]),
        .I2(i_reg_85_reg[15]),
        .I3(i_reg_85_reg[14]),
        .I4(\ap_CS_fsm[2]_i_6_n_4 ),
        .O(\ap_CS_fsm[2]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(i_reg_85_reg[11]),
        .I1(i_reg_85_reg[10]),
        .I2(i_reg_85_reg[9]),
        .I3(i_reg_85_reg[8]),
        .O(\ap_CS_fsm[2]_i_6_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h8A8A008A)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3_n_4 ),
        .I3(tmp_fu_96_p2),
        .I4(\ap_CS_fsm[2]_i_3_n_4 ),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020AA0020200000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(tmp_fu_96_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_enable_reg_pp0_iter1_i_2__0_n_4),
        .I5(\ap_CS_fsm[1]_i_3_n_4 ),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_4),
        .I1(\tmp_reg_133_reg_n_4_[0] ),
        .I2(cnv_90PRL_V_V_full_n),
        .I3(cnv_89PRL_V_V_empty_n),
        .O(ap_enable_reg_pp0_iter1_i_2__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88800000)) 
    \i_reg_85[0]_i_1 
       (.I0(\i_reg_85[0]_i_4_n_4 ),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(start_for_StreamingDataWidthCo_U0_full_n),
        .I3(start_once_reg_reg_0),
        .I4(Relu1D73_U0_ap_start),
        .O(i_reg_85));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_85[0]_i_2 
       (.I0(\i_reg_85[0]_i_4_n_4 ),
        .O(i_reg_850));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \i_reg_85[0]_i_4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[2]_i_3_n_4 ),
        .I2(tmp_fu_96_p2),
        .O(\i_reg_85[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_85[0]_i_5 
       (.I0(i_reg_85_reg[0]),
        .O(\i_reg_85[0]_i_5_n_4 ));
  FDRE \i_reg_85_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[0]_i_3_n_11 ),
        .Q(i_reg_85_reg[0]),
        .R(i_reg_85));
  CARRY4 \i_reg_85_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_85_reg[0]_i_3_n_4 ,\i_reg_85_reg[0]_i_3_n_5 ,\i_reg_85_reg[0]_i_3_n_6 ,\i_reg_85_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_85_reg[0]_i_3_n_8 ,\i_reg_85_reg[0]_i_3_n_9 ,\i_reg_85_reg[0]_i_3_n_10 ,\i_reg_85_reg[0]_i_3_n_11 }),
        .S({i_reg_85_reg[3:1],\i_reg_85[0]_i_5_n_4 }));
  FDRE \i_reg_85_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[8]_i_1_n_9 ),
        .Q(i_reg_85_reg[10]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[8]_i_1_n_8 ),
        .Q(i_reg_85_reg[11]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[12]_i_1_n_11 ),
        .Q(i_reg_85_reg[12]),
        .R(i_reg_85));
  CARRY4 \i_reg_85_reg[12]_i_1 
       (.CI(\i_reg_85_reg[8]_i_1_n_4 ),
        .CO({\NLW_i_reg_85_reg[12]_i_1_CO_UNCONNECTED [3],\i_reg_85_reg[12]_i_1_n_5 ,\i_reg_85_reg[12]_i_1_n_6 ,\i_reg_85_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_85_reg[12]_i_1_n_8 ,\i_reg_85_reg[12]_i_1_n_9 ,\i_reg_85_reg[12]_i_1_n_10 ,\i_reg_85_reg[12]_i_1_n_11 }),
        .S(i_reg_85_reg[15:12]));
  FDRE \i_reg_85_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[12]_i_1_n_10 ),
        .Q(i_reg_85_reg[13]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[12]_i_1_n_9 ),
        .Q(i_reg_85_reg[14]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[12]_i_1_n_8 ),
        .Q(i_reg_85_reg[15]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[0]_i_3_n_10 ),
        .Q(i_reg_85_reg[1]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[0]_i_3_n_9 ),
        .Q(i_reg_85_reg[2]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[0]_i_3_n_8 ),
        .Q(i_reg_85_reg[3]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[4]_i_1_n_11 ),
        .Q(i_reg_85_reg[4]),
        .R(i_reg_85));
  CARRY4 \i_reg_85_reg[4]_i_1 
       (.CI(\i_reg_85_reg[0]_i_3_n_4 ),
        .CO({\i_reg_85_reg[4]_i_1_n_4 ,\i_reg_85_reg[4]_i_1_n_5 ,\i_reg_85_reg[4]_i_1_n_6 ,\i_reg_85_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_85_reg[4]_i_1_n_8 ,\i_reg_85_reg[4]_i_1_n_9 ,\i_reg_85_reg[4]_i_1_n_10 ,\i_reg_85_reg[4]_i_1_n_11 }),
        .S(i_reg_85_reg[7:4]));
  FDRE \i_reg_85_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[4]_i_1_n_10 ),
        .Q(i_reg_85_reg[5]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[4]_i_1_n_9 ),
        .Q(i_reg_85_reg[6]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[4]_i_1_n_8 ),
        .Q(i_reg_85_reg[7]),
        .R(i_reg_85));
  FDRE \i_reg_85_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[8]_i_1_n_11 ),
        .Q(i_reg_85_reg[8]),
        .R(i_reg_85));
  CARRY4 \i_reg_85_reg[8]_i_1 
       (.CI(\i_reg_85_reg[4]_i_1_n_4 ),
        .CO({\i_reg_85_reg[8]_i_1_n_4 ,\i_reg_85_reg[8]_i_1_n_5 ,\i_reg_85_reg[8]_i_1_n_6 ,\i_reg_85_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_85_reg[8]_i_1_n_8 ,\i_reg_85_reg[8]_i_1_n_9 ,\i_reg_85_reg[8]_i_1_n_10 ,\i_reg_85_reg[8]_i_1_n_11 }),
        .S(i_reg_85_reg[11:8]));
  FDRE \i_reg_85_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_850),
        .D(\i_reg_85_reg[8]_i_1_n_10 ),
        .Q(i_reg_85_reg[9]),
        .R(i_reg_85));
  LUT5 #(
    .INIT(32'h08000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_4),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(int_ap_idle_reg_2),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'h80000000)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(int_ap_idle_reg_3),
        .I2(int_ap_idle_reg_4),
        .I3(int_ap_idle_reg_5),
        .I4(int_ap_idle_reg_6),
        .O(int_ap_idle_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h5450)) 
    start_once_reg_i_1__3
       (.I0(Q),
        .I1(Relu1D73_U0_ap_start),
        .I2(start_once_reg_reg_0),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .O(start_once_reg_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_4),
        .Q(start_once_reg_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hF8FFF0F00000F0F0)) 
    \tmp_reg_133[0]_i_1 
       (.I0(cnv_89PRL_V_V_empty_n),
        .I1(cnv_90PRL_V_V_full_n),
        .I2(\tmp_reg_133_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_fu_96_p2),
        .O(\tmp_reg_133[0]_i_1_n_4 ));
  FDRE \tmp_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_133[0]_i_1_n_4 ),
        .Q(\tmp_reg_133_reg_n_4_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResizeStream
   (\out_V_V_1_state_reg[0]_0 ,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    ResizeStream_U0_ap_ready,
    output1_V_V_TDATA,
    SR,
    ap_clk,
    ap_rst_n,
    output1_V_V_TREADY,
    outStr_V_V_empty_n,
    ResizeStream_U0_ap_start,
    D);
  output \out_V_V_1_state_reg[0]_0 ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[1]_0 ;
  output ResizeStream_U0_ap_ready;
  output [7:0]output1_V_V_TDATA;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input output1_V_V_TREADY;
  input outStr_V_V_empty_n;
  input ResizeStream_U0_ap_start;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]Q;
  wire ResizeStream_U0_ap_ready;
  wire ResizeStream_U0_ap_start;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire i_1_fu_78_p2_carry__0_n_10;
  wire i_1_fu_78_p2_carry__0_n_11;
  wire i_1_fu_78_p2_carry__0_n_4;
  wire i_1_fu_78_p2_carry__0_n_5;
  wire i_1_fu_78_p2_carry__0_n_6;
  wire i_1_fu_78_p2_carry__0_n_7;
  wire i_1_fu_78_p2_carry__0_n_8;
  wire i_1_fu_78_p2_carry__0_n_9;
  wire i_1_fu_78_p2_carry__1_n_10;
  wire i_1_fu_78_p2_carry__1_n_11;
  wire i_1_fu_78_p2_carry__1_n_4;
  wire i_1_fu_78_p2_carry__1_n_5;
  wire i_1_fu_78_p2_carry__1_n_6;
  wire i_1_fu_78_p2_carry__1_n_7;
  wire i_1_fu_78_p2_carry__1_n_8;
  wire i_1_fu_78_p2_carry__1_n_9;
  wire i_1_fu_78_p2_carry__2_n_10;
  wire i_1_fu_78_p2_carry__2_n_11;
  wire i_1_fu_78_p2_carry__2_n_4;
  wire i_1_fu_78_p2_carry__2_n_5;
  wire i_1_fu_78_p2_carry__2_n_6;
  wire i_1_fu_78_p2_carry__2_n_7;
  wire i_1_fu_78_p2_carry__2_n_8;
  wire i_1_fu_78_p2_carry__2_n_9;
  wire i_1_fu_78_p2_carry__3_n_11;
  wire i_1_fu_78_p2_carry_n_10;
  wire i_1_fu_78_p2_carry_n_11;
  wire i_1_fu_78_p2_carry_n_4;
  wire i_1_fu_78_p2_carry_n_5;
  wire i_1_fu_78_p2_carry_n_6;
  wire i_1_fu_78_p2_carry_n_7;
  wire i_1_fu_78_p2_carry_n_8;
  wire i_1_fu_78_p2_carry_n_9;
  wire i_1_reg_920;
  wire \i_1_reg_92[0]_i_1__0_n_4 ;
  wire \i_1_reg_92[17]_i_2_n_4 ;
  wire \i_1_reg_92[17]_i_3_n_4 ;
  wire \i_1_reg_92[17]_i_4_n_4 ;
  wire \i_1_reg_92[17]_i_5_n_4 ;
  wire \i_1_reg_92_reg_n_4_[0] ;
  wire \i_1_reg_92_reg_n_4_[10] ;
  wire \i_1_reg_92_reg_n_4_[11] ;
  wire \i_1_reg_92_reg_n_4_[12] ;
  wire \i_1_reg_92_reg_n_4_[13] ;
  wire \i_1_reg_92_reg_n_4_[14] ;
  wire \i_1_reg_92_reg_n_4_[15] ;
  wire \i_1_reg_92_reg_n_4_[16] ;
  wire \i_1_reg_92_reg_n_4_[17] ;
  wire \i_1_reg_92_reg_n_4_[1] ;
  wire \i_1_reg_92_reg_n_4_[2] ;
  wire \i_1_reg_92_reg_n_4_[3] ;
  wire \i_1_reg_92_reg_n_4_[4] ;
  wire \i_1_reg_92_reg_n_4_[5] ;
  wire \i_1_reg_92_reg_n_4_[6] ;
  wire \i_1_reg_92_reg_n_4_[7] ;
  wire \i_1_reg_92_reg_n_4_[8] ;
  wire \i_1_reg_92_reg_n_4_[9] ;
  wire i_reg_61;
  wire \i_reg_61_reg_n_4_[0] ;
  wire \i_reg_61_reg_n_4_[10] ;
  wire \i_reg_61_reg_n_4_[11] ;
  wire \i_reg_61_reg_n_4_[12] ;
  wire \i_reg_61_reg_n_4_[13] ;
  wire \i_reg_61_reg_n_4_[14] ;
  wire \i_reg_61_reg_n_4_[15] ;
  wire \i_reg_61_reg_n_4_[16] ;
  wire \i_reg_61_reg_n_4_[17] ;
  wire \i_reg_61_reg_n_4_[1] ;
  wire \i_reg_61_reg_n_4_[2] ;
  wire \i_reg_61_reg_n_4_[3] ;
  wire \i_reg_61_reg_n_4_[4] ;
  wire \i_reg_61_reg_n_4_[5] ;
  wire \i_reg_61_reg_n_4_[6] ;
  wire \i_reg_61_reg_n_4_[7] ;
  wire \i_reg_61_reg_n_4_[8] ;
  wire \i_reg_61_reg_n_4_[9] ;
  wire outStr_V_V_empty_n;
  wire out_V_V_1_ack_in;
  wire out_V_V_1_load_A;
  wire out_V_V_1_load_B;
  wire [7:0]out_V_V_1_payload_A;
  wire [7:0]out_V_V_1_payload_B;
  wire out_V_V_1_sel;
  wire out_V_V_1_sel_rd_i_1_n_4;
  wire out_V_V_1_sel_wr;
  wire out_V_V_1_sel_wr_i_1_n_4;
  wire \out_V_V_1_state[0]_i_1_n_4 ;
  wire \out_V_V_1_state[1]_i_1_n_4 ;
  wire \out_V_V_1_state_reg[0]_0 ;
  wire [7:0]output1_V_V_TDATA;
  wire output1_V_V_TREADY;
  wire [3:0]NLW_i_1_fu_78_p2_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_i_1_fu_78_p2_carry__3_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ResizeStream_U0_ap_start),
        .I1(Q),
        .I2(ResizeStream_U0_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h2222222233333000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ResizeStream_U0_ap_start),
        .I1(i_1_reg_920),
        .I2(ap_CS_fsm_state3),
        .I3(out_V_V_1_ack_in),
        .I4(ap_CS_fsm_state2),
        .I5(Q),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h001500FF)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(out_V_V_1_ack_in),
        .I2(ap_CS_fsm_state3),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 i_1_fu_78_p2_carry
       (.CI(1'b0),
        .CO({i_1_fu_78_p2_carry_n_4,i_1_fu_78_p2_carry_n_5,i_1_fu_78_p2_carry_n_6,i_1_fu_78_p2_carry_n_7}),
        .CYINIT(\i_reg_61_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_1_fu_78_p2_carry_n_8,i_1_fu_78_p2_carry_n_9,i_1_fu_78_p2_carry_n_10,i_1_fu_78_p2_carry_n_11}),
        .S({\i_reg_61_reg_n_4_[4] ,\i_reg_61_reg_n_4_[3] ,\i_reg_61_reg_n_4_[2] ,\i_reg_61_reg_n_4_[1] }));
  CARRY4 i_1_fu_78_p2_carry__0
       (.CI(i_1_fu_78_p2_carry_n_4),
        .CO({i_1_fu_78_p2_carry__0_n_4,i_1_fu_78_p2_carry__0_n_5,i_1_fu_78_p2_carry__0_n_6,i_1_fu_78_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_1_fu_78_p2_carry__0_n_8,i_1_fu_78_p2_carry__0_n_9,i_1_fu_78_p2_carry__0_n_10,i_1_fu_78_p2_carry__0_n_11}),
        .S({\i_reg_61_reg_n_4_[8] ,\i_reg_61_reg_n_4_[7] ,\i_reg_61_reg_n_4_[6] ,\i_reg_61_reg_n_4_[5] }));
  CARRY4 i_1_fu_78_p2_carry__1
       (.CI(i_1_fu_78_p2_carry__0_n_4),
        .CO({i_1_fu_78_p2_carry__1_n_4,i_1_fu_78_p2_carry__1_n_5,i_1_fu_78_p2_carry__1_n_6,i_1_fu_78_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_1_fu_78_p2_carry__1_n_8,i_1_fu_78_p2_carry__1_n_9,i_1_fu_78_p2_carry__1_n_10,i_1_fu_78_p2_carry__1_n_11}),
        .S({\i_reg_61_reg_n_4_[12] ,\i_reg_61_reg_n_4_[11] ,\i_reg_61_reg_n_4_[10] ,\i_reg_61_reg_n_4_[9] }));
  CARRY4 i_1_fu_78_p2_carry__2
       (.CI(i_1_fu_78_p2_carry__1_n_4),
        .CO({i_1_fu_78_p2_carry__2_n_4,i_1_fu_78_p2_carry__2_n_5,i_1_fu_78_p2_carry__2_n_6,i_1_fu_78_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_1_fu_78_p2_carry__2_n_8,i_1_fu_78_p2_carry__2_n_9,i_1_fu_78_p2_carry__2_n_10,i_1_fu_78_p2_carry__2_n_11}),
        .S({\i_reg_61_reg_n_4_[16] ,\i_reg_61_reg_n_4_[15] ,\i_reg_61_reg_n_4_[14] ,\i_reg_61_reg_n_4_[13] }));
  CARRY4 i_1_fu_78_p2_carry__3
       (.CI(i_1_fu_78_p2_carry__2_n_4),
        .CO(NLW_i_1_fu_78_p2_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_1_fu_78_p2_carry__3_O_UNCONNECTED[3:1],i_1_fu_78_p2_carry__3_n_11}),
        .S({1'b0,1'b0,1'b0,\i_reg_61_reg_n_4_[17] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_92[0]_i_1__0 
       (.I0(\i_reg_61_reg_n_4_[0] ),
        .O(\i_1_reg_92[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \i_1_reg_92[17]_i_1 
       (.I0(outStr_V_V_empty_n),
        .I1(\i_1_reg_92[17]_i_2_n_4 ),
        .I2(out_V_V_1_ack_in),
        .I3(ap_CS_fsm_state2),
        .O(i_1_reg_920));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_1_reg_92[17]_i_2 
       (.I0(\i_reg_61_reg_n_4_[3] ),
        .I1(\i_reg_61_reg_n_4_[2] ),
        .I2(\i_reg_61_reg_n_4_[12] ),
        .I3(\i_reg_61_reg_n_4_[4] ),
        .I4(\i_1_reg_92[17]_i_3_n_4 ),
        .I5(\i_1_reg_92[17]_i_4_n_4 ),
        .O(\i_1_reg_92[17]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \i_1_reg_92[17]_i_3 
       (.I0(\i_reg_61_reg_n_4_[5] ),
        .I1(\i_reg_61_reg_n_4_[7] ),
        .I2(\i_reg_61_reg_n_4_[8] ),
        .I3(\i_reg_61_reg_n_4_[11] ),
        .I4(\i_reg_61_reg_n_4_[17] ),
        .I5(\i_reg_61_reg_n_4_[0] ),
        .O(\i_1_reg_92[17]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_1_reg_92[17]_i_4 
       (.I0(\i_reg_61_reg_n_4_[14] ),
        .I1(\i_reg_61_reg_n_4_[16] ),
        .I2(\i_reg_61_reg_n_4_[9] ),
        .I3(\i_reg_61_reg_n_4_[10] ),
        .I4(\i_1_reg_92[17]_i_5_n_4 ),
        .O(\i_1_reg_92[17]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_1_reg_92[17]_i_5 
       (.I0(\i_reg_61_reg_n_4_[15] ),
        .I1(\i_reg_61_reg_n_4_[1] ),
        .I2(\i_reg_61_reg_n_4_[13] ),
        .I3(\i_reg_61_reg_n_4_[6] ),
        .O(\i_1_reg_92[17]_i_5_n_4 ));
  FDRE \i_1_reg_92_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(\i_1_reg_92[0]_i_1__0_n_4 ),
        .Q(\i_1_reg_92_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[10] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__1_n_10),
        .Q(\i_1_reg_92_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[11] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__1_n_9),
        .Q(\i_1_reg_92_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[12] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__1_n_8),
        .Q(\i_1_reg_92_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[13] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__2_n_11),
        .Q(\i_1_reg_92_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[14] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__2_n_10),
        .Q(\i_1_reg_92_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[15] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__2_n_9),
        .Q(\i_1_reg_92_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[16] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__2_n_8),
        .Q(\i_1_reg_92_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[17] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__3_n_11),
        .Q(\i_1_reg_92_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry_n_11),
        .Q(\i_1_reg_92_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry_n_10),
        .Q(\i_1_reg_92_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry_n_9),
        .Q(\i_1_reg_92_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry_n_8),
        .Q(\i_1_reg_92_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__0_n_11),
        .Q(\i_1_reg_92_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__0_n_10),
        .Q(\i_1_reg_92_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__0_n_9),
        .Q(\i_1_reg_92_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__0_n_8),
        .Q(\i_1_reg_92_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_920),
        .D(i_1_fu_78_p2_carry__1_n_11),
        .Q(\i_1_reg_92_reg_n_4_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \i_reg_61[17]_i_1 
       (.I0(Q),
        .I1(ResizeStream_U0_ap_start),
        .I2(out_V_V_1_ack_in),
        .I3(ap_CS_fsm_state3),
        .O(i_reg_61));
  LUT2 #(
    .INIT(4'h8)) 
    \i_reg_61[17]_i_2 
       (.I0(out_V_V_1_ack_in),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm1));
  FDRE \i_reg_61_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[0] ),
        .Q(\i_reg_61_reg_n_4_[0] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[10] ),
        .Q(\i_reg_61_reg_n_4_[10] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[11] ),
        .Q(\i_reg_61_reg_n_4_[11] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[12] ),
        .Q(\i_reg_61_reg_n_4_[12] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[13] ),
        .Q(\i_reg_61_reg_n_4_[13] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[14] ),
        .Q(\i_reg_61_reg_n_4_[14] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[15] ),
        .Q(\i_reg_61_reg_n_4_[15] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[16] ),
        .Q(\i_reg_61_reg_n_4_[16] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[17] ),
        .Q(\i_reg_61_reg_n_4_[17] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[1] ),
        .Q(\i_reg_61_reg_n_4_[1] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[2] ),
        .Q(\i_reg_61_reg_n_4_[2] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[3] ),
        .Q(\i_reg_61_reg_n_4_[3] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[4] ),
        .Q(\i_reg_61_reg_n_4_[4] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[5] ),
        .Q(\i_reg_61_reg_n_4_[5] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[6] ),
        .Q(\i_reg_61_reg_n_4_[6] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[7] ),
        .Q(\i_reg_61_reg_n_4_[7] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[8] ),
        .Q(\i_reg_61_reg_n_4_[8] ),
        .R(i_reg_61));
  FDRE \i_reg_61_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_1_reg_92_reg_n_4_[9] ),
        .Q(\i_reg_61_reg_n_4_[9] ),
        .R(i_reg_61));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(out_V_V_1_ack_in),
        .I2(\i_1_reg_92[17]_i_2_n_4 ),
        .O(ResizeStream_U0_ap_ready));
  LUT3 #(
    .INIT(8'h0D)) 
    \out_V_V_1_payload_A[7]_i_1 
       (.I0(\out_V_V_1_state_reg[0]_0 ),
        .I1(out_V_V_1_ack_in),
        .I2(out_V_V_1_sel_wr),
        .O(out_V_V_1_load_A));
  FDRE \out_V_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[0]),
        .Q(out_V_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[1]),
        .Q(out_V_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[2]),
        .Q(out_V_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[3]),
        .Q(out_V_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[4]),
        .Q(out_V_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[5]),
        .Q(out_V_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[6]),
        .Q(out_V_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[7]),
        .Q(out_V_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \out_V_V_1_payload_B[7]_i_1 
       (.I0(\out_V_V_1_state_reg[0]_0 ),
        .I1(out_V_V_1_ack_in),
        .I2(out_V_V_1_sel_wr),
        .O(out_V_V_1_load_B));
  FDRE \out_V_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[0]),
        .Q(out_V_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[1]),
        .Q(out_V_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[2]),
        .Q(out_V_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[3]),
        .Q(out_V_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[4]),
        .Q(out_V_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[5]),
        .Q(out_V_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[6]),
        .Q(out_V_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[7]),
        .Q(out_V_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_V_V_1_sel_rd_i_1
       (.I0(\out_V_V_1_state_reg[0]_0 ),
        .I1(output1_V_V_TREADY),
        .I2(out_V_V_1_sel),
        .O(out_V_V_1_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    out_V_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_V_V_1_sel_rd_i_1_n_4),
        .Q(out_V_V_1_sel),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    out_V_V_1_sel_wr_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(out_V_V_1_sel_wr),
        .O(out_V_V_1_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    out_V_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_V_V_1_sel_wr_i_1_n_4),
        .Q(out_V_V_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'h7050F050)) 
    \out_V_V_1_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(out_V_V_1_ack_in),
        .I2(ap_rst_n),
        .I3(\out_V_V_1_state_reg[0]_0 ),
        .I4(output1_V_V_TREADY),
        .O(\out_V_V_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \out_V_V_1_state[0]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(out_V_V_1_ack_in),
        .I2(outStr_V_V_empty_n),
        .I3(\i_1_reg_92[17]_i_2_n_4 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \out_V_V_1_state[1]_i_1 
       (.I0(out_V_V_1_ack_in),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(output1_V_V_TREADY),
        .I3(\out_V_V_1_state_reg[0]_0 ),
        .O(\out_V_V_1_state[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_V_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_V_V_1_state[0]_i_1_n_4 ),
        .Q(\out_V_V_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_V_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_V_V_1_state[1]_i_1_n_4 ),
        .Q(out_V_V_1_ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output1_V_V_TDATA[0]_INST_0 
       (.I0(out_V_V_1_payload_B[0]),
        .I1(out_V_V_1_payload_A[0]),
        .I2(out_V_V_1_sel),
        .O(output1_V_V_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output1_V_V_TDATA[1]_INST_0 
       (.I0(out_V_V_1_payload_B[1]),
        .I1(out_V_V_1_payload_A[1]),
        .I2(out_V_V_1_sel),
        .O(output1_V_V_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output1_V_V_TDATA[2]_INST_0 
       (.I0(out_V_V_1_payload_B[2]),
        .I1(out_V_V_1_payload_A[2]),
        .I2(out_V_V_1_sel),
        .O(output1_V_V_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output1_V_V_TDATA[3]_INST_0 
       (.I0(out_V_V_1_payload_B[3]),
        .I1(out_V_V_1_payload_A[3]),
        .I2(out_V_V_1_sel),
        .O(output1_V_V_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output1_V_V_TDATA[4]_INST_0 
       (.I0(out_V_V_1_payload_B[4]),
        .I1(out_V_V_1_payload_A[4]),
        .I2(out_V_V_1_sel),
        .O(output1_V_V_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output1_V_V_TDATA[5]_INST_0 
       (.I0(out_V_V_1_payload_B[5]),
        .I1(out_V_V_1_payload_A[5]),
        .I2(out_V_V_1_sel),
        .O(output1_V_V_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output1_V_V_TDATA[6]_INST_0 
       (.I0(out_V_V_1_payload_B[6]),
        .I1(out_V_V_1_payload_A[6]),
        .I2(out_V_V_1_sel),
        .O(output1_V_V_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output1_V_V_TDATA[7]_INST_0 
       (.I0(out_V_V_1_payload_B[7]),
        .I1(out_V_V_1_payload_A[7]),
        .I2(out_V_V_1_sel),
        .O(output1_V_V_TDATA[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResizeStream_1
   (\in_V_V_0_state_reg[1]_0 ,
    start_once_reg,
    Q,
    ResizeStream_1_U0_ap_ready,
    ResizeStream_1_U0_out_V_V_write,
    start_once_reg_reg_0,
    D,
    SR,
    ap_clk,
    cnv_87_V_V_full_n,
    ResizeStream_1_U0_ap_start,
    start_for_Conv1DBuffer_new_U0_full_n,
    input1_V_V_TVALID,
    ap_rst_n,
    input1_V_V_TDATA);
  output \in_V_V_0_state_reg[1]_0 ;
  output start_once_reg;
  output [0:0]Q;
  output ResizeStream_1_U0_ap_ready;
  output ResizeStream_1_U0_out_V_V_write;
  output start_once_reg_reg_0;
  output [7:0]D;
  input [0:0]SR;
  input ap_clk;
  input cnv_87_V_V_full_n;
  input ResizeStream_1_U0_ap_start;
  input start_for_Conv1DBuffer_new_U0_full_n;
  input input1_V_V_TVALID;
  input ap_rst_n;
  input [7:0]input1_V_V_TDATA;

  wire [7:0]D;
  wire [0:0]Q;
  wire ResizeStream_1_U0_ap_ready;
  wire ResizeStream_1_U0_ap_start;
  wire ResizeStream_1_U0_out_V_V_write;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_1__2_n_4 ;
  wire \ap_CS_fsm[1]_i_1__2_n_4 ;
  wire \ap_CS_fsm[2]_i_1__2_n_4 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire cnv_87_V_V_full_n;
  wire [18:0]i_1_fu_78_p2;
  wire i_1_fu_78_p2_carry__0_n_4;
  wire i_1_fu_78_p2_carry__0_n_5;
  wire i_1_fu_78_p2_carry__0_n_6;
  wire i_1_fu_78_p2_carry__0_n_7;
  wire i_1_fu_78_p2_carry__1_n_4;
  wire i_1_fu_78_p2_carry__1_n_5;
  wire i_1_fu_78_p2_carry__1_n_6;
  wire i_1_fu_78_p2_carry__1_n_7;
  wire i_1_fu_78_p2_carry__2_n_4;
  wire i_1_fu_78_p2_carry__2_n_5;
  wire i_1_fu_78_p2_carry__2_n_6;
  wire i_1_fu_78_p2_carry__2_n_7;
  wire i_1_fu_78_p2_carry__3_n_7;
  wire i_1_fu_78_p2_carry_n_4;
  wire i_1_fu_78_p2_carry_n_5;
  wire i_1_fu_78_p2_carry_n_6;
  wire i_1_fu_78_p2_carry_n_7;
  wire [18:0]i_1_reg_92;
  wire [18:0]i_reg_61;
  wire i_reg_61_0;
  wire in_V_V_0_load_A;
  wire in_V_V_0_load_B;
  wire [7:0]in_V_V_0_payload_A;
  wire [7:0]in_V_V_0_payload_B;
  wire in_V_V_0_sel;
  wire in_V_V_0_sel_rd_i_1_n_4;
  wire in_V_V_0_sel_wr;
  wire in_V_V_0_sel_wr_i_1_n_4;
  wire [1:1]in_V_V_0_state;
  wire \in_V_V_0_state[0]_i_1_n_4 ;
  wire \in_V_V_0_state_reg[1]_0 ;
  wire \in_V_V_0_state_reg_n_4_[0] ;
  wire [7:0]input1_V_V_TDATA;
  wire input1_V_V_TVALID;
  wire int_ap_ready_i_2_n_4;
  wire int_ap_ready_i_3_n_4;
  wire int_ap_ready_i_4_n_4;
  wire int_ap_ready_i_5_n_4;
  wire start_for_Conv1DBuffer_new_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_4;
  wire start_once_reg_reg_0;
  wire [3:1]NLW_i_1_fu_78_p2_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_i_1_fu_78_p2_carry__3_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(in_V_V_0_payload_B[0]),
        .I1(in_V_V_0_payload_A[0]),
        .I2(in_V_V_0_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(in_V_V_0_payload_B[1]),
        .I1(in_V_V_0_payload_A[1]),
        .I2(in_V_V_0_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(in_V_V_0_payload_B[2]),
        .I1(in_V_V_0_payload_A[2]),
        .I2(in_V_V_0_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(in_V_V_0_payload_B[3]),
        .I1(in_V_V_0_payload_A[3]),
        .I2(in_V_V_0_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(in_V_V_0_payload_B[4]),
        .I1(in_V_V_0_payload_A[4]),
        .I2(in_V_V_0_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(in_V_V_0_payload_B[5]),
        .I1(in_V_V_0_payload_A[5]),
        .I2(in_V_V_0_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(in_V_V_0_payload_B[6]),
        .I1(in_V_V_0_payload_A[6]),
        .I2(in_V_V_0_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(in_V_V_0_payload_B[7]),
        .I1(in_V_V_0_payload_A[7]),
        .I2(in_V_V_0_sel),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hE0ECE0ECE0ECECEC)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ResizeStream_1_U0_ap_ready),
        .I1(Q),
        .I2(ap_CS_fsm_state2),
        .I3(ResizeStream_1_U0_ap_start),
        .I4(start_for_Conv1DBuffer_new_U0_full_n),
        .I5(start_once_reg),
        .O(\ap_CS_fsm[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E0FFE000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(start_once_reg),
        .I1(start_for_Conv1DBuffer_new_U0_full_n),
        .I2(ResizeStream_1_U0_ap_start),
        .I3(Q),
        .I4(ResizeStream_1_U0_out_V_V_write),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h0000000045555555)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q),
        .I1(ap_CS_fsm_state2),
        .I2(cnv_87_V_V_full_n),
        .I3(ap_CS_fsm_state3),
        .I4(\in_V_V_0_state_reg_n_4_[0] ),
        .I5(ResizeStream_1_U0_ap_ready),
        .O(\ap_CS_fsm[2]_i_1__2_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_4 ),
        .Q(Q),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__2_n_4 ),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__2_n_4 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 i_1_fu_78_p2_carry
       (.CI(1'b0),
        .CO({i_1_fu_78_p2_carry_n_4,i_1_fu_78_p2_carry_n_5,i_1_fu_78_p2_carry_n_6,i_1_fu_78_p2_carry_n_7}),
        .CYINIT(i_reg_61[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_78_p2[4:1]),
        .S(i_reg_61[4:1]));
  CARRY4 i_1_fu_78_p2_carry__0
       (.CI(i_1_fu_78_p2_carry_n_4),
        .CO({i_1_fu_78_p2_carry__0_n_4,i_1_fu_78_p2_carry__0_n_5,i_1_fu_78_p2_carry__0_n_6,i_1_fu_78_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_78_p2[8:5]),
        .S(i_reg_61[8:5]));
  CARRY4 i_1_fu_78_p2_carry__1
       (.CI(i_1_fu_78_p2_carry__0_n_4),
        .CO({i_1_fu_78_p2_carry__1_n_4,i_1_fu_78_p2_carry__1_n_5,i_1_fu_78_p2_carry__1_n_6,i_1_fu_78_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_78_p2[12:9]),
        .S(i_reg_61[12:9]));
  CARRY4 i_1_fu_78_p2_carry__2
       (.CI(i_1_fu_78_p2_carry__1_n_4),
        .CO({i_1_fu_78_p2_carry__2_n_4,i_1_fu_78_p2_carry__2_n_5,i_1_fu_78_p2_carry__2_n_6,i_1_fu_78_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_78_p2[16:13]),
        .S(i_reg_61[16:13]));
  CARRY4 i_1_fu_78_p2_carry__3
       (.CI(i_1_fu_78_p2_carry__2_n_4),
        .CO({NLW_i_1_fu_78_p2_carry__3_CO_UNCONNECTED[3:1],i_1_fu_78_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_1_fu_78_p2_carry__3_O_UNCONNECTED[3:2],i_1_fu_78_p2[18:17]}),
        .S({1'b0,1'b0,i_reg_61[18:17]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_92[0]_i_1 
       (.I0(i_reg_61[0]),
        .O(i_1_fu_78_p2[0]));
  FDRE \i_1_reg_92_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[0]),
        .Q(i_1_reg_92[0]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[10]),
        .Q(i_1_reg_92[10]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[11]),
        .Q(i_1_reg_92[11]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[12]),
        .Q(i_1_reg_92[12]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[13]),
        .Q(i_1_reg_92[13]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[14]),
        .Q(i_1_reg_92[14]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[15]),
        .Q(i_1_reg_92[15]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[16]),
        .Q(i_1_reg_92[16]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[17]),
        .Q(i_1_reg_92[17]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[18]),
        .Q(i_1_reg_92[18]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[1]),
        .Q(i_1_reg_92[1]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[2]),
        .Q(i_1_reg_92[2]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[3]),
        .Q(i_1_reg_92[3]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[4]),
        .Q(i_1_reg_92[4]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[5]),
        .Q(i_1_reg_92[5]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[6]),
        .Q(i_1_reg_92[6]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[7]),
        .Q(i_1_reg_92[7]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[8]),
        .Q(i_1_reg_92[8]),
        .R(1'b0));
  FDRE \i_1_reg_92_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_78_p2[9]),
        .Q(i_1_reg_92[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \i_reg_61[18]_i_1 
       (.I0(Q),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(ResizeStream_1_U0_ap_start),
        .I4(ResizeStream_1_U0_out_V_V_write),
        .O(i_reg_61_0));
  LUT3 #(
    .INIT(8'h80)) 
    \i_reg_61[18]_i_2 
       (.I0(\in_V_V_0_state_reg_n_4_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(cnv_87_V_V_full_n),
        .O(ResizeStream_1_U0_out_V_V_write));
  FDRE \i_reg_61_reg[0] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[0]),
        .Q(i_reg_61[0]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[10] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[10]),
        .Q(i_reg_61[10]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[11] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[11]),
        .Q(i_reg_61[11]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[12] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[12]),
        .Q(i_reg_61[12]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[13] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[13]),
        .Q(i_reg_61[13]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[14] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[14]),
        .Q(i_reg_61[14]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[15] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[15]),
        .Q(i_reg_61[15]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[16] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[16]),
        .Q(i_reg_61[16]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[17] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[17]),
        .Q(i_reg_61[17]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[18] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[18]),
        .Q(i_reg_61[18]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[1] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[1]),
        .Q(i_reg_61[1]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[2] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[2]),
        .Q(i_reg_61[2]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[3] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[3]),
        .Q(i_reg_61[3]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[4] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[4]),
        .Q(i_reg_61[4]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[5] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[5]),
        .Q(i_reg_61[5]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[6] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[6]),
        .Q(i_reg_61[6]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[7] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[7]),
        .Q(i_reg_61[7]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[8] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[8]),
        .Q(i_reg_61[8]),
        .R(i_reg_61_0));
  FDRE \i_reg_61_reg[9] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(i_1_reg_92[9]),
        .Q(i_reg_61[9]),
        .R(i_reg_61_0));
  LUT3 #(
    .INIT(8'h0D)) 
    \in_V_V_0_payload_A[7]_i_1 
       (.I0(\in_V_V_0_state_reg_n_4_[0] ),
        .I1(\in_V_V_0_state_reg[1]_0 ),
        .I2(in_V_V_0_sel_wr),
        .O(in_V_V_0_load_A));
  FDRE \in_V_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[0]),
        .Q(in_V_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[1]),
        .Q(in_V_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[2]),
        .Q(in_V_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[3]),
        .Q(in_V_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[4]),
        .Q(in_V_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[5]),
        .Q(in_V_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[6]),
        .Q(in_V_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[7]),
        .Q(in_V_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \in_V_V_0_payload_B[7]_i_1 
       (.I0(\in_V_V_0_state_reg_n_4_[0] ),
        .I1(\in_V_V_0_state_reg[1]_0 ),
        .I2(in_V_V_0_sel_wr),
        .O(in_V_V_0_load_B));
  FDRE \in_V_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[0]),
        .Q(in_V_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[1]),
        .Q(in_V_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[2]),
        .Q(in_V_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[3]),
        .Q(in_V_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[4]),
        .Q(in_V_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[5]),
        .Q(in_V_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[6]),
        .Q(in_V_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[7]),
        .Q(in_V_V_0_payload_B[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    in_V_V_0_sel_rd_i_1
       (.I0(cnv_87_V_V_full_n),
        .I1(ap_CS_fsm_state3),
        .I2(\in_V_V_0_state_reg_n_4_[0] ),
        .I3(in_V_V_0_sel),
        .O(in_V_V_0_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    in_V_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_V_V_0_sel_rd_i_1_n_4),
        .Q(in_V_V_0_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    in_V_V_0_sel_wr_i_1
       (.I0(\in_V_V_0_state_reg[1]_0 ),
        .I1(input1_V_V_TVALID),
        .I2(in_V_V_0_sel_wr),
        .O(in_V_V_0_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    in_V_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_V_V_0_sel_wr_i_1_n_4),
        .Q(in_V_V_0_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hDFFF000088880000)) 
    \in_V_V_0_state[0]_i_1 
       (.I0(\in_V_V_0_state_reg[1]_0 ),
        .I1(input1_V_V_TVALID),
        .I2(cnv_87_V_V_full_n),
        .I3(ap_CS_fsm_state3),
        .I4(ap_rst_n),
        .I5(\in_V_V_0_state_reg_n_4_[0] ),
        .O(\in_V_V_0_state[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \in_V_V_0_state[1]_i_1 
       (.I0(\in_V_V_0_state_reg_n_4_[0] ),
        .I1(cnv_87_V_V_full_n),
        .I2(ap_CS_fsm_state3),
        .I3(input1_V_V_TVALID),
        .I4(\in_V_V_0_state_reg[1]_0 ),
        .O(in_V_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \in_V_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_V_V_0_state[0]_i_1_n_4 ),
        .Q(\in_V_V_0_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \in_V_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_V_V_0_state),
        .Q(\in_V_V_0_state_reg[1]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_ap_ready_i_1
       (.I0(i_reg_61[2]),
        .I1(i_reg_61[0]),
        .I2(i_reg_61[7]),
        .I3(i_reg_61[4]),
        .I4(int_ap_ready_i_2_n_4),
        .I5(int_ap_ready_i_3_n_4),
        .O(ResizeStream_1_U0_ap_ready));
  LUT5 #(
    .INIT(32'h00100000)) 
    int_ap_ready_i_2
       (.I0(i_reg_61[14]),
        .I1(i_reg_61[15]),
        .I2(i_reg_61[18]),
        .I3(i_reg_61[16]),
        .I4(int_ap_ready_i_4_n_4),
        .O(int_ap_ready_i_2_n_4));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_ap_ready_i_3
       (.I0(i_reg_61[6]),
        .I1(i_reg_61[8]),
        .I2(i_reg_61[13]),
        .I3(i_reg_61[17]),
        .I4(int_ap_ready_i_5_n_4),
        .O(int_ap_ready_i_3_n_4));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_ready_i_4
       (.I0(i_reg_61[12]),
        .I1(i_reg_61[11]),
        .I2(i_reg_61[10]),
        .I3(i_reg_61[9]),
        .O(int_ap_ready_i_4_n_4));
  LUT4 #(
    .INIT(16'h0004)) 
    int_ap_ready_i_5
       (.I0(i_reg_61[1]),
        .I1(ap_CS_fsm_state2),
        .I2(i_reg_61[5]),
        .I3(i_reg_61[3]),
        .O(int_ap_ready_i_5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mOutPtr[1]_i_2__5 
       (.I0(start_once_reg),
        .I1(start_for_Conv1DBuffer_new_U0_full_n),
        .I2(ResizeStream_1_U0_ap_start),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    start_once_reg_i_1__1
       (.I0(ResizeStream_1_U0_ap_ready),
        .I1(ResizeStream_1_U0_ap_start),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(start_once_reg),
        .O(start_once_reg_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_4),
        .Q(start_once_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo
   (start_once_reg_reg_0,
    \tmp_reg_198_reg[0]_0 ,
    shiftReg_ce,
    Q,
    start_once_reg_reg_1,
    \p_1_reg_87_reg[7]_0 ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    start_for_Conv1DBuffer_new_1_U0_full_n,
    StreamingDataWidthCo_U0_ap_start,
    cnv_90PRL_V_V_empty_n,
    cnv_91_V_V_full_n,
    \p_1_reg_87_reg[14]_0 ,
    \p_1_reg_87_reg[14]_1 ,
    int_ap_idle_i_2,
    int_ap_idle_i_2_0,
    int_ap_idle_i_2_1,
    \p_1_reg_87_reg[0]_0 ,
    \p_1_reg_87_reg[0]_1 ,
    D);
  output start_once_reg_reg_0;
  output \tmp_reg_198_reg[0]_0 ;
  output shiftReg_ce;
  output [0:0]Q;
  output start_once_reg_reg_1;
  output [7:0]\p_1_reg_87_reg[7]_0 ;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input start_for_Conv1DBuffer_new_1_U0_full_n;
  input StreamingDataWidthCo_U0_ap_start;
  input cnv_90PRL_V_V_empty_n;
  input cnv_91_V_V_full_n;
  input [14:0]\p_1_reg_87_reg[14]_0 ;
  input [14:0]\p_1_reg_87_reg[14]_1 ;
  input [0:0]int_ap_idle_i_2;
  input [0:0]int_ap_idle_i_2_0;
  input [0:0]int_ap_idle_i_2_1;
  input \p_1_reg_87_reg[0]_0 ;
  input \p_1_reg_87_reg[0]_1 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire StreamingDataWidthCo_U0_ap_start;
  wire \ap_CS_fsm[2]_i_2__1_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_rst_n;
  wire cnv_90PRL_V_V_empty_n;
  wire cnv_91_V_V_full_n;
  wire exitcond_fu_131_p2;
  wire \exitcond_reg_189[0]_i_1_n_4 ;
  wire \exitcond_reg_189[0]_i_3_n_4 ;
  wire \exitcond_reg_189[0]_i_4_n_4 ;
  wire \exitcond_reg_189_reg_n_4_[0] ;
  wire [0:0]int_ap_idle_i_2;
  wire [0:0]int_ap_idle_i_2_0;
  wire [0:0]int_ap_idle_i_2_1;
  wire internal_full_n_reg;
  wire [31:0]o_1_fu_149_p2;
  wire o_reg_990;
  wire \o_reg_99[0]_i_10_n_4 ;
  wire \o_reg_99[0]_i_14_n_4 ;
  wire \o_reg_99[0]_i_15_n_4 ;
  wire \o_reg_99[0]_i_16_n_4 ;
  wire \o_reg_99[0]_i_1_n_4 ;
  wire \o_reg_99[0]_i_3_n_4 ;
  wire \o_reg_99[0]_i_4_n_4 ;
  wire \o_reg_99[0]_i_5_n_4 ;
  wire \o_reg_99[0]_i_6_n_4 ;
  wire [31:0]o_reg_99_reg;
  wire \o_reg_99_reg[0]_i_11_n_4 ;
  wire \o_reg_99_reg[0]_i_11_n_5 ;
  wire \o_reg_99_reg[0]_i_11_n_6 ;
  wire \o_reg_99_reg[0]_i_11_n_7 ;
  wire \o_reg_99_reg[0]_i_12_n_4 ;
  wire \o_reg_99_reg[0]_i_12_n_5 ;
  wire \o_reg_99_reg[0]_i_12_n_6 ;
  wire \o_reg_99_reg[0]_i_12_n_7 ;
  wire \o_reg_99_reg[0]_i_13_n_6 ;
  wire \o_reg_99_reg[0]_i_13_n_7 ;
  wire \o_reg_99_reg[0]_i_17_n_4 ;
  wire \o_reg_99_reg[0]_i_17_n_5 ;
  wire \o_reg_99_reg[0]_i_17_n_6 ;
  wire \o_reg_99_reg[0]_i_17_n_7 ;
  wire \o_reg_99_reg[0]_i_18_n_4 ;
  wire \o_reg_99_reg[0]_i_18_n_5 ;
  wire \o_reg_99_reg[0]_i_18_n_6 ;
  wire \o_reg_99_reg[0]_i_18_n_7 ;
  wire \o_reg_99_reg[0]_i_19_n_4 ;
  wire \o_reg_99_reg[0]_i_19_n_5 ;
  wire \o_reg_99_reg[0]_i_19_n_6 ;
  wire \o_reg_99_reg[0]_i_19_n_7 ;
  wire \o_reg_99_reg[0]_i_2_n_10 ;
  wire \o_reg_99_reg[0]_i_2_n_11 ;
  wire \o_reg_99_reg[0]_i_2_n_4 ;
  wire \o_reg_99_reg[0]_i_2_n_5 ;
  wire \o_reg_99_reg[0]_i_2_n_6 ;
  wire \o_reg_99_reg[0]_i_2_n_7 ;
  wire \o_reg_99_reg[0]_i_2_n_8 ;
  wire \o_reg_99_reg[0]_i_2_n_9 ;
  wire \o_reg_99_reg[0]_i_8_n_4 ;
  wire \o_reg_99_reg[0]_i_8_n_5 ;
  wire \o_reg_99_reg[0]_i_8_n_6 ;
  wire \o_reg_99_reg[0]_i_8_n_7 ;
  wire \o_reg_99_reg[0]_i_9_n_4 ;
  wire \o_reg_99_reg[0]_i_9_n_5 ;
  wire \o_reg_99_reg[0]_i_9_n_6 ;
  wire \o_reg_99_reg[0]_i_9_n_7 ;
  wire \o_reg_99_reg[12]_i_1_n_10 ;
  wire \o_reg_99_reg[12]_i_1_n_11 ;
  wire \o_reg_99_reg[12]_i_1_n_4 ;
  wire \o_reg_99_reg[12]_i_1_n_5 ;
  wire \o_reg_99_reg[12]_i_1_n_6 ;
  wire \o_reg_99_reg[12]_i_1_n_7 ;
  wire \o_reg_99_reg[12]_i_1_n_8 ;
  wire \o_reg_99_reg[12]_i_1_n_9 ;
  wire \o_reg_99_reg[16]_i_1_n_10 ;
  wire \o_reg_99_reg[16]_i_1_n_11 ;
  wire \o_reg_99_reg[16]_i_1_n_4 ;
  wire \o_reg_99_reg[16]_i_1_n_5 ;
  wire \o_reg_99_reg[16]_i_1_n_6 ;
  wire \o_reg_99_reg[16]_i_1_n_7 ;
  wire \o_reg_99_reg[16]_i_1_n_8 ;
  wire \o_reg_99_reg[16]_i_1_n_9 ;
  wire \o_reg_99_reg[20]_i_1_n_10 ;
  wire \o_reg_99_reg[20]_i_1_n_11 ;
  wire \o_reg_99_reg[20]_i_1_n_4 ;
  wire \o_reg_99_reg[20]_i_1_n_5 ;
  wire \o_reg_99_reg[20]_i_1_n_6 ;
  wire \o_reg_99_reg[20]_i_1_n_7 ;
  wire \o_reg_99_reg[20]_i_1_n_8 ;
  wire \o_reg_99_reg[20]_i_1_n_9 ;
  wire \o_reg_99_reg[24]_i_1_n_10 ;
  wire \o_reg_99_reg[24]_i_1_n_11 ;
  wire \o_reg_99_reg[24]_i_1_n_4 ;
  wire \o_reg_99_reg[24]_i_1_n_5 ;
  wire \o_reg_99_reg[24]_i_1_n_6 ;
  wire \o_reg_99_reg[24]_i_1_n_7 ;
  wire \o_reg_99_reg[24]_i_1_n_8 ;
  wire \o_reg_99_reg[24]_i_1_n_9 ;
  wire \o_reg_99_reg[28]_i_1_n_10 ;
  wire \o_reg_99_reg[28]_i_1_n_11 ;
  wire \o_reg_99_reg[28]_i_1_n_5 ;
  wire \o_reg_99_reg[28]_i_1_n_6 ;
  wire \o_reg_99_reg[28]_i_1_n_7 ;
  wire \o_reg_99_reg[28]_i_1_n_8 ;
  wire \o_reg_99_reg[28]_i_1_n_9 ;
  wire \o_reg_99_reg[4]_i_1_n_10 ;
  wire \o_reg_99_reg[4]_i_1_n_11 ;
  wire \o_reg_99_reg[4]_i_1_n_4 ;
  wire \o_reg_99_reg[4]_i_1_n_5 ;
  wire \o_reg_99_reg[4]_i_1_n_6 ;
  wire \o_reg_99_reg[4]_i_1_n_7 ;
  wire \o_reg_99_reg[4]_i_1_n_8 ;
  wire \o_reg_99_reg[4]_i_1_n_9 ;
  wire \o_reg_99_reg[8]_i_1_n_10 ;
  wire \o_reg_99_reg[8]_i_1_n_11 ;
  wire \o_reg_99_reg[8]_i_1_n_4 ;
  wire \o_reg_99_reg[8]_i_1_n_5 ;
  wire \o_reg_99_reg[8]_i_1_n_6 ;
  wire \o_reg_99_reg[8]_i_1_n_7 ;
  wire \o_reg_99_reg[8]_i_1_n_8 ;
  wire \o_reg_99_reg[8]_i_1_n_9 ;
  wire [22:8]p_1_reg_87;
  wire \p_1_reg_87[0]_i_1_n_4 ;
  wire \p_1_reg_87[10]_i_1_n_4 ;
  wire \p_1_reg_87[11]_i_1_n_4 ;
  wire \p_1_reg_87[12]_i_1_n_4 ;
  wire \p_1_reg_87[13]_i_1_n_4 ;
  wire \p_1_reg_87[14]_i_1_n_4 ;
  wire \p_1_reg_87[14]_i_2_n_4 ;
  wire \p_1_reg_87[14]_i_3__0_n_4 ;
  wire \p_1_reg_87[14]_i_4__0_n_4 ;
  wire \p_1_reg_87[1]_i_1_n_4 ;
  wire \p_1_reg_87[22]_i_1_n_4 ;
  wire \p_1_reg_87[2]_i_1_n_4 ;
  wire \p_1_reg_87[3]_i_1_n_4 ;
  wire \p_1_reg_87[4]_i_1_n_4 ;
  wire \p_1_reg_87[5]_i_1_n_4 ;
  wire \p_1_reg_87[6]_i_1_n_4 ;
  wire \p_1_reg_87[7]_i_1_n_4 ;
  wire \p_1_reg_87[8]_i_1_n_4 ;
  wire \p_1_reg_87[9]_i_1_n_4 ;
  wire \p_1_reg_87_reg[0]_0 ;
  wire \p_1_reg_87_reg[0]_1 ;
  wire [14:0]\p_1_reg_87_reg[14]_0 ;
  wire [14:0]\p_1_reg_87_reg[14]_1 ;
  wire [7:0]\p_1_reg_87_reg[7]_0 ;
  wire shiftReg_ce;
  wire start_for_Conv1DBuffer_new_1_U0_full_n;
  wire start_once_reg_i_1__4_n_4;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire t_reg_110;
  wire \t_reg_110[0]_i_5_n_4 ;
  wire \t_reg_110[0]_i_6_n_4 ;
  wire \t_reg_110[0]_i_7_n_4 ;
  wire \t_reg_110[0]_i_8_n_4 ;
  wire \t_reg_110[0]_i_9_n_4 ;
  wire [17:0]t_reg_110_reg;
  wire \t_reg_110_reg[0]_i_3_n_10 ;
  wire \t_reg_110_reg[0]_i_3_n_11 ;
  wire \t_reg_110_reg[0]_i_3_n_4 ;
  wire \t_reg_110_reg[0]_i_3_n_5 ;
  wire \t_reg_110_reg[0]_i_3_n_6 ;
  wire \t_reg_110_reg[0]_i_3_n_7 ;
  wire \t_reg_110_reg[0]_i_3_n_8 ;
  wire \t_reg_110_reg[0]_i_3_n_9 ;
  wire \t_reg_110_reg[12]_i_1_n_10 ;
  wire \t_reg_110_reg[12]_i_1_n_11 ;
  wire \t_reg_110_reg[12]_i_1_n_4 ;
  wire \t_reg_110_reg[12]_i_1_n_5 ;
  wire \t_reg_110_reg[12]_i_1_n_6 ;
  wire \t_reg_110_reg[12]_i_1_n_7 ;
  wire \t_reg_110_reg[12]_i_1_n_8 ;
  wire \t_reg_110_reg[12]_i_1_n_9 ;
  wire \t_reg_110_reg[16]_i_1_n_10 ;
  wire \t_reg_110_reg[16]_i_1_n_11 ;
  wire \t_reg_110_reg[16]_i_1_n_7 ;
  wire \t_reg_110_reg[4]_i_1_n_10 ;
  wire \t_reg_110_reg[4]_i_1_n_11 ;
  wire \t_reg_110_reg[4]_i_1_n_4 ;
  wire \t_reg_110_reg[4]_i_1_n_5 ;
  wire \t_reg_110_reg[4]_i_1_n_6 ;
  wire \t_reg_110_reg[4]_i_1_n_7 ;
  wire \t_reg_110_reg[4]_i_1_n_8 ;
  wire \t_reg_110_reg[4]_i_1_n_9 ;
  wire \t_reg_110_reg[8]_i_1_n_10 ;
  wire \t_reg_110_reg[8]_i_1_n_11 ;
  wire \t_reg_110_reg[8]_i_1_n_4 ;
  wire \t_reg_110_reg[8]_i_1_n_5 ;
  wire \t_reg_110_reg[8]_i_1_n_6 ;
  wire \t_reg_110_reg[8]_i_1_n_7 ;
  wire \t_reg_110_reg[8]_i_1_n_8 ;
  wire \t_reg_110_reg[8]_i_1_n_9 ;
  wire tmp_reg_1980;
  wire \tmp_reg_198[0]_i_1_n_4 ;
  wire \tmp_reg_198[0]_i_2_n_4 ;
  wire \tmp_reg_198[0]_i_3_n_4 ;
  wire \tmp_reg_198[0]_i_4_n_4 ;
  wire \tmp_reg_198[0]_i_5_n_4 ;
  wire \tmp_reg_198[0]_i_6_n_4 ;
  wire \tmp_reg_198[0]_i_7_n_4 ;
  wire \tmp_reg_198[0]_i_8_n_4 ;
  wire \tmp_reg_198[0]_i_9_n_4 ;
  wire \tmp_reg_198_reg[0]_0 ;
  wire [3:2]\NLW_o_reg_99_reg[0]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_99_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_99_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_t_reg_110_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_reg_110_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2020002000000000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_189_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_198_reg[0]_0 ),
        .I4(cnv_90PRL_V_V_empty_n),
        .I5(cnv_91_V_V_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000000BFBFBFFF)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .I3(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I4(start_once_reg_reg_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFDFDFD00)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[2]_i_2__1_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_NS_fsm18_out),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2__1_n_4 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h5555755575757575)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(exitcond_fu_131_p2),
        .I1(\exitcond_reg_189_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_198_reg[0]_0 ),
        .I4(cnv_90PRL_V_V_empty_n),
        .I5(cnv_91_V_V_full_n),
        .O(\ap_CS_fsm[2]_i_2__1_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(SR));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm18_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2__1_n_4 ),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h808080800000AA00)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[2]_i_2__1_n_4 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_NS_fsm18_out),
        .I5(\exitcond_reg_189[0]_i_3_n_4 ),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_reg_189[0]_i_1 
       (.I0(exitcond_fu_131_p2),
        .I1(\exitcond_reg_189[0]_i_3_n_4 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_reg_189_reg_n_4_[0] ),
        .O(\exitcond_reg_189[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \exitcond_reg_189[0]_i_2 
       (.I0(t_reg_110_reg[1]),
        .I1(t_reg_110_reg[0]),
        .I2(t_reg_110_reg[3]),
        .I3(t_reg_110_reg[2]),
        .I4(\exitcond_reg_189[0]_i_4_n_4 ),
        .I5(\t_reg_110[0]_i_6_n_4 ),
        .O(exitcond_fu_131_p2));
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    \exitcond_reg_189[0]_i_3 
       (.I0(cnv_91_V_V_full_n),
        .I1(cnv_90PRL_V_V_empty_n),
        .I2(\tmp_reg_198_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\exitcond_reg_189_reg_n_4_[0] ),
        .O(\exitcond_reg_189[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \exitcond_reg_189[0]_i_4 
       (.I0(t_reg_110_reg[4]),
        .I1(t_reg_110_reg[5]),
        .I2(t_reg_110_reg[6]),
        .I3(t_reg_110_reg[7]),
        .I4(\t_reg_110[0]_i_7_n_4 ),
        .O(\exitcond_reg_189[0]_i_4_n_4 ));
  FDRE \exitcond_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_189[0]_i_1_n_4 ),
        .Q(\exitcond_reg_189_reg_n_4_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    int_ap_idle_i_7
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(int_ap_idle_i_2),
        .I2(int_ap_idle_i_2_0),
        .I3(int_ap_idle_i_2_1),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    internal_full_n_i_2__4
       (.I0(cnv_91_V_V_full_n),
        .I1(cnv_90PRL_V_V_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\exitcond_reg_189_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\tmp_reg_198_reg[0]_0 ),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_3__1
       (.I0(Q),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mOutPtr[1]_i_2__6 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .O(start_once_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \o_reg_99[0]_i_1 
       (.I0(\o_reg_99[0]_i_3_n_4 ),
        .I1(\o_reg_99[0]_i_4_n_4 ),
        .I2(\o_reg_99[0]_i_5_n_4 ),
        .I3(\o_reg_99[0]_i_6_n_4 ),
        .I4(o_reg_990),
        .I5(t_reg_110),
        .O(\o_reg_99[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_reg_99[0]_i_10 
       (.I0(o_1_fu_149_p2[13]),
        .I1(o_1_fu_149_p2[11]),
        .I2(o_1_fu_149_p2[9]),
        .I3(o_1_fu_149_p2[7]),
        .O(\o_reg_99[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_reg_99[0]_i_14 
       (.I0(o_1_fu_149_p2[20]),
        .I1(o_1_fu_149_p2[18]),
        .I2(o_1_fu_149_p2[17]),
        .I3(o_1_fu_149_p2[15]),
        .O(\o_reg_99[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_reg_99[0]_i_15 
       (.I0(o_1_fu_149_p2[25]),
        .I1(o_1_fu_149_p2[24]),
        .I2(o_1_fu_149_p2[22]),
        .I3(o_1_fu_149_p2[19]),
        .O(\o_reg_99[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_reg_99[0]_i_16 
       (.I0(o_1_fu_149_p2[16]),
        .I1(o_1_fu_149_p2[14]),
        .I2(o_1_fu_149_p2[12]),
        .I3(o_1_fu_149_p2[10]),
        .O(\o_reg_99[0]_i_16_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \o_reg_99[0]_i_3 
       (.I0(o_1_fu_149_p2[4]),
        .I1(o_1_fu_149_p2[5]),
        .I2(o_1_fu_149_p2[1]),
        .I3(o_1_fu_149_p2[3]),
        .I4(\o_reg_99[0]_i_10_n_4 ),
        .O(\o_reg_99[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \o_reg_99[0]_i_4 
       (.I0(o_1_fu_149_p2[21]),
        .I1(o_1_fu_149_p2[23]),
        .I2(o_1_fu_149_p2[27]),
        .I3(o_1_fu_149_p2[30]),
        .I4(\o_reg_99[0]_i_14_n_4 ),
        .O(\o_reg_99[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \o_reg_99[0]_i_5 
       (.I0(o_1_fu_149_p2[26]),
        .I1(o_1_fu_149_p2[28]),
        .I2(o_1_fu_149_p2[29]),
        .I3(o_1_fu_149_p2[31]),
        .I4(\o_reg_99[0]_i_15_n_4 ),
        .O(\o_reg_99[0]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \o_reg_99[0]_i_6 
       (.I0(o_1_fu_149_p2[6]),
        .I1(o_1_fu_149_p2[8]),
        .I2(o_reg_99_reg[0]),
        .I3(o_1_fu_149_p2[2]),
        .I4(\o_reg_99[0]_i_16_n_4 ),
        .O(\o_reg_99[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o_reg_99[0]_i_7__0 
       (.I0(o_reg_99_reg[0]),
        .O(o_1_fu_149_p2[0]));
  FDRE \o_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[0]_i_2_n_11 ),
        .Q(o_reg_99_reg[0]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  CARRY4 \o_reg_99_reg[0]_i_11 
       (.CI(\o_reg_99_reg[0]_i_19_n_4 ),
        .CO({\o_reg_99_reg[0]_i_11_n_4 ,\o_reg_99_reg[0]_i_11_n_5 ,\o_reg_99_reg[0]_i_11_n_6 ,\o_reg_99_reg[0]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_149_p2[24:21]),
        .S(o_reg_99_reg[24:21]));
  CARRY4 \o_reg_99_reg[0]_i_12 
       (.CI(\o_reg_99_reg[0]_i_11_n_4 ),
        .CO({\o_reg_99_reg[0]_i_12_n_4 ,\o_reg_99_reg[0]_i_12_n_5 ,\o_reg_99_reg[0]_i_12_n_6 ,\o_reg_99_reg[0]_i_12_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_149_p2[28:25]),
        .S(o_reg_99_reg[28:25]));
  CARRY4 \o_reg_99_reg[0]_i_13 
       (.CI(\o_reg_99_reg[0]_i_12_n_4 ),
        .CO({\NLW_o_reg_99_reg[0]_i_13_CO_UNCONNECTED [3:2],\o_reg_99_reg[0]_i_13_n_6 ,\o_reg_99_reg[0]_i_13_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_reg_99_reg[0]_i_13_O_UNCONNECTED [3],o_1_fu_149_p2[31:29]}),
        .S({1'b0,o_reg_99_reg[31:29]}));
  CARRY4 \o_reg_99_reg[0]_i_17 
       (.CI(\o_reg_99_reg[0]_i_18_n_4 ),
        .CO({\o_reg_99_reg[0]_i_17_n_4 ,\o_reg_99_reg[0]_i_17_n_5 ,\o_reg_99_reg[0]_i_17_n_6 ,\o_reg_99_reg[0]_i_17_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_149_p2[16:13]),
        .S(o_reg_99_reg[16:13]));
  CARRY4 \o_reg_99_reg[0]_i_18 
       (.CI(\o_reg_99_reg[0]_i_9_n_4 ),
        .CO({\o_reg_99_reg[0]_i_18_n_4 ,\o_reg_99_reg[0]_i_18_n_5 ,\o_reg_99_reg[0]_i_18_n_6 ,\o_reg_99_reg[0]_i_18_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_149_p2[12:9]),
        .S(o_reg_99_reg[12:9]));
  CARRY4 \o_reg_99_reg[0]_i_19 
       (.CI(\o_reg_99_reg[0]_i_17_n_4 ),
        .CO({\o_reg_99_reg[0]_i_19_n_4 ,\o_reg_99_reg[0]_i_19_n_5 ,\o_reg_99_reg[0]_i_19_n_6 ,\o_reg_99_reg[0]_i_19_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_149_p2[20:17]),
        .S(o_reg_99_reg[20:17]));
  CARRY4 \o_reg_99_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_reg_99_reg[0]_i_2_n_4 ,\o_reg_99_reg[0]_i_2_n_5 ,\o_reg_99_reg[0]_i_2_n_6 ,\o_reg_99_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_reg_99_reg[0]_i_2_n_8 ,\o_reg_99_reg[0]_i_2_n_9 ,\o_reg_99_reg[0]_i_2_n_10 ,\o_reg_99_reg[0]_i_2_n_11 }),
        .S({o_reg_99_reg[3:1],o_1_fu_149_p2[0]}));
  CARRY4 \o_reg_99_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\o_reg_99_reg[0]_i_8_n_4 ,\o_reg_99_reg[0]_i_8_n_5 ,\o_reg_99_reg[0]_i_8_n_6 ,\o_reg_99_reg[0]_i_8_n_7 }),
        .CYINIT(o_reg_99_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_149_p2[4:1]),
        .S(o_reg_99_reg[4:1]));
  CARRY4 \o_reg_99_reg[0]_i_9 
       (.CI(\o_reg_99_reg[0]_i_8_n_4 ),
        .CO({\o_reg_99_reg[0]_i_9_n_4 ,\o_reg_99_reg[0]_i_9_n_5 ,\o_reg_99_reg[0]_i_9_n_6 ,\o_reg_99_reg[0]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_149_p2[8:5]),
        .S(o_reg_99_reg[8:5]));
  FDRE \o_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[8]_i_1_n_9 ),
        .Q(o_reg_99_reg[10]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[8]_i_1_n_8 ),
        .Q(o_reg_99_reg[11]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[12]_i_1_n_11 ),
        .Q(o_reg_99_reg[12]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  CARRY4 \o_reg_99_reg[12]_i_1 
       (.CI(\o_reg_99_reg[8]_i_1_n_4 ),
        .CO({\o_reg_99_reg[12]_i_1_n_4 ,\o_reg_99_reg[12]_i_1_n_5 ,\o_reg_99_reg[12]_i_1_n_6 ,\o_reg_99_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[12]_i_1_n_8 ,\o_reg_99_reg[12]_i_1_n_9 ,\o_reg_99_reg[12]_i_1_n_10 ,\o_reg_99_reg[12]_i_1_n_11 }),
        .S(o_reg_99_reg[15:12]));
  FDRE \o_reg_99_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[12]_i_1_n_10 ),
        .Q(o_reg_99_reg[13]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[12]_i_1_n_9 ),
        .Q(o_reg_99_reg[14]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[12]_i_1_n_8 ),
        .Q(o_reg_99_reg[15]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[16]_i_1_n_11 ),
        .Q(o_reg_99_reg[16]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  CARRY4 \o_reg_99_reg[16]_i_1 
       (.CI(\o_reg_99_reg[12]_i_1_n_4 ),
        .CO({\o_reg_99_reg[16]_i_1_n_4 ,\o_reg_99_reg[16]_i_1_n_5 ,\o_reg_99_reg[16]_i_1_n_6 ,\o_reg_99_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[16]_i_1_n_8 ,\o_reg_99_reg[16]_i_1_n_9 ,\o_reg_99_reg[16]_i_1_n_10 ,\o_reg_99_reg[16]_i_1_n_11 }),
        .S(o_reg_99_reg[19:16]));
  FDRE \o_reg_99_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[16]_i_1_n_10 ),
        .Q(o_reg_99_reg[17]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[16]_i_1_n_9 ),
        .Q(o_reg_99_reg[18]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[19] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[16]_i_1_n_8 ),
        .Q(o_reg_99_reg[19]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[0]_i_2_n_10 ),
        .Q(o_reg_99_reg[1]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[20] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[20]_i_1_n_11 ),
        .Q(o_reg_99_reg[20]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  CARRY4 \o_reg_99_reg[20]_i_1 
       (.CI(\o_reg_99_reg[16]_i_1_n_4 ),
        .CO({\o_reg_99_reg[20]_i_1_n_4 ,\o_reg_99_reg[20]_i_1_n_5 ,\o_reg_99_reg[20]_i_1_n_6 ,\o_reg_99_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[20]_i_1_n_8 ,\o_reg_99_reg[20]_i_1_n_9 ,\o_reg_99_reg[20]_i_1_n_10 ,\o_reg_99_reg[20]_i_1_n_11 }),
        .S(o_reg_99_reg[23:20]));
  FDRE \o_reg_99_reg[21] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[20]_i_1_n_10 ),
        .Q(o_reg_99_reg[21]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[22] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[20]_i_1_n_9 ),
        .Q(o_reg_99_reg[22]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[23] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[20]_i_1_n_8 ),
        .Q(o_reg_99_reg[23]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[24] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[24]_i_1_n_11 ),
        .Q(o_reg_99_reg[24]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  CARRY4 \o_reg_99_reg[24]_i_1 
       (.CI(\o_reg_99_reg[20]_i_1_n_4 ),
        .CO({\o_reg_99_reg[24]_i_1_n_4 ,\o_reg_99_reg[24]_i_1_n_5 ,\o_reg_99_reg[24]_i_1_n_6 ,\o_reg_99_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[24]_i_1_n_8 ,\o_reg_99_reg[24]_i_1_n_9 ,\o_reg_99_reg[24]_i_1_n_10 ,\o_reg_99_reg[24]_i_1_n_11 }),
        .S(o_reg_99_reg[27:24]));
  FDRE \o_reg_99_reg[25] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[24]_i_1_n_10 ),
        .Q(o_reg_99_reg[25]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[26] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[24]_i_1_n_9 ),
        .Q(o_reg_99_reg[26]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[27] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[24]_i_1_n_8 ),
        .Q(o_reg_99_reg[27]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[28] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[28]_i_1_n_11 ),
        .Q(o_reg_99_reg[28]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  CARRY4 \o_reg_99_reg[28]_i_1 
       (.CI(\o_reg_99_reg[24]_i_1_n_4 ),
        .CO({\NLW_o_reg_99_reg[28]_i_1_CO_UNCONNECTED [3],\o_reg_99_reg[28]_i_1_n_5 ,\o_reg_99_reg[28]_i_1_n_6 ,\o_reg_99_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[28]_i_1_n_8 ,\o_reg_99_reg[28]_i_1_n_9 ,\o_reg_99_reg[28]_i_1_n_10 ,\o_reg_99_reg[28]_i_1_n_11 }),
        .S(o_reg_99_reg[31:28]));
  FDRE \o_reg_99_reg[29] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[28]_i_1_n_10 ),
        .Q(o_reg_99_reg[29]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[0]_i_2_n_9 ),
        .Q(o_reg_99_reg[2]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[30] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[28]_i_1_n_9 ),
        .Q(o_reg_99_reg[30]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[31] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[28]_i_1_n_8 ),
        .Q(o_reg_99_reg[31]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[0]_i_2_n_8 ),
        .Q(o_reg_99_reg[3]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[4]_i_1_n_11 ),
        .Q(o_reg_99_reg[4]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  CARRY4 \o_reg_99_reg[4]_i_1 
       (.CI(\o_reg_99_reg[0]_i_2_n_4 ),
        .CO({\o_reg_99_reg[4]_i_1_n_4 ,\o_reg_99_reg[4]_i_1_n_5 ,\o_reg_99_reg[4]_i_1_n_6 ,\o_reg_99_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[4]_i_1_n_8 ,\o_reg_99_reg[4]_i_1_n_9 ,\o_reg_99_reg[4]_i_1_n_10 ,\o_reg_99_reg[4]_i_1_n_11 }),
        .S(o_reg_99_reg[7:4]));
  FDRE \o_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[4]_i_1_n_10 ),
        .Q(o_reg_99_reg[5]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[4]_i_1_n_9 ),
        .Q(o_reg_99_reg[6]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[4]_i_1_n_8 ),
        .Q(o_reg_99_reg[7]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  FDRE \o_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[8]_i_1_n_11 ),
        .Q(o_reg_99_reg[8]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  CARRY4 \o_reg_99_reg[8]_i_1 
       (.CI(\o_reg_99_reg[4]_i_1_n_4 ),
        .CO({\o_reg_99_reg[8]_i_1_n_4 ,\o_reg_99_reg[8]_i_1_n_5 ,\o_reg_99_reg[8]_i_1_n_6 ,\o_reg_99_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[8]_i_1_n_8 ,\o_reg_99_reg[8]_i_1_n_9 ,\o_reg_99_reg[8]_i_1_n_10 ,\o_reg_99_reg[8]_i_1_n_11 }),
        .S(o_reg_99_reg[11:8]));
  FDRE \o_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[8]_i_1_n_10 ),
        .Q(o_reg_99_reg[9]),
        .R(\o_reg_99[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[0]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[8]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [0]),
        .I4(\p_1_reg_87_reg[14]_1 [0]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[10]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[18]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [10]),
        .I4(\p_1_reg_87_reg[14]_1 [10]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[10]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[11]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[19]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [11]),
        .I4(\p_1_reg_87_reg[14]_1 [11]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[11]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[12]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[20]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [12]),
        .I4(\p_1_reg_87_reg[14]_1 [12]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[12]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[13]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[21]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [13]),
        .I4(\p_1_reg_87_reg[14]_1 [13]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[13]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[14]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[22]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [14]),
        .I4(\p_1_reg_87_reg[14]_1 [14]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[14]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \p_1_reg_87[14]_i_2 
       (.I0(cnv_91_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_189_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\tmp_reg_198_reg[0]_0 ),
        .O(\p_1_reg_87[14]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \p_1_reg_87[14]_i_3__0 
       (.I0(\tmp_reg_198_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\p_1_reg_87_reg[0]_0 ),
        .I3(\p_1_reg_87_reg[0]_1 ),
        .O(\p_1_reg_87[14]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \p_1_reg_87[14]_i_4__0 
       (.I0(\tmp_reg_198_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\p_1_reg_87_reg[0]_0 ),
        .I3(\p_1_reg_87_reg[0]_1 ),
        .O(\p_1_reg_87[14]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[1]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[9]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [1]),
        .I4(\p_1_reg_87_reg[14]_1 [1]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    \p_1_reg_87[22]_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(shiftReg_ce),
        .O(\p_1_reg_87[22]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[2]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[10]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [2]),
        .I4(\p_1_reg_87_reg[14]_1 [2]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[3]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[11]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [3]),
        .I4(\p_1_reg_87_reg[14]_1 [3]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[4]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[12]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [4]),
        .I4(\p_1_reg_87_reg[14]_1 [4]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[5]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[13]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [5]),
        .I4(\p_1_reg_87_reg[14]_1 [5]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[6]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[14]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [6]),
        .I4(\p_1_reg_87_reg[14]_1 [6]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[7]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[15]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [7]),
        .I4(\p_1_reg_87_reg[14]_1 [7]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[8]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[16]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [8]),
        .I4(\p_1_reg_87_reg[14]_1 [8]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[9]_i_1 
       (.I0(\p_1_reg_87[14]_i_2_n_4 ),
        .I1(p_1_reg_87[17]),
        .I2(\p_1_reg_87[14]_i_3__0_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [9]),
        .I4(\p_1_reg_87_reg[14]_1 [9]),
        .I5(\p_1_reg_87[14]_i_4__0_n_4 ),
        .O(\p_1_reg_87[9]_i_1_n_4 ));
  FDRE \p_1_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[0]_i_1_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[10] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[10]_i_1_n_4 ),
        .Q(p_1_reg_87[10]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[11] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[11]_i_1_n_4 ),
        .Q(p_1_reg_87[11]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[12] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[12]_i_1_n_4 ),
        .Q(p_1_reg_87[12]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[13] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[13]_i_1_n_4 ),
        .Q(p_1_reg_87[13]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[14] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[14]_i_1_n_4 ),
        .Q(p_1_reg_87[14]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[15] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(D[0]),
        .Q(p_1_reg_87[15]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[16] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(D[1]),
        .Q(p_1_reg_87[16]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[17] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(D[2]),
        .Q(p_1_reg_87[17]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[18] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(D[3]),
        .Q(p_1_reg_87[18]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[19] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(D[4]),
        .Q(p_1_reg_87[19]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[1] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[1]_i_1_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[20] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(D[5]),
        .Q(p_1_reg_87[20]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[21] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(D[6]),
        .Q(p_1_reg_87[21]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[22] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(D[7]),
        .Q(p_1_reg_87[22]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[2] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[2]_i_1_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[3] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[3]_i_1_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[4] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[4]_i_1_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[5] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[5]_i_1_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[6] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[6]_i_1_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[7] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[7]_i_1_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[8] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[8]_i_1_n_4 ),
        .Q(p_1_reg_87[8]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[9] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1_n_4 ),
        .D(\p_1_reg_87[9]_i_1_n_4 ),
        .Q(p_1_reg_87[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    start_once_reg_i_1__4
       (.I0(Q),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(start_once_reg_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__4_n_4),
        .Q(start_once_reg_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \t_reg_110[0]_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(o_reg_990),
        .O(t_reg_110));
  LUT2 #(
    .INIT(4'h8)) 
    \t_reg_110[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1980),
        .O(o_reg_990));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \t_reg_110[0]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_189[0]_i_3_n_4 ),
        .I2(\t_reg_110[0]_i_6_n_4 ),
        .I3(\t_reg_110[0]_i_7_n_4 ),
        .I4(\t_reg_110[0]_i_8_n_4 ),
        .I5(\t_reg_110[0]_i_9_n_4 ),
        .O(tmp_reg_1980));
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_110[0]_i_5 
       (.I0(t_reg_110_reg[0]),
        .O(\t_reg_110[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \t_reg_110[0]_i_6 
       (.I0(t_reg_110_reg[12]),
        .I1(t_reg_110_reg[13]),
        .I2(t_reg_110_reg[14]),
        .I3(t_reg_110_reg[15]),
        .I4(t_reg_110_reg[16]),
        .I5(t_reg_110_reg[17]),
        .O(\t_reg_110[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \t_reg_110[0]_i_7 
       (.I0(t_reg_110_reg[11]),
        .I1(t_reg_110_reg[10]),
        .I2(t_reg_110_reg[9]),
        .I3(t_reg_110_reg[8]),
        .O(\t_reg_110[0]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \t_reg_110[0]_i_8 
       (.I0(t_reg_110_reg[7]),
        .I1(t_reg_110_reg[6]),
        .I2(t_reg_110_reg[5]),
        .I3(t_reg_110_reg[4]),
        .O(\t_reg_110[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \t_reg_110[0]_i_9 
       (.I0(t_reg_110_reg[1]),
        .I1(t_reg_110_reg[0]),
        .I2(t_reg_110_reg[3]),
        .I3(t_reg_110_reg[2]),
        .O(\t_reg_110[0]_i_9_n_4 ));
  FDRE \t_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[0]_i_3_n_11 ),
        .Q(t_reg_110_reg[0]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_reg_110_reg[0]_i_3_n_4 ,\t_reg_110_reg[0]_i_3_n_5 ,\t_reg_110_reg[0]_i_3_n_6 ,\t_reg_110_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_reg_110_reg[0]_i_3_n_8 ,\t_reg_110_reg[0]_i_3_n_9 ,\t_reg_110_reg[0]_i_3_n_10 ,\t_reg_110_reg[0]_i_3_n_11 }),
        .S({t_reg_110_reg[3:1],\t_reg_110[0]_i_5_n_4 }));
  FDRE \t_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[8]_i_1_n_9 ),
        .Q(t_reg_110_reg[10]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[8]_i_1_n_8 ),
        .Q(t_reg_110_reg[11]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[12]_i_1_n_11 ),
        .Q(t_reg_110_reg[12]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[12]_i_1 
       (.CI(\t_reg_110_reg[8]_i_1_n_4 ),
        .CO({\t_reg_110_reg[12]_i_1_n_4 ,\t_reg_110_reg[12]_i_1_n_5 ,\t_reg_110_reg[12]_i_1_n_6 ,\t_reg_110_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_110_reg[12]_i_1_n_8 ,\t_reg_110_reg[12]_i_1_n_9 ,\t_reg_110_reg[12]_i_1_n_10 ,\t_reg_110_reg[12]_i_1_n_11 }),
        .S(t_reg_110_reg[15:12]));
  FDRE \t_reg_110_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[12]_i_1_n_10 ),
        .Q(t_reg_110_reg[13]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[12]_i_1_n_9 ),
        .Q(t_reg_110_reg[14]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[12]_i_1_n_8 ),
        .Q(t_reg_110_reg[15]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[16]_i_1_n_11 ),
        .Q(t_reg_110_reg[16]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[16]_i_1 
       (.CI(\t_reg_110_reg[12]_i_1_n_4 ),
        .CO({\NLW_t_reg_110_reg[16]_i_1_CO_UNCONNECTED [3:1],\t_reg_110_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_reg_110_reg[16]_i_1_O_UNCONNECTED [3:2],\t_reg_110_reg[16]_i_1_n_10 ,\t_reg_110_reg[16]_i_1_n_11 }),
        .S({1'b0,1'b0,t_reg_110_reg[17:16]}));
  FDRE \t_reg_110_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[16]_i_1_n_10 ),
        .Q(t_reg_110_reg[17]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[0]_i_3_n_10 ),
        .Q(t_reg_110_reg[1]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[0]_i_3_n_9 ),
        .Q(t_reg_110_reg[2]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[0]_i_3_n_8 ),
        .Q(t_reg_110_reg[3]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[4]_i_1_n_11 ),
        .Q(t_reg_110_reg[4]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[4]_i_1 
       (.CI(\t_reg_110_reg[0]_i_3_n_4 ),
        .CO({\t_reg_110_reg[4]_i_1_n_4 ,\t_reg_110_reg[4]_i_1_n_5 ,\t_reg_110_reg[4]_i_1_n_6 ,\t_reg_110_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_110_reg[4]_i_1_n_8 ,\t_reg_110_reg[4]_i_1_n_9 ,\t_reg_110_reg[4]_i_1_n_10 ,\t_reg_110_reg[4]_i_1_n_11 }),
        .S(t_reg_110_reg[7:4]));
  FDRE \t_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[4]_i_1_n_10 ),
        .Q(t_reg_110_reg[5]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[4]_i_1_n_9 ),
        .Q(t_reg_110_reg[6]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[4]_i_1_n_8 ),
        .Q(t_reg_110_reg[7]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[8]_i_1_n_11 ),
        .Q(t_reg_110_reg[8]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[8]_i_1 
       (.CI(\t_reg_110_reg[4]_i_1_n_4 ),
        .CO({\t_reg_110_reg[8]_i_1_n_4 ,\t_reg_110_reg[8]_i_1_n_5 ,\t_reg_110_reg[8]_i_1_n_6 ,\t_reg_110_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_110_reg[8]_i_1_n_8 ,\t_reg_110_reg[8]_i_1_n_9 ,\t_reg_110_reg[8]_i_1_n_10 ,\t_reg_110_reg[8]_i_1_n_11 }),
        .S(t_reg_110_reg[11:8]));
  FDRE \t_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[8]_i_1_n_10 ),
        .Q(t_reg_110_reg[9]),
        .R(t_reg_110));
  LUT6 #(
    .INIT(64'hFFFF2FFF00002000)) 
    \tmp_reg_198[0]_i_1 
       (.I0(\tmp_reg_198[0]_i_2_n_4 ),
        .I1(\tmp_reg_198[0]_i_3_n_4 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_reg_189[0]_i_3_n_4 ),
        .I4(exitcond_fu_131_p2),
        .I5(\tmp_reg_198_reg[0]_0 ),
        .O(\tmp_reg_198[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_reg_198[0]_i_2 
       (.I0(\tmp_reg_198[0]_i_4_n_4 ),
        .I1(o_reg_99_reg[6]),
        .I2(o_reg_99_reg[0]),
        .I3(o_reg_99_reg[9]),
        .I4(o_reg_99_reg[8]),
        .I5(\tmp_reg_198[0]_i_5_n_4 ),
        .O(\tmp_reg_198[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_198[0]_i_3 
       (.I0(\tmp_reg_198[0]_i_6_n_4 ),
        .I1(o_reg_99_reg[25]),
        .I2(o_reg_99_reg[1]),
        .I3(o_reg_99_reg[26]),
        .I4(o_reg_99_reg[2]),
        .I5(\tmp_reg_198[0]_i_7_n_4 ),
        .O(\tmp_reg_198[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_198[0]_i_4 
       (.I0(o_reg_99_reg[15]),
        .I1(o_reg_99_reg[14]),
        .I2(o_reg_99_reg[12]),
        .I3(o_reg_99_reg[10]),
        .O(\tmp_reg_198[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tmp_reg_198[0]_i_5 
       (.I0(o_reg_99_reg[21]),
        .I1(o_reg_99_reg[22]),
        .I2(o_reg_99_reg[24]),
        .I3(o_reg_99_reg[31]),
        .I4(\tmp_reg_198[0]_i_8_n_4 ),
        .O(\tmp_reg_198[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_198[0]_i_6 
       (.I0(o_reg_99_reg[11]),
        .I1(o_reg_99_reg[7]),
        .I2(o_reg_99_reg[30]),
        .I3(o_reg_99_reg[13]),
        .O(\tmp_reg_198[0]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_198[0]_i_7 
       (.I0(o_reg_99_reg[4]),
        .I1(o_reg_99_reg[29]),
        .I2(o_reg_99_reg[3]),
        .I3(o_reg_99_reg[23]),
        .I4(\tmp_reg_198[0]_i_9_n_4 ),
        .O(\tmp_reg_198[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_198[0]_i_8 
       (.I0(o_reg_99_reg[20]),
        .I1(o_reg_99_reg[19]),
        .I2(o_reg_99_reg[18]),
        .I3(o_reg_99_reg[16]),
        .O(\tmp_reg_198[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_198[0]_i_9 
       (.I0(o_reg_99_reg[28]),
        .I1(o_reg_99_reg[5]),
        .I2(o_reg_99_reg[27]),
        .I3(o_reg_99_reg[17]),
        .O(\tmp_reg_198[0]_i_9_n_4 ));
  FDRE \tmp_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_198[0]_i_1_n_4 ),
        .Q(\tmp_reg_198_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_1
   (start_once_reg_reg_0,
    \tmp_reg_198_reg[0]_0 ,
    Q,
    shiftReg_ce,
    start_once_reg_reg_1,
    internal_full_n_reg,
    \ap_CS_fsm_reg[2]_0 ,
    \p_1_reg_87_reg[7]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    start_for_ResizeStream_U0_full_n,
    StreamingDataWidthCo_1_U0_ap_start,
    cnv_94PRL_V_V_empty_n,
    outStr_V_V_full_n,
    \p_1_reg_87_reg[14]_0 ,
    \p_1_reg_87_reg[14]_1 ,
    \p_1_reg_87_reg[14]_2 ,
    \p_1_reg_87_reg[14]_3 ,
    D);
  output start_once_reg_reg_0;
  output \tmp_reg_198_reg[0]_0 ;
  output [1:0]Q;
  output shiftReg_ce;
  output start_once_reg_reg_1;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]\p_1_reg_87_reg[7]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input start_for_ResizeStream_U0_full_n;
  input StreamingDataWidthCo_1_U0_ap_start;
  input cnv_94PRL_V_V_empty_n;
  input outStr_V_V_full_n;
  input [14:0]\p_1_reg_87_reg[14]_0 ;
  input [14:0]\p_1_reg_87_reg[14]_1 ;
  input \p_1_reg_87_reg[14]_2 ;
  input \p_1_reg_87_reg[14]_3 ;
  input [7:0]D;

  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire \ap_CS_fsm[2]_i_2__4_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_4;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_rst_n;
  wire cnv_94PRL_V_V_empty_n;
  wire exitcond_fu_131_p2;
  wire \exitcond_reg_189[0]_i_1__0_n_4 ;
  wire \exitcond_reg_189[0]_i_3__0_n_4 ;
  wire \exitcond_reg_189[0]_i_4__0_n_4 ;
  wire \exitcond_reg_189_reg_n_4_[0] ;
  wire internal_full_n_reg;
  wire o_reg_990;
  wire \o_reg_99[0]_i_10__0_n_4 ;
  wire \o_reg_99[0]_i_14__0_n_4 ;
  wire \o_reg_99[0]_i_15__0_n_4 ;
  wire \o_reg_99[0]_i_16__0_n_4 ;
  wire \o_reg_99[0]_i_1__0_n_4 ;
  wire \o_reg_99[0]_i_3__0_n_4 ;
  wire \o_reg_99[0]_i_4__0_n_4 ;
  wire \o_reg_99[0]_i_5__0_n_4 ;
  wire \o_reg_99[0]_i_6__0_n_4 ;
  wire \o_reg_99[0]_i_7_n_4 ;
  wire [31:0]o_reg_99_reg;
  wire \o_reg_99_reg[0]_i_11__0_n_10 ;
  wire \o_reg_99_reg[0]_i_11__0_n_11 ;
  wire \o_reg_99_reg[0]_i_11__0_n_4 ;
  wire \o_reg_99_reg[0]_i_11__0_n_5 ;
  wire \o_reg_99_reg[0]_i_11__0_n_6 ;
  wire \o_reg_99_reg[0]_i_11__0_n_7 ;
  wire \o_reg_99_reg[0]_i_11__0_n_8 ;
  wire \o_reg_99_reg[0]_i_11__0_n_9 ;
  wire \o_reg_99_reg[0]_i_12__0_n_10 ;
  wire \o_reg_99_reg[0]_i_12__0_n_11 ;
  wire \o_reg_99_reg[0]_i_12__0_n_4 ;
  wire \o_reg_99_reg[0]_i_12__0_n_5 ;
  wire \o_reg_99_reg[0]_i_12__0_n_6 ;
  wire \o_reg_99_reg[0]_i_12__0_n_7 ;
  wire \o_reg_99_reg[0]_i_12__0_n_8 ;
  wire \o_reg_99_reg[0]_i_12__0_n_9 ;
  wire \o_reg_99_reg[0]_i_13__0_n_10 ;
  wire \o_reg_99_reg[0]_i_13__0_n_11 ;
  wire \o_reg_99_reg[0]_i_13__0_n_6 ;
  wire \o_reg_99_reg[0]_i_13__0_n_7 ;
  wire \o_reg_99_reg[0]_i_13__0_n_9 ;
  wire \o_reg_99_reg[0]_i_17__0_n_10 ;
  wire \o_reg_99_reg[0]_i_17__0_n_11 ;
  wire \o_reg_99_reg[0]_i_17__0_n_4 ;
  wire \o_reg_99_reg[0]_i_17__0_n_5 ;
  wire \o_reg_99_reg[0]_i_17__0_n_6 ;
  wire \o_reg_99_reg[0]_i_17__0_n_7 ;
  wire \o_reg_99_reg[0]_i_17__0_n_8 ;
  wire \o_reg_99_reg[0]_i_17__0_n_9 ;
  wire \o_reg_99_reg[0]_i_18__0_n_10 ;
  wire \o_reg_99_reg[0]_i_18__0_n_11 ;
  wire \o_reg_99_reg[0]_i_18__0_n_4 ;
  wire \o_reg_99_reg[0]_i_18__0_n_5 ;
  wire \o_reg_99_reg[0]_i_18__0_n_6 ;
  wire \o_reg_99_reg[0]_i_18__0_n_7 ;
  wire \o_reg_99_reg[0]_i_18__0_n_8 ;
  wire \o_reg_99_reg[0]_i_18__0_n_9 ;
  wire \o_reg_99_reg[0]_i_19__0_n_10 ;
  wire \o_reg_99_reg[0]_i_19__0_n_11 ;
  wire \o_reg_99_reg[0]_i_19__0_n_4 ;
  wire \o_reg_99_reg[0]_i_19__0_n_5 ;
  wire \o_reg_99_reg[0]_i_19__0_n_6 ;
  wire \o_reg_99_reg[0]_i_19__0_n_7 ;
  wire \o_reg_99_reg[0]_i_19__0_n_8 ;
  wire \o_reg_99_reg[0]_i_19__0_n_9 ;
  wire \o_reg_99_reg[0]_i_2__0_n_10 ;
  wire \o_reg_99_reg[0]_i_2__0_n_11 ;
  wire \o_reg_99_reg[0]_i_2__0_n_4 ;
  wire \o_reg_99_reg[0]_i_2__0_n_5 ;
  wire \o_reg_99_reg[0]_i_2__0_n_6 ;
  wire \o_reg_99_reg[0]_i_2__0_n_7 ;
  wire \o_reg_99_reg[0]_i_2__0_n_8 ;
  wire \o_reg_99_reg[0]_i_2__0_n_9 ;
  wire \o_reg_99_reg[0]_i_8__0_n_10 ;
  wire \o_reg_99_reg[0]_i_8__0_n_11 ;
  wire \o_reg_99_reg[0]_i_8__0_n_4 ;
  wire \o_reg_99_reg[0]_i_8__0_n_5 ;
  wire \o_reg_99_reg[0]_i_8__0_n_6 ;
  wire \o_reg_99_reg[0]_i_8__0_n_7 ;
  wire \o_reg_99_reg[0]_i_8__0_n_8 ;
  wire \o_reg_99_reg[0]_i_8__0_n_9 ;
  wire \o_reg_99_reg[0]_i_9__0_n_10 ;
  wire \o_reg_99_reg[0]_i_9__0_n_11 ;
  wire \o_reg_99_reg[0]_i_9__0_n_4 ;
  wire \o_reg_99_reg[0]_i_9__0_n_5 ;
  wire \o_reg_99_reg[0]_i_9__0_n_6 ;
  wire \o_reg_99_reg[0]_i_9__0_n_7 ;
  wire \o_reg_99_reg[0]_i_9__0_n_8 ;
  wire \o_reg_99_reg[0]_i_9__0_n_9 ;
  wire \o_reg_99_reg[12]_i_1__0_n_10 ;
  wire \o_reg_99_reg[12]_i_1__0_n_11 ;
  wire \o_reg_99_reg[12]_i_1__0_n_4 ;
  wire \o_reg_99_reg[12]_i_1__0_n_5 ;
  wire \o_reg_99_reg[12]_i_1__0_n_6 ;
  wire \o_reg_99_reg[12]_i_1__0_n_7 ;
  wire \o_reg_99_reg[12]_i_1__0_n_8 ;
  wire \o_reg_99_reg[12]_i_1__0_n_9 ;
  wire \o_reg_99_reg[16]_i_1__0_n_10 ;
  wire \o_reg_99_reg[16]_i_1__0_n_11 ;
  wire \o_reg_99_reg[16]_i_1__0_n_4 ;
  wire \o_reg_99_reg[16]_i_1__0_n_5 ;
  wire \o_reg_99_reg[16]_i_1__0_n_6 ;
  wire \o_reg_99_reg[16]_i_1__0_n_7 ;
  wire \o_reg_99_reg[16]_i_1__0_n_8 ;
  wire \o_reg_99_reg[16]_i_1__0_n_9 ;
  wire \o_reg_99_reg[20]_i_1__0_n_10 ;
  wire \o_reg_99_reg[20]_i_1__0_n_11 ;
  wire \o_reg_99_reg[20]_i_1__0_n_4 ;
  wire \o_reg_99_reg[20]_i_1__0_n_5 ;
  wire \o_reg_99_reg[20]_i_1__0_n_6 ;
  wire \o_reg_99_reg[20]_i_1__0_n_7 ;
  wire \o_reg_99_reg[20]_i_1__0_n_8 ;
  wire \o_reg_99_reg[20]_i_1__0_n_9 ;
  wire \o_reg_99_reg[24]_i_1__0_n_10 ;
  wire \o_reg_99_reg[24]_i_1__0_n_11 ;
  wire \o_reg_99_reg[24]_i_1__0_n_4 ;
  wire \o_reg_99_reg[24]_i_1__0_n_5 ;
  wire \o_reg_99_reg[24]_i_1__0_n_6 ;
  wire \o_reg_99_reg[24]_i_1__0_n_7 ;
  wire \o_reg_99_reg[24]_i_1__0_n_8 ;
  wire \o_reg_99_reg[24]_i_1__0_n_9 ;
  wire \o_reg_99_reg[28]_i_1__0_n_10 ;
  wire \o_reg_99_reg[28]_i_1__0_n_11 ;
  wire \o_reg_99_reg[28]_i_1__0_n_5 ;
  wire \o_reg_99_reg[28]_i_1__0_n_6 ;
  wire \o_reg_99_reg[28]_i_1__0_n_7 ;
  wire \o_reg_99_reg[28]_i_1__0_n_8 ;
  wire \o_reg_99_reg[28]_i_1__0_n_9 ;
  wire \o_reg_99_reg[4]_i_1__0_n_10 ;
  wire \o_reg_99_reg[4]_i_1__0_n_11 ;
  wire \o_reg_99_reg[4]_i_1__0_n_4 ;
  wire \o_reg_99_reg[4]_i_1__0_n_5 ;
  wire \o_reg_99_reg[4]_i_1__0_n_6 ;
  wire \o_reg_99_reg[4]_i_1__0_n_7 ;
  wire \o_reg_99_reg[4]_i_1__0_n_8 ;
  wire \o_reg_99_reg[4]_i_1__0_n_9 ;
  wire \o_reg_99_reg[8]_i_1__0_n_10 ;
  wire \o_reg_99_reg[8]_i_1__0_n_11 ;
  wire \o_reg_99_reg[8]_i_1__0_n_4 ;
  wire \o_reg_99_reg[8]_i_1__0_n_5 ;
  wire \o_reg_99_reg[8]_i_1__0_n_6 ;
  wire \o_reg_99_reg[8]_i_1__0_n_7 ;
  wire \o_reg_99_reg[8]_i_1__0_n_8 ;
  wire \o_reg_99_reg[8]_i_1__0_n_9 ;
  wire outStr_V_V_full_n;
  wire \p_1_reg_87[0]_i_1__0_n_4 ;
  wire \p_1_reg_87[10]_i_1__0_n_4 ;
  wire \p_1_reg_87[11]_i_1__0_n_4 ;
  wire \p_1_reg_87[12]_i_1__0_n_4 ;
  wire \p_1_reg_87[13]_i_1__0_n_4 ;
  wire \p_1_reg_87[14]_i_1__0_n_4 ;
  wire \p_1_reg_87[14]_i_2__0_n_4 ;
  wire \p_1_reg_87[14]_i_3_n_4 ;
  wire \p_1_reg_87[14]_i_4_n_4 ;
  wire \p_1_reg_87[1]_i_1__0_n_4 ;
  wire \p_1_reg_87[22]_i_1__0_n_4 ;
  wire \p_1_reg_87[2]_i_1__0_n_4 ;
  wire \p_1_reg_87[3]_i_1__0_n_4 ;
  wire \p_1_reg_87[4]_i_1__0_n_4 ;
  wire \p_1_reg_87[5]_i_1__0_n_4 ;
  wire \p_1_reg_87[6]_i_1__0_n_4 ;
  wire \p_1_reg_87[7]_i_1__0_n_4 ;
  wire \p_1_reg_87[8]_i_1__0_n_4 ;
  wire \p_1_reg_87[9]_i_1__0_n_4 ;
  wire [14:0]\p_1_reg_87_reg[14]_0 ;
  wire [14:0]\p_1_reg_87_reg[14]_1 ;
  wire \p_1_reg_87_reg[14]_2 ;
  wire \p_1_reg_87_reg[14]_3 ;
  wire [7:0]\p_1_reg_87_reg[7]_0 ;
  wire \p_1_reg_87_reg_n_4_[10] ;
  wire \p_1_reg_87_reg_n_4_[11] ;
  wire \p_1_reg_87_reg_n_4_[12] ;
  wire \p_1_reg_87_reg_n_4_[13] ;
  wire \p_1_reg_87_reg_n_4_[14] ;
  wire \p_1_reg_87_reg_n_4_[15] ;
  wire \p_1_reg_87_reg_n_4_[16] ;
  wire \p_1_reg_87_reg_n_4_[17] ;
  wire \p_1_reg_87_reg_n_4_[18] ;
  wire \p_1_reg_87_reg_n_4_[19] ;
  wire \p_1_reg_87_reg_n_4_[20] ;
  wire \p_1_reg_87_reg_n_4_[21] ;
  wire \p_1_reg_87_reg_n_4_[22] ;
  wire \p_1_reg_87_reg_n_4_[8] ;
  wire \p_1_reg_87_reg_n_4_[9] ;
  wire shiftReg_ce;
  wire start_for_ResizeStream_U0_full_n;
  wire start_once_reg_i_1__7_n_4;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire t_reg_110;
  wire \t_reg_110[0]_i_5__0_n_4 ;
  wire \t_reg_110[0]_i_6__0_n_4 ;
  wire \t_reg_110[0]_i_7__0_n_4 ;
  wire \t_reg_110[0]_i_8__0_n_4 ;
  wire \t_reg_110[0]_i_9__0_n_4 ;
  wire [17:0]t_reg_110_reg;
  wire \t_reg_110_reg[0]_i_3__0_n_10 ;
  wire \t_reg_110_reg[0]_i_3__0_n_11 ;
  wire \t_reg_110_reg[0]_i_3__0_n_4 ;
  wire \t_reg_110_reg[0]_i_3__0_n_5 ;
  wire \t_reg_110_reg[0]_i_3__0_n_6 ;
  wire \t_reg_110_reg[0]_i_3__0_n_7 ;
  wire \t_reg_110_reg[0]_i_3__0_n_8 ;
  wire \t_reg_110_reg[0]_i_3__0_n_9 ;
  wire \t_reg_110_reg[12]_i_1__0_n_10 ;
  wire \t_reg_110_reg[12]_i_1__0_n_11 ;
  wire \t_reg_110_reg[12]_i_1__0_n_4 ;
  wire \t_reg_110_reg[12]_i_1__0_n_5 ;
  wire \t_reg_110_reg[12]_i_1__0_n_6 ;
  wire \t_reg_110_reg[12]_i_1__0_n_7 ;
  wire \t_reg_110_reg[12]_i_1__0_n_8 ;
  wire \t_reg_110_reg[12]_i_1__0_n_9 ;
  wire \t_reg_110_reg[16]_i_1__0_n_10 ;
  wire \t_reg_110_reg[16]_i_1__0_n_11 ;
  wire \t_reg_110_reg[16]_i_1__0_n_7 ;
  wire \t_reg_110_reg[4]_i_1__0_n_10 ;
  wire \t_reg_110_reg[4]_i_1__0_n_11 ;
  wire \t_reg_110_reg[4]_i_1__0_n_4 ;
  wire \t_reg_110_reg[4]_i_1__0_n_5 ;
  wire \t_reg_110_reg[4]_i_1__0_n_6 ;
  wire \t_reg_110_reg[4]_i_1__0_n_7 ;
  wire \t_reg_110_reg[4]_i_1__0_n_8 ;
  wire \t_reg_110_reg[4]_i_1__0_n_9 ;
  wire \t_reg_110_reg[8]_i_1__0_n_10 ;
  wire \t_reg_110_reg[8]_i_1__0_n_11 ;
  wire \t_reg_110_reg[8]_i_1__0_n_4 ;
  wire \t_reg_110_reg[8]_i_1__0_n_5 ;
  wire \t_reg_110_reg[8]_i_1__0_n_6 ;
  wire \t_reg_110_reg[8]_i_1__0_n_7 ;
  wire \t_reg_110_reg[8]_i_1__0_n_8 ;
  wire \t_reg_110_reg[8]_i_1__0_n_9 ;
  wire tmp_reg_1980;
  wire \tmp_reg_198[0]_i_1__0_n_4 ;
  wire \tmp_reg_198[0]_i_2__0_n_4 ;
  wire \tmp_reg_198[0]_i_3__0_n_4 ;
  wire \tmp_reg_198[0]_i_4__0_n_4 ;
  wire \tmp_reg_198[0]_i_5__0_n_4 ;
  wire \tmp_reg_198[0]_i_6__0_n_4 ;
  wire \tmp_reg_198[0]_i_7__0_n_4 ;
  wire \tmp_reg_198[0]_i_8__0_n_4 ;
  wire \tmp_reg_198[0]_i_9__0_n_4 ;
  wire \tmp_reg_198_reg[0]_0 ;
  wire [3:2]\NLW_o_reg_99_reg[0]_i_13__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_99_reg[0]_i_13__0_O_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_99_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_t_reg_110_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_reg_110_reg[16]_i_1__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2020002000000000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_189_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_198_reg[0]_0 ),
        .I4(cnv_94PRL_V_V_empty_n),
        .I5(outStr_V_V_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000000BFBFBFFF)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(start_for_ResizeStream_U0_full_n),
        .I4(start_once_reg_reg_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFDFDFD00)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[2]_i_2__4_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_NS_fsm18_out),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(Q[0]),
        .I1(StreamingDataWidthCo_1_U0_ap_start),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[2]_i_2__4_n_4 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h5555755575757575)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(exitcond_fu_131_p2),
        .I1(\exitcond_reg_189_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\tmp_reg_198_reg[0]_0 ),
        .I4(cnv_94PRL_V_V_empty_n),
        .I5(outStr_V_V_full_n),
        .O(\ap_CS_fsm[2]_i_2__4_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm18_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2__4_n_4 ),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h808080800000AA00)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[2]_i_2__4_n_4 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(ap_NS_fsm18_out),
        .I5(\exitcond_reg_189[0]_i_3__0_n_4 ),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_reg_189[0]_i_1__0 
       (.I0(exitcond_fu_131_p2),
        .I1(\exitcond_reg_189[0]_i_3__0_n_4 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_reg_189_reg_n_4_[0] ),
        .O(\exitcond_reg_189[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \exitcond_reg_189[0]_i_2__0 
       (.I0(t_reg_110_reg[1]),
        .I1(t_reg_110_reg[0]),
        .I2(t_reg_110_reg[3]),
        .I3(t_reg_110_reg[2]),
        .I4(\exitcond_reg_189[0]_i_4__0_n_4 ),
        .I5(\t_reg_110[0]_i_6__0_n_4 ),
        .O(exitcond_fu_131_p2));
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    \exitcond_reg_189[0]_i_3__0 
       (.I0(outStr_V_V_full_n),
        .I1(cnv_94PRL_V_V_empty_n),
        .I2(\tmp_reg_198_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_4),
        .I4(\exitcond_reg_189_reg_n_4_[0] ),
        .O(\exitcond_reg_189[0]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \exitcond_reg_189[0]_i_4__0 
       (.I0(t_reg_110_reg[4]),
        .I1(t_reg_110_reg[5]),
        .I2(t_reg_110_reg[6]),
        .I3(t_reg_110_reg[7]),
        .I4(\t_reg_110[0]_i_7__0_n_4 ),
        .O(\exitcond_reg_189[0]_i_4__0_n_4 ));
  FDRE \exitcond_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_189[0]_i_1__0_n_4 ),
        .Q(\exitcond_reg_189_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    internal_full_n_i_2__8
       (.I0(outStr_V_V_full_n),
        .I1(cnv_94PRL_V_V_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_4),
        .I3(\exitcond_reg_189_reg_n_4_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\tmp_reg_198_reg[0]_0 ),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_3__4
       (.I0(Q[1]),
        .I1(StreamingDataWidthCo_1_U0_ap_start),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mOutPtr[1]_i_2__8 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .O(start_once_reg_reg_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_reg_99[0]_i_10__0 
       (.I0(\o_reg_99_reg[0]_i_17__0_n_10 ),
        .I1(\o_reg_99_reg[0]_i_18__0_n_8 ),
        .I2(\o_reg_99_reg[0]_i_18__0_n_9 ),
        .I3(\o_reg_99_reg[0]_i_8__0_n_8 ),
        .O(\o_reg_99[0]_i_10__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_reg_99[0]_i_14__0 
       (.I0(\o_reg_99_reg[0]_i_11__0_n_9 ),
        .I1(\o_reg_99_reg[0]_i_11__0_n_10 ),
        .I2(\o_reg_99_reg[0]_i_17__0_n_8 ),
        .I3(\o_reg_99_reg[0]_i_17__0_n_9 ),
        .O(\o_reg_99[0]_i_14__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_reg_99[0]_i_15__0 
       (.I0(\o_reg_99_reg[0]_i_11__0_n_11 ),
        .I1(\o_reg_99_reg[0]_i_19__0_n_8 ),
        .I2(\o_reg_99_reg[0]_i_19__0_n_9 ),
        .I3(\o_reg_99_reg[0]_i_19__0_n_10 ),
        .O(\o_reg_99[0]_i_15__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \o_reg_99[0]_i_16__0 
       (.I0(\o_reg_99_reg[0]_i_19__0_n_11 ),
        .I1(\o_reg_99_reg[0]_i_17__0_n_11 ),
        .I2(\o_reg_99_reg[0]_i_18__0_n_10 ),
        .I3(\o_reg_99_reg[0]_i_18__0_n_11 ),
        .O(\o_reg_99[0]_i_16__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \o_reg_99[0]_i_1__0 
       (.I0(\o_reg_99[0]_i_3__0_n_4 ),
        .I1(\o_reg_99[0]_i_4__0_n_4 ),
        .I2(\o_reg_99[0]_i_5__0_n_4 ),
        .I3(\o_reg_99[0]_i_6__0_n_4 ),
        .I4(o_reg_990),
        .I5(t_reg_110),
        .O(\o_reg_99[0]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \o_reg_99[0]_i_3__0 
       (.I0(\o_reg_99_reg[0]_i_8__0_n_11 ),
        .I1(\o_reg_99_reg[0]_i_8__0_n_10 ),
        .I2(\o_reg_99_reg[0]_i_9__0_n_10 ),
        .I3(\o_reg_99_reg[0]_i_9__0_n_9 ),
        .I4(\o_reg_99[0]_i_10__0_n_4 ),
        .O(\o_reg_99[0]_i_3__0_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \o_reg_99[0]_i_4__0 
       (.I0(\o_reg_99_reg[0]_i_11__0_n_8 ),
        .I1(\o_reg_99_reg[0]_i_12__0_n_10 ),
        .I2(\o_reg_99_reg[0]_i_12__0_n_8 ),
        .I3(\o_reg_99_reg[0]_i_13__0_n_10 ),
        .I4(\o_reg_99[0]_i_14__0_n_4 ),
        .O(\o_reg_99[0]_i_4__0_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \o_reg_99[0]_i_5__0 
       (.I0(\o_reg_99_reg[0]_i_12__0_n_11 ),
        .I1(\o_reg_99_reg[0]_i_12__0_n_9 ),
        .I2(\o_reg_99_reg[0]_i_13__0_n_11 ),
        .I3(\o_reg_99_reg[0]_i_13__0_n_9 ),
        .I4(\o_reg_99[0]_i_15__0_n_4 ),
        .O(\o_reg_99[0]_i_5__0_n_4 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \o_reg_99[0]_i_6__0 
       (.I0(\o_reg_99_reg[0]_i_9__0_n_8 ),
        .I1(\o_reg_99_reg[0]_i_8__0_n_9 ),
        .I2(o_reg_99_reg[0]),
        .I3(\o_reg_99_reg[0]_i_9__0_n_11 ),
        .I4(\o_reg_99[0]_i_16__0_n_4 ),
        .O(\o_reg_99[0]_i_6__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o_reg_99[0]_i_7 
       (.I0(o_reg_99_reg[0]),
        .O(\o_reg_99[0]_i_7_n_4 ));
  FDRE \o_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[0]_i_2__0_n_11 ),
        .Q(o_reg_99_reg[0]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  CARRY4 \o_reg_99_reg[0]_i_11__0 
       (.CI(\o_reg_99_reg[0]_i_19__0_n_4 ),
        .CO({\o_reg_99_reg[0]_i_11__0_n_4 ,\o_reg_99_reg[0]_i_11__0_n_5 ,\o_reg_99_reg[0]_i_11__0_n_6 ,\o_reg_99_reg[0]_i_11__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[0]_i_11__0_n_8 ,\o_reg_99_reg[0]_i_11__0_n_9 ,\o_reg_99_reg[0]_i_11__0_n_10 ,\o_reg_99_reg[0]_i_11__0_n_11 }),
        .S(o_reg_99_reg[24:21]));
  CARRY4 \o_reg_99_reg[0]_i_12__0 
       (.CI(\o_reg_99_reg[0]_i_11__0_n_4 ),
        .CO({\o_reg_99_reg[0]_i_12__0_n_4 ,\o_reg_99_reg[0]_i_12__0_n_5 ,\o_reg_99_reg[0]_i_12__0_n_6 ,\o_reg_99_reg[0]_i_12__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[0]_i_12__0_n_8 ,\o_reg_99_reg[0]_i_12__0_n_9 ,\o_reg_99_reg[0]_i_12__0_n_10 ,\o_reg_99_reg[0]_i_12__0_n_11 }),
        .S(o_reg_99_reg[28:25]));
  CARRY4 \o_reg_99_reg[0]_i_13__0 
       (.CI(\o_reg_99_reg[0]_i_12__0_n_4 ),
        .CO({\NLW_o_reg_99_reg[0]_i_13__0_CO_UNCONNECTED [3:2],\o_reg_99_reg[0]_i_13__0_n_6 ,\o_reg_99_reg[0]_i_13__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_reg_99_reg[0]_i_13__0_O_UNCONNECTED [3],\o_reg_99_reg[0]_i_13__0_n_9 ,\o_reg_99_reg[0]_i_13__0_n_10 ,\o_reg_99_reg[0]_i_13__0_n_11 }),
        .S({1'b0,o_reg_99_reg[31:29]}));
  CARRY4 \o_reg_99_reg[0]_i_17__0 
       (.CI(\o_reg_99_reg[0]_i_18__0_n_4 ),
        .CO({\o_reg_99_reg[0]_i_17__0_n_4 ,\o_reg_99_reg[0]_i_17__0_n_5 ,\o_reg_99_reg[0]_i_17__0_n_6 ,\o_reg_99_reg[0]_i_17__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[0]_i_17__0_n_8 ,\o_reg_99_reg[0]_i_17__0_n_9 ,\o_reg_99_reg[0]_i_17__0_n_10 ,\o_reg_99_reg[0]_i_17__0_n_11 }),
        .S(o_reg_99_reg[16:13]));
  CARRY4 \o_reg_99_reg[0]_i_18__0 
       (.CI(\o_reg_99_reg[0]_i_8__0_n_4 ),
        .CO({\o_reg_99_reg[0]_i_18__0_n_4 ,\o_reg_99_reg[0]_i_18__0_n_5 ,\o_reg_99_reg[0]_i_18__0_n_6 ,\o_reg_99_reg[0]_i_18__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[0]_i_18__0_n_8 ,\o_reg_99_reg[0]_i_18__0_n_9 ,\o_reg_99_reg[0]_i_18__0_n_10 ,\o_reg_99_reg[0]_i_18__0_n_11 }),
        .S(o_reg_99_reg[12:9]));
  CARRY4 \o_reg_99_reg[0]_i_19__0 
       (.CI(\o_reg_99_reg[0]_i_17__0_n_4 ),
        .CO({\o_reg_99_reg[0]_i_19__0_n_4 ,\o_reg_99_reg[0]_i_19__0_n_5 ,\o_reg_99_reg[0]_i_19__0_n_6 ,\o_reg_99_reg[0]_i_19__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[0]_i_19__0_n_8 ,\o_reg_99_reg[0]_i_19__0_n_9 ,\o_reg_99_reg[0]_i_19__0_n_10 ,\o_reg_99_reg[0]_i_19__0_n_11 }),
        .S(o_reg_99_reg[20:17]));
  CARRY4 \o_reg_99_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\o_reg_99_reg[0]_i_2__0_n_4 ,\o_reg_99_reg[0]_i_2__0_n_5 ,\o_reg_99_reg[0]_i_2__0_n_6 ,\o_reg_99_reg[0]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_reg_99_reg[0]_i_2__0_n_8 ,\o_reg_99_reg[0]_i_2__0_n_9 ,\o_reg_99_reg[0]_i_2__0_n_10 ,\o_reg_99_reg[0]_i_2__0_n_11 }),
        .S({o_reg_99_reg[3:1],\o_reg_99[0]_i_7_n_4 }));
  CARRY4 \o_reg_99_reg[0]_i_8__0 
       (.CI(\o_reg_99_reg[0]_i_9__0_n_4 ),
        .CO({\o_reg_99_reg[0]_i_8__0_n_4 ,\o_reg_99_reg[0]_i_8__0_n_5 ,\o_reg_99_reg[0]_i_8__0_n_6 ,\o_reg_99_reg[0]_i_8__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[0]_i_8__0_n_8 ,\o_reg_99_reg[0]_i_8__0_n_9 ,\o_reg_99_reg[0]_i_8__0_n_10 ,\o_reg_99_reg[0]_i_8__0_n_11 }),
        .S(o_reg_99_reg[8:5]));
  CARRY4 \o_reg_99_reg[0]_i_9__0 
       (.CI(1'b0),
        .CO({\o_reg_99_reg[0]_i_9__0_n_4 ,\o_reg_99_reg[0]_i_9__0_n_5 ,\o_reg_99_reg[0]_i_9__0_n_6 ,\o_reg_99_reg[0]_i_9__0_n_7 }),
        .CYINIT(o_reg_99_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[0]_i_9__0_n_8 ,\o_reg_99_reg[0]_i_9__0_n_9 ,\o_reg_99_reg[0]_i_9__0_n_10 ,\o_reg_99_reg[0]_i_9__0_n_11 }),
        .S(o_reg_99_reg[4:1]));
  FDRE \o_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[8]_i_1__0_n_9 ),
        .Q(o_reg_99_reg[10]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[8]_i_1__0_n_8 ),
        .Q(o_reg_99_reg[11]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[12]_i_1__0_n_11 ),
        .Q(o_reg_99_reg[12]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  CARRY4 \o_reg_99_reg[12]_i_1__0 
       (.CI(\o_reg_99_reg[8]_i_1__0_n_4 ),
        .CO({\o_reg_99_reg[12]_i_1__0_n_4 ,\o_reg_99_reg[12]_i_1__0_n_5 ,\o_reg_99_reg[12]_i_1__0_n_6 ,\o_reg_99_reg[12]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[12]_i_1__0_n_8 ,\o_reg_99_reg[12]_i_1__0_n_9 ,\o_reg_99_reg[12]_i_1__0_n_10 ,\o_reg_99_reg[12]_i_1__0_n_11 }),
        .S(o_reg_99_reg[15:12]));
  FDRE \o_reg_99_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[12]_i_1__0_n_10 ),
        .Q(o_reg_99_reg[13]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[12]_i_1__0_n_9 ),
        .Q(o_reg_99_reg[14]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[12]_i_1__0_n_8 ),
        .Q(o_reg_99_reg[15]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[16]_i_1__0_n_11 ),
        .Q(o_reg_99_reg[16]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  CARRY4 \o_reg_99_reg[16]_i_1__0 
       (.CI(\o_reg_99_reg[12]_i_1__0_n_4 ),
        .CO({\o_reg_99_reg[16]_i_1__0_n_4 ,\o_reg_99_reg[16]_i_1__0_n_5 ,\o_reg_99_reg[16]_i_1__0_n_6 ,\o_reg_99_reg[16]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[16]_i_1__0_n_8 ,\o_reg_99_reg[16]_i_1__0_n_9 ,\o_reg_99_reg[16]_i_1__0_n_10 ,\o_reg_99_reg[16]_i_1__0_n_11 }),
        .S(o_reg_99_reg[19:16]));
  FDRE \o_reg_99_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[16]_i_1__0_n_10 ),
        .Q(o_reg_99_reg[17]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[16]_i_1__0_n_9 ),
        .Q(o_reg_99_reg[18]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[19] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[16]_i_1__0_n_8 ),
        .Q(o_reg_99_reg[19]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[0]_i_2__0_n_10 ),
        .Q(o_reg_99_reg[1]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[20] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[20]_i_1__0_n_11 ),
        .Q(o_reg_99_reg[20]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  CARRY4 \o_reg_99_reg[20]_i_1__0 
       (.CI(\o_reg_99_reg[16]_i_1__0_n_4 ),
        .CO({\o_reg_99_reg[20]_i_1__0_n_4 ,\o_reg_99_reg[20]_i_1__0_n_5 ,\o_reg_99_reg[20]_i_1__0_n_6 ,\o_reg_99_reg[20]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[20]_i_1__0_n_8 ,\o_reg_99_reg[20]_i_1__0_n_9 ,\o_reg_99_reg[20]_i_1__0_n_10 ,\o_reg_99_reg[20]_i_1__0_n_11 }),
        .S(o_reg_99_reg[23:20]));
  FDRE \o_reg_99_reg[21] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[20]_i_1__0_n_10 ),
        .Q(o_reg_99_reg[21]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[22] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[20]_i_1__0_n_9 ),
        .Q(o_reg_99_reg[22]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[23] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[20]_i_1__0_n_8 ),
        .Q(o_reg_99_reg[23]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[24] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[24]_i_1__0_n_11 ),
        .Q(o_reg_99_reg[24]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  CARRY4 \o_reg_99_reg[24]_i_1__0 
       (.CI(\o_reg_99_reg[20]_i_1__0_n_4 ),
        .CO({\o_reg_99_reg[24]_i_1__0_n_4 ,\o_reg_99_reg[24]_i_1__0_n_5 ,\o_reg_99_reg[24]_i_1__0_n_6 ,\o_reg_99_reg[24]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[24]_i_1__0_n_8 ,\o_reg_99_reg[24]_i_1__0_n_9 ,\o_reg_99_reg[24]_i_1__0_n_10 ,\o_reg_99_reg[24]_i_1__0_n_11 }),
        .S(o_reg_99_reg[27:24]));
  FDRE \o_reg_99_reg[25] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[24]_i_1__0_n_10 ),
        .Q(o_reg_99_reg[25]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[26] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[24]_i_1__0_n_9 ),
        .Q(o_reg_99_reg[26]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[27] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[24]_i_1__0_n_8 ),
        .Q(o_reg_99_reg[27]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[28] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[28]_i_1__0_n_11 ),
        .Q(o_reg_99_reg[28]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  CARRY4 \o_reg_99_reg[28]_i_1__0 
       (.CI(\o_reg_99_reg[24]_i_1__0_n_4 ),
        .CO({\NLW_o_reg_99_reg[28]_i_1__0_CO_UNCONNECTED [3],\o_reg_99_reg[28]_i_1__0_n_5 ,\o_reg_99_reg[28]_i_1__0_n_6 ,\o_reg_99_reg[28]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[28]_i_1__0_n_8 ,\o_reg_99_reg[28]_i_1__0_n_9 ,\o_reg_99_reg[28]_i_1__0_n_10 ,\o_reg_99_reg[28]_i_1__0_n_11 }),
        .S(o_reg_99_reg[31:28]));
  FDRE \o_reg_99_reg[29] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[28]_i_1__0_n_10 ),
        .Q(o_reg_99_reg[29]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[0]_i_2__0_n_9 ),
        .Q(o_reg_99_reg[2]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[30] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[28]_i_1__0_n_9 ),
        .Q(o_reg_99_reg[30]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[31] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[28]_i_1__0_n_8 ),
        .Q(o_reg_99_reg[31]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[0]_i_2__0_n_8 ),
        .Q(o_reg_99_reg[3]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[4]_i_1__0_n_11 ),
        .Q(o_reg_99_reg[4]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  CARRY4 \o_reg_99_reg[4]_i_1__0 
       (.CI(\o_reg_99_reg[0]_i_2__0_n_4 ),
        .CO({\o_reg_99_reg[4]_i_1__0_n_4 ,\o_reg_99_reg[4]_i_1__0_n_5 ,\o_reg_99_reg[4]_i_1__0_n_6 ,\o_reg_99_reg[4]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[4]_i_1__0_n_8 ,\o_reg_99_reg[4]_i_1__0_n_9 ,\o_reg_99_reg[4]_i_1__0_n_10 ,\o_reg_99_reg[4]_i_1__0_n_11 }),
        .S(o_reg_99_reg[7:4]));
  FDRE \o_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[4]_i_1__0_n_10 ),
        .Q(o_reg_99_reg[5]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[4]_i_1__0_n_9 ),
        .Q(o_reg_99_reg[6]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[4]_i_1__0_n_8 ),
        .Q(o_reg_99_reg[7]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  FDRE \o_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[8]_i_1__0_n_11 ),
        .Q(o_reg_99_reg[8]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  CARRY4 \o_reg_99_reg[8]_i_1__0 
       (.CI(\o_reg_99_reg[4]_i_1__0_n_4 ),
        .CO({\o_reg_99_reg[8]_i_1__0_n_4 ,\o_reg_99_reg[8]_i_1__0_n_5 ,\o_reg_99_reg[8]_i_1__0_n_6 ,\o_reg_99_reg[8]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_99_reg[8]_i_1__0_n_8 ,\o_reg_99_reg[8]_i_1__0_n_9 ,\o_reg_99_reg[8]_i_1__0_n_10 ,\o_reg_99_reg[8]_i_1__0_n_11 }),
        .S(o_reg_99_reg[11:8]));
  FDRE \o_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\o_reg_99_reg[8]_i_1__0_n_10 ),
        .Q(o_reg_99_reg[9]),
        .R(\o_reg_99[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[0]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[8] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [0]),
        .I4(\p_1_reg_87_reg[14]_1 [0]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[10]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[18] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [10]),
        .I4(\p_1_reg_87_reg[14]_1 [10]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[10]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[11]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[19] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [11]),
        .I4(\p_1_reg_87_reg[14]_1 [11]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[11]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[12]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[20] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [12]),
        .I4(\p_1_reg_87_reg[14]_1 [12]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[12]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[13]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[21] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [13]),
        .I4(\p_1_reg_87_reg[14]_1 [13]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[13]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[14]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[22] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [14]),
        .I4(\p_1_reg_87_reg[14]_1 [14]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[14]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \p_1_reg_87[14]_i_2__0 
       (.I0(outStr_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_4),
        .I2(\exitcond_reg_189_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\tmp_reg_198_reg[0]_0 ),
        .O(\p_1_reg_87[14]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \p_1_reg_87[14]_i_3 
       (.I0(\tmp_reg_198_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\p_1_reg_87_reg[14]_2 ),
        .I3(\p_1_reg_87_reg[14]_3 ),
        .O(\p_1_reg_87[14]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \p_1_reg_87[14]_i_4 
       (.I0(\tmp_reg_198_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\p_1_reg_87_reg[14]_2 ),
        .I3(\p_1_reg_87_reg[14]_3 ),
        .O(\p_1_reg_87[14]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[1]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[9] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [1]),
        .I4(\p_1_reg_87_reg[14]_1 [1]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[1]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    \p_1_reg_87[22]_i_1__0 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(Q[0]),
        .I4(shiftReg_ce),
        .O(\p_1_reg_87[22]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[2]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[10] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [2]),
        .I4(\p_1_reg_87_reg[14]_1 [2]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[2]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[3]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[11] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [3]),
        .I4(\p_1_reg_87_reg[14]_1 [3]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[4]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[12] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [4]),
        .I4(\p_1_reg_87_reg[14]_1 [4]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[4]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[5]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[13] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [5]),
        .I4(\p_1_reg_87_reg[14]_1 [5]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[5]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[6]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[14] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [6]),
        .I4(\p_1_reg_87_reg[14]_1 [6]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[6]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[7]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[15] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [7]),
        .I4(\p_1_reg_87_reg[14]_1 [7]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[7]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[8]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[16] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [8]),
        .I4(\p_1_reg_87_reg[14]_1 [8]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[8]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \p_1_reg_87[9]_i_1__0 
       (.I0(\p_1_reg_87[14]_i_2__0_n_4 ),
        .I1(\p_1_reg_87_reg_n_4_[17] ),
        .I2(\p_1_reg_87[14]_i_3_n_4 ),
        .I3(\p_1_reg_87_reg[14]_0 [9]),
        .I4(\p_1_reg_87_reg[14]_1 [9]),
        .I5(\p_1_reg_87[14]_i_4_n_4 ),
        .O(\p_1_reg_87[9]_i_1__0_n_4 ));
  FDRE \p_1_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[0]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[10] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[10]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[11] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[11]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[12] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[12]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[13] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[13]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[14] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[14]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[15] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(D[0]),
        .Q(\p_1_reg_87_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[16] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(D[1]),
        .Q(\p_1_reg_87_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[17] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(D[2]),
        .Q(\p_1_reg_87_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[18] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(D[3]),
        .Q(\p_1_reg_87_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[19] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(D[4]),
        .Q(\p_1_reg_87_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[1] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[1]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[20] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(D[5]),
        .Q(\p_1_reg_87_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[21] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(D[6]),
        .Q(\p_1_reg_87_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[22] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(D[7]),
        .Q(\p_1_reg_87_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[2] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[2]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[3] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[3]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[4] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[4]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[5] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[5]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[6] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[6]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[7] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[7]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[8] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[8]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \p_1_reg_87_reg[9] 
       (.C(ap_clk),
        .CE(\p_1_reg_87[22]_i_1__0_n_4 ),
        .D(\p_1_reg_87[9]_i_1__0_n_4 ),
        .Q(\p_1_reg_87_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    start_once_reg_i_1__7
       (.I0(Q[1]),
        .I1(StreamingDataWidthCo_1_U0_ap_start),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(start_once_reg_i_1__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__7_n_4),
        .Q(start_once_reg_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \t_reg_110[0]_i_1__0 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(Q[0]),
        .I4(o_reg_990),
        .O(t_reg_110));
  LUT2 #(
    .INIT(4'h8)) 
    \t_reg_110[0]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1980),
        .O(o_reg_990));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \t_reg_110[0]_i_4__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_189[0]_i_3__0_n_4 ),
        .I2(\t_reg_110[0]_i_6__0_n_4 ),
        .I3(\t_reg_110[0]_i_7__0_n_4 ),
        .I4(\t_reg_110[0]_i_8__0_n_4 ),
        .I5(\t_reg_110[0]_i_9__0_n_4 ),
        .O(tmp_reg_1980));
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_110[0]_i_5__0 
       (.I0(t_reg_110_reg[0]),
        .O(\t_reg_110[0]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \t_reg_110[0]_i_6__0 
       (.I0(t_reg_110_reg[12]),
        .I1(t_reg_110_reg[13]),
        .I2(t_reg_110_reg[14]),
        .I3(t_reg_110_reg[15]),
        .I4(t_reg_110_reg[16]),
        .I5(t_reg_110_reg[17]),
        .O(\t_reg_110[0]_i_6__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \t_reg_110[0]_i_7__0 
       (.I0(t_reg_110_reg[11]),
        .I1(t_reg_110_reg[10]),
        .I2(t_reg_110_reg[9]),
        .I3(t_reg_110_reg[8]),
        .O(\t_reg_110[0]_i_7__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \t_reg_110[0]_i_8__0 
       (.I0(t_reg_110_reg[7]),
        .I1(t_reg_110_reg[6]),
        .I2(t_reg_110_reg[5]),
        .I3(t_reg_110_reg[4]),
        .O(\t_reg_110[0]_i_8__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \t_reg_110[0]_i_9__0 
       (.I0(t_reg_110_reg[1]),
        .I1(t_reg_110_reg[0]),
        .I2(t_reg_110_reg[3]),
        .I3(t_reg_110_reg[2]),
        .O(\t_reg_110[0]_i_9__0_n_4 ));
  FDRE \t_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[0]_i_3__0_n_11 ),
        .Q(t_reg_110_reg[0]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\t_reg_110_reg[0]_i_3__0_n_4 ,\t_reg_110_reg[0]_i_3__0_n_5 ,\t_reg_110_reg[0]_i_3__0_n_6 ,\t_reg_110_reg[0]_i_3__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_reg_110_reg[0]_i_3__0_n_8 ,\t_reg_110_reg[0]_i_3__0_n_9 ,\t_reg_110_reg[0]_i_3__0_n_10 ,\t_reg_110_reg[0]_i_3__0_n_11 }),
        .S({t_reg_110_reg[3:1],\t_reg_110[0]_i_5__0_n_4 }));
  FDRE \t_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[8]_i_1__0_n_9 ),
        .Q(t_reg_110_reg[10]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[8]_i_1__0_n_8 ),
        .Q(t_reg_110_reg[11]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[12]_i_1__0_n_11 ),
        .Q(t_reg_110_reg[12]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[12]_i_1__0 
       (.CI(\t_reg_110_reg[8]_i_1__0_n_4 ),
        .CO({\t_reg_110_reg[12]_i_1__0_n_4 ,\t_reg_110_reg[12]_i_1__0_n_5 ,\t_reg_110_reg[12]_i_1__0_n_6 ,\t_reg_110_reg[12]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_110_reg[12]_i_1__0_n_8 ,\t_reg_110_reg[12]_i_1__0_n_9 ,\t_reg_110_reg[12]_i_1__0_n_10 ,\t_reg_110_reg[12]_i_1__0_n_11 }),
        .S(t_reg_110_reg[15:12]));
  FDRE \t_reg_110_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[12]_i_1__0_n_10 ),
        .Q(t_reg_110_reg[13]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[12]_i_1__0_n_9 ),
        .Q(t_reg_110_reg[14]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[12]_i_1__0_n_8 ),
        .Q(t_reg_110_reg[15]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[16]_i_1__0_n_11 ),
        .Q(t_reg_110_reg[16]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[16]_i_1__0 
       (.CI(\t_reg_110_reg[12]_i_1__0_n_4 ),
        .CO({\NLW_t_reg_110_reg[16]_i_1__0_CO_UNCONNECTED [3:1],\t_reg_110_reg[16]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_reg_110_reg[16]_i_1__0_O_UNCONNECTED [3:2],\t_reg_110_reg[16]_i_1__0_n_10 ,\t_reg_110_reg[16]_i_1__0_n_11 }),
        .S({1'b0,1'b0,t_reg_110_reg[17:16]}));
  FDRE \t_reg_110_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[16]_i_1__0_n_10 ),
        .Q(t_reg_110_reg[17]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[0]_i_3__0_n_10 ),
        .Q(t_reg_110_reg[1]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[0]_i_3__0_n_9 ),
        .Q(t_reg_110_reg[2]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[0]_i_3__0_n_8 ),
        .Q(t_reg_110_reg[3]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[4]_i_1__0_n_11 ),
        .Q(t_reg_110_reg[4]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[4]_i_1__0 
       (.CI(\t_reg_110_reg[0]_i_3__0_n_4 ),
        .CO({\t_reg_110_reg[4]_i_1__0_n_4 ,\t_reg_110_reg[4]_i_1__0_n_5 ,\t_reg_110_reg[4]_i_1__0_n_6 ,\t_reg_110_reg[4]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_110_reg[4]_i_1__0_n_8 ,\t_reg_110_reg[4]_i_1__0_n_9 ,\t_reg_110_reg[4]_i_1__0_n_10 ,\t_reg_110_reg[4]_i_1__0_n_11 }),
        .S(t_reg_110_reg[7:4]));
  FDRE \t_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[4]_i_1__0_n_10 ),
        .Q(t_reg_110_reg[5]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[4]_i_1__0_n_9 ),
        .Q(t_reg_110_reg[6]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[4]_i_1__0_n_8 ),
        .Q(t_reg_110_reg[7]),
        .R(t_reg_110));
  FDRE \t_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[8]_i_1__0_n_11 ),
        .Q(t_reg_110_reg[8]),
        .R(t_reg_110));
  CARRY4 \t_reg_110_reg[8]_i_1__0 
       (.CI(\t_reg_110_reg[4]_i_1__0_n_4 ),
        .CO({\t_reg_110_reg[8]_i_1__0_n_4 ,\t_reg_110_reg[8]_i_1__0_n_5 ,\t_reg_110_reg[8]_i_1__0_n_6 ,\t_reg_110_reg[8]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_110_reg[8]_i_1__0_n_8 ,\t_reg_110_reg[8]_i_1__0_n_9 ,\t_reg_110_reg[8]_i_1__0_n_10 ,\t_reg_110_reg[8]_i_1__0_n_11 }),
        .S(t_reg_110_reg[11:8]));
  FDRE \t_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_990),
        .D(\t_reg_110_reg[8]_i_1__0_n_10 ),
        .Q(t_reg_110_reg[9]),
        .R(t_reg_110));
  LUT6 #(
    .INIT(64'hFFFF2FFF00002000)) 
    \tmp_reg_198[0]_i_1__0 
       (.I0(\tmp_reg_198[0]_i_2__0_n_4 ),
        .I1(\tmp_reg_198[0]_i_3__0_n_4 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_reg_189[0]_i_3__0_n_4 ),
        .I4(exitcond_fu_131_p2),
        .I5(\tmp_reg_198_reg[0]_0 ),
        .O(\tmp_reg_198[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_reg_198[0]_i_2__0 
       (.I0(\tmp_reg_198[0]_i_4__0_n_4 ),
        .I1(o_reg_99_reg[3]),
        .I2(o_reg_99_reg[0]),
        .I3(o_reg_99_reg[9]),
        .I4(o_reg_99_reg[6]),
        .I5(\tmp_reg_198[0]_i_5__0_n_4 ),
        .O(\tmp_reg_198[0]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_198[0]_i_3__0 
       (.I0(\tmp_reg_198[0]_i_6__0_n_4 ),
        .I1(o_reg_99_reg[28]),
        .I2(o_reg_99_reg[5]),
        .I3(o_reg_99_reg[30]),
        .I4(o_reg_99_reg[27]),
        .I5(\tmp_reg_198[0]_i_7__0_n_4 ),
        .O(\tmp_reg_198[0]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_198[0]_i_4__0 
       (.I0(o_reg_99_reg[16]),
        .I1(o_reg_99_reg[15]),
        .I2(o_reg_99_reg[12]),
        .I3(o_reg_99_reg[10]),
        .O(\tmp_reg_198[0]_i_4__0_n_4 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tmp_reg_198[0]_i_5__0 
       (.I0(o_reg_99_reg[22]),
        .I1(o_reg_99_reg[24]),
        .I2(o_reg_99_reg[29]),
        .I3(o_reg_99_reg[31]),
        .I4(\tmp_reg_198[0]_i_8__0_n_4 ),
        .O(\tmp_reg_198[0]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_198[0]_i_6__0 
       (.I0(o_reg_99_reg[25]),
        .I1(o_reg_99_reg[1]),
        .I2(o_reg_99_reg[26]),
        .I3(o_reg_99_reg[2]),
        .O(\tmp_reg_198[0]_i_6__0_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_198[0]_i_7__0 
       (.I0(o_reg_99_reg[7]),
        .I1(o_reg_99_reg[23]),
        .I2(o_reg_99_reg[14]),
        .I3(o_reg_99_reg[17]),
        .I4(\tmp_reg_198[0]_i_9__0_n_4 ),
        .O(\tmp_reg_198[0]_i_7__0_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_198[0]_i_8__0 
       (.I0(o_reg_99_reg[21]),
        .I1(o_reg_99_reg[20]),
        .I2(o_reg_99_reg[19]),
        .I3(o_reg_99_reg[18]),
        .O(\tmp_reg_198[0]_i_8__0_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_198[0]_i_9__0 
       (.I0(o_reg_99_reg[13]),
        .I1(o_reg_99_reg[11]),
        .I2(o_reg_99_reg[8]),
        .I3(o_reg_99_reg[4]),
        .O(\tmp_reg_198[0]_i_9__0_n_4 ));
  FDRE \tmp_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_198[0]_i_1__0_n_4 ),
        .Q(\tmp_reg_198_reg[0]_0 ),
        .R(1'b0));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS4_1
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    input1_V_V_TDATA,
    output1_V_V_TDATA,
    input1_V_V_TVALID,
    input1_V_V_TREADY,
    output1_V_V_TVALID,
    output1_V_V_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [3:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [3:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [63:0]input1_V_V_TDATA;
  output [63:0]output1_V_V_TDATA;
  input input1_V_V_TVALID;
  output input1_V_V_TREADY;
  output output1_V_V_TVALID;
  input output1_V_V_TREADY;

  wire \<const0> ;
  wire Conv1DBuffer_new_1_U0_ap_ready;
  wire Conv1DBuffer_new_1_U0_ap_start;
  wire Conv1DBuffer_new_1_U0_n_16;
  wire Conv1DBuffer_new_1_U0_n_18;
  wire Conv1DBuffer_new_1_U0_n_19;
  wire Conv1DBuffer_new_1_U0_n_20;
  wire Conv1DBuffer_new_1_U0_n_21;
  wire [7:0]Conv1DBuffer_new_1_U0_out_V_V_din;
  wire Conv1DBuffer_new_U0_ap_ready;
  wire Conv1DBuffer_new_U0_ap_start;
  wire Conv1DBuffer_new_U0_n_16;
  wire Conv1DBuffer_new_U0_n_18;
  wire Conv1DBuffer_new_U0_n_19;
  wire Conv1DBuffer_new_U0_n_20;
  wire Conv1DBuffer_new_U0_n_21;
  wire [7:0]Conv1DBuffer_new_U0_out_V_V_din;
  wire Conv1DMac_new_1_U0_ap_ready;
  wire Conv1DMac_new_1_U0_ap_start;
  wire Conv1DMac_new_1_U0_n_11;
  wire Conv1DMac_new_1_U0_n_12;
  wire Conv1DMac_new_1_U0_n_13;
  wire Conv1DMac_new_1_U0_n_14;
  wire Conv1DMac_new_1_U0_n_15;
  wire Conv1DMac_new_1_U0_n_16;
  wire Conv1DMac_new_1_U0_n_17;
  wire Conv1DMac_new_1_U0_n_18;
  wire Conv1DMac_new_1_U0_n_19;
  wire Conv1DMac_new_1_U0_n_20;
  wire Conv1DMac_new_1_U0_n_21;
  wire Conv1DMac_new_1_U0_n_22;
  wire Conv1DMac_new_1_U0_n_23;
  wire Conv1DMac_new_1_U0_n_24;
  wire Conv1DMac_new_1_U0_n_31;
  wire Conv1DMac_new_1_U0_n_32;
  wire Conv1DMac_new_1_U0_n_33;
  wire Conv1DMac_new_1_U0_n_34;
  wire Conv1DMac_new_1_U0_n_35;
  wire Conv1DMac_new_1_U0_n_36;
  wire Conv1DMac_new_1_U0_n_37;
  wire Conv1DMac_new_1_U0_n_38;
  wire Conv1DMac_new_1_U0_n_39;
  wire Conv1DMac_new_1_U0_n_4;
  wire Conv1DMac_new_1_U0_n_40;
  wire Conv1DMac_new_1_U0_n_41;
  wire Conv1DMac_new_1_U0_n_42;
  wire Conv1DMac_new_1_U0_n_43;
  wire Conv1DMac_new_1_U0_n_44;
  wire Conv1DMac_new_1_U0_n_45;
  wire Conv1DMac_new_1_U0_n_46;
  wire Conv1DMac_new_1_U0_n_47;
  wire Conv1DMac_new_1_U0_n_48;
  wire Conv1DMac_new_1_U0_n_49;
  wire Conv1DMac_new_1_U0_n_50;
  wire Conv1DMac_new_1_U0_n_51;
  wire Conv1DMac_new_1_U0_n_52;
  wire Conv1DMac_new_1_U0_n_53;
  wire Conv1DMac_new_1_U0_n_54;
  wire Conv1DMac_new_1_U0_n_55;
  wire Conv1DMac_new_1_U0_n_56;
  wire Conv1DMac_new_1_U0_n_57;
  wire Conv1DMac_new_1_U0_n_58;
  wire Conv1DMac_new_1_U0_n_59;
  wire Conv1DMac_new_1_U0_n_60;
  wire Conv1DMac_new_1_U0_n_61;
  wire Conv1DMac_new_1_U0_n_62;
  wire Conv1DMac_new_1_U0_n_63;
  wire Conv1DMac_new_1_U0_n_64;
  wire Conv1DMac_new_1_U0_n_65;
  wire Conv1DMac_new_1_U0_n_66;
  wire Conv1DMac_new_1_U0_n_67;
  wire Conv1DMac_new_1_U0_n_68;
  wire Conv1DMac_new_1_U0_n_69;
  wire Conv1DMac_new_1_U0_n_70;
  wire Conv1DMac_new_1_U0_n_71;
  wire Conv1DMac_new_1_U0_n_72;
  wire Conv1DMac_new_1_U0_n_73;
  wire Conv1DMac_new_1_U0_n_74;
  wire Conv1DMac_new_1_U0_n_75;
  wire Conv1DMac_new_1_U0_n_76;
  wire Conv1DMac_new_1_U0_n_77;
  wire Conv1DMac_new_1_U0_n_78;
  wire Conv1DMac_new_1_U0_n_79;
  wire Conv1DMac_new_1_U0_n_8;
  wire Conv1DMac_new_1_U0_n_80;
  wire Conv1DMac_new_1_U0_n_81;
  wire Conv1DMac_new_1_U0_n_82;
  wire Conv1DMac_new_1_U0_n_83;
  wire Conv1DMac_new_1_U0_n_84;
  wire Conv1DMac_new_1_U0_n_85;
  wire Conv1DMac_new_1_U0_n_86;
  wire Conv1DMac_new_1_U0_n_88;
  wire Conv1DMac_new_1_U0_n_89;
  wire [31:0]Conv1DMac_new_1_U0_out_V_V_din;
  wire Conv1DMac_new_U0_ap_ready;
  wire Conv1DMac_new_U0_ap_start;
  wire Conv1DMac_new_U0_n_100;
  wire Conv1DMac_new_U0_n_101;
  wire Conv1DMac_new_U0_n_102;
  wire Conv1DMac_new_U0_n_103;
  wire Conv1DMac_new_U0_n_104;
  wire Conv1DMac_new_U0_n_105;
  wire Conv1DMac_new_U0_n_108;
  wire Conv1DMac_new_U0_n_109;
  wire Conv1DMac_new_U0_n_110;
  wire Conv1DMac_new_U0_n_111;
  wire Conv1DMac_new_U0_n_112;
  wire Conv1DMac_new_U0_n_113;
  wire Conv1DMac_new_U0_n_114;
  wire Conv1DMac_new_U0_n_115;
  wire Conv1DMac_new_U0_n_116;
  wire Conv1DMac_new_U0_n_117;
  wire Conv1DMac_new_U0_n_118;
  wire Conv1DMac_new_U0_n_119;
  wire Conv1DMac_new_U0_n_120;
  wire Conv1DMac_new_U0_n_121;
  wire Conv1DMac_new_U0_n_123;
  wire Conv1DMac_new_U0_n_124;
  wire Conv1DMac_new_U0_n_17;
  wire Conv1DMac_new_U0_n_18;
  wire Conv1DMac_new_U0_n_19;
  wire Conv1DMac_new_U0_n_20;
  wire Conv1DMac_new_U0_n_21;
  wire Conv1DMac_new_U0_n_22;
  wire Conv1DMac_new_U0_n_23;
  wire Conv1DMac_new_U0_n_24;
  wire Conv1DMac_new_U0_n_25;
  wire Conv1DMac_new_U0_n_26;
  wire Conv1DMac_new_U0_n_27;
  wire Conv1DMac_new_U0_n_28;
  wire Conv1DMac_new_U0_n_29;
  wire Conv1DMac_new_U0_n_30;
  wire Conv1DMac_new_U0_n_31;
  wire Conv1DMac_new_U0_n_32;
  wire Conv1DMac_new_U0_n_33;
  wire Conv1DMac_new_U0_n_34;
  wire Conv1DMac_new_U0_n_35;
  wire Conv1DMac_new_U0_n_36;
  wire Conv1DMac_new_U0_n_37;
  wire Conv1DMac_new_U0_n_38;
  wire Conv1DMac_new_U0_n_39;
  wire Conv1DMac_new_U0_n_4;
  wire Conv1DMac_new_U0_n_40;
  wire Conv1DMac_new_U0_n_41;
  wire Conv1DMac_new_U0_n_42;
  wire Conv1DMac_new_U0_n_43;
  wire Conv1DMac_new_U0_n_44;
  wire Conv1DMac_new_U0_n_45;
  wire Conv1DMac_new_U0_n_46;
  wire Conv1DMac_new_U0_n_47;
  wire Conv1DMac_new_U0_n_48;
  wire Conv1DMac_new_U0_n_49;
  wire Conv1DMac_new_U0_n_50;
  wire Conv1DMac_new_U0_n_51;
  wire Conv1DMac_new_U0_n_52;
  wire Conv1DMac_new_U0_n_53;
  wire Conv1DMac_new_U0_n_54;
  wire Conv1DMac_new_U0_n_55;
  wire Conv1DMac_new_U0_n_56;
  wire Conv1DMac_new_U0_n_57;
  wire Conv1DMac_new_U0_n_58;
  wire Conv1DMac_new_U0_n_59;
  wire Conv1DMac_new_U0_n_60;
  wire Conv1DMac_new_U0_n_61;
  wire Conv1DMac_new_U0_n_62;
  wire Conv1DMac_new_U0_n_63;
  wire Conv1DMac_new_U0_n_64;
  wire Conv1DMac_new_U0_n_65;
  wire Conv1DMac_new_U0_n_66;
  wire Conv1DMac_new_U0_n_67;
  wire Conv1DMac_new_U0_n_68;
  wire Conv1DMac_new_U0_n_69;
  wire Conv1DMac_new_U0_n_70;
  wire Conv1DMac_new_U0_n_71;
  wire Conv1DMac_new_U0_n_72;
  wire Conv1DMac_new_U0_n_73;
  wire Conv1DMac_new_U0_n_74;
  wire Conv1DMac_new_U0_n_75;
  wire Conv1DMac_new_U0_n_76;
  wire Conv1DMac_new_U0_n_77;
  wire Conv1DMac_new_U0_n_78;
  wire Conv1DMac_new_U0_n_79;
  wire Conv1DMac_new_U0_n_8;
  wire Conv1DMac_new_U0_n_80;
  wire Conv1DMac_new_U0_n_81;
  wire Conv1DMac_new_U0_n_82;
  wire Conv1DMac_new_U0_n_83;
  wire Conv1DMac_new_U0_n_84;
  wire Conv1DMac_new_U0_n_85;
  wire Conv1DMac_new_U0_n_86;
  wire Conv1DMac_new_U0_n_87;
  wire Conv1DMac_new_U0_n_90;
  wire Conv1DMac_new_U0_n_91;
  wire Conv1DMac_new_U0_n_92;
  wire Conv1DMac_new_U0_n_93;
  wire Conv1DMac_new_U0_n_94;
  wire Conv1DMac_new_U0_n_95;
  wire Conv1DMac_new_U0_n_96;
  wire Conv1DMac_new_U0_n_99;
  wire [31:0]Conv1DMac_new_U0_out_V_V_din;
  wire Relu1D73_U0_ap_ready;
  wire Relu1D73_U0_ap_start;
  wire Relu1D73_U0_n_4;
  wire Relu1D73_U0_n_7;
  wire Relu1D_U0_ap_ready;
  wire Relu1D_U0_ap_start;
  wire Relu1D_U0_n_4;
  wire Relu1D_U0_n_5;
  wire Relu1D_U0_n_6;
  wire Relu1D_U0_n_8;
  wire Relu1D_U0_n_9;
  wire ResizeStream_1_U0_ap_ready;
  wire ResizeStream_1_U0_ap_start;
  wire ResizeStream_1_U0_n_10;
  wire ResizeStream_1_U0_n_11;
  wire ResizeStream_1_U0_n_12;
  wire ResizeStream_1_U0_n_13;
  wire ResizeStream_1_U0_n_14;
  wire ResizeStream_1_U0_n_15;
  wire ResizeStream_1_U0_n_16;
  wire ResizeStream_1_U0_n_17;
  wire ResizeStream_1_U0_n_6;
  wire ResizeStream_1_U0_n_9;
  wire ResizeStream_1_U0_out_V_V_write;
  wire ResizeStream_U0_ap_ready;
  wire ResizeStream_U0_ap_start;
  wire ResizeStream_U0_n_5;
  wire ResizeStream_U0_n_6;
  wire StreamingDataWidthCo_1_U0_ap_ready;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire StreamingDataWidthCo_1_U0_n_10;
  wire StreamingDataWidthCo_1_U0_n_11;
  wire StreamingDataWidthCo_1_U0_n_12;
  wire StreamingDataWidthCo_1_U0_n_13;
  wire StreamingDataWidthCo_1_U0_n_14;
  wire StreamingDataWidthCo_1_U0_n_15;
  wire StreamingDataWidthCo_1_U0_n_16;
  wire StreamingDataWidthCo_1_U0_n_17;
  wire StreamingDataWidthCo_1_U0_n_18;
  wire StreamingDataWidthCo_1_U0_n_19;
  wire StreamingDataWidthCo_1_U0_n_4;
  wire StreamingDataWidthCo_1_U0_n_5;
  wire StreamingDataWidthCo_1_U0_n_7;
  wire StreamingDataWidthCo_1_U0_n_9;
  wire StreamingDataWidthCo_U0_ap_ready;
  wire StreamingDataWidthCo_U0_ap_start;
  wire StreamingDataWidthCo_U0_n_17;
  wire StreamingDataWidthCo_U0_n_18;
  wire StreamingDataWidthCo_U0_n_19;
  wire StreamingDataWidthCo_U0_n_4;
  wire StreamingDataWidthCo_U0_n_5;
  wire StreamingDataWidthCo_U0_n_8;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_7;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_8;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_87_V_V_dout;
  wire cnv_87_V_V_empty_n;
  wire cnv_87_V_V_full_n;
  wire cnv_88_V_V_U_n_10;
  wire cnv_88_V_V_U_n_100;
  wire cnv_88_V_V_U_n_101;
  wire cnv_88_V_V_U_n_102;
  wire cnv_88_V_V_U_n_103;
  wire cnv_88_V_V_U_n_104;
  wire cnv_88_V_V_U_n_11;
  wire cnv_88_V_V_U_n_21;
  wire cnv_88_V_V_U_n_22;
  wire cnv_88_V_V_U_n_23;
  wire cnv_88_V_V_U_n_24;
  wire cnv_88_V_V_U_n_25;
  wire cnv_88_V_V_U_n_35;
  wire cnv_88_V_V_U_n_36;
  wire cnv_88_V_V_U_n_37;
  wire cnv_88_V_V_U_n_38;
  wire cnv_88_V_V_U_n_39;
  wire cnv_88_V_V_U_n_49;
  wire cnv_88_V_V_U_n_50;
  wire cnv_88_V_V_U_n_51;
  wire cnv_88_V_V_U_n_52;
  wire cnv_88_V_V_U_n_53;
  wire cnv_88_V_V_U_n_62;
  wire cnv_88_V_V_U_n_63;
  wire cnv_88_V_V_U_n_64;
  wire cnv_88_V_V_U_n_65;
  wire cnv_88_V_V_U_n_66;
  wire cnv_88_V_V_U_n_67;
  wire cnv_88_V_V_U_n_68;
  wire cnv_88_V_V_U_n_69;
  wire cnv_88_V_V_U_n_7;
  wire cnv_88_V_V_U_n_70;
  wire cnv_88_V_V_U_n_71;
  wire cnv_88_V_V_U_n_72;
  wire cnv_88_V_V_U_n_73;
  wire cnv_88_V_V_U_n_74;
  wire cnv_88_V_V_U_n_75;
  wire cnv_88_V_V_U_n_76;
  wire cnv_88_V_V_U_n_77;
  wire cnv_88_V_V_U_n_78;
  wire cnv_88_V_V_U_n_79;
  wire cnv_88_V_V_U_n_8;
  wire cnv_88_V_V_U_n_80;
  wire cnv_88_V_V_U_n_81;
  wire cnv_88_V_V_U_n_82;
  wire cnv_88_V_V_U_n_83;
  wire cnv_88_V_V_U_n_84;
  wire cnv_88_V_V_U_n_85;
  wire cnv_88_V_V_U_n_86;
  wire cnv_88_V_V_U_n_87;
  wire cnv_88_V_V_U_n_88;
  wire cnv_88_V_V_U_n_89;
  wire cnv_88_V_V_U_n_9;
  wire cnv_88_V_V_U_n_90;
  wire cnv_88_V_V_U_n_91;
  wire cnv_88_V_V_U_n_92;
  wire cnv_88_V_V_U_n_93;
  wire cnv_88_V_V_U_n_94;
  wire cnv_88_V_V_U_n_95;
  wire cnv_88_V_V_U_n_96;
  wire cnv_88_V_V_U_n_97;
  wire cnv_88_V_V_U_n_98;
  wire cnv_88_V_V_U_n_99;
  wire [7:0]cnv_88_V_V_dout;
  wire cnv_88_V_V_empty_n;
  wire cnv_88_V_V_full_n;
  wire cnv_89PRL_V_V_empty_n;
  wire cnv_89PRL_V_V_full_n;
  wire cnv_90PRL_V_V_U_n_10;
  wire cnv_90PRL_V_V_U_n_11;
  wire cnv_90PRL_V_V_U_n_12;
  wire cnv_90PRL_V_V_U_n_13;
  wire cnv_90PRL_V_V_U_n_14;
  wire cnv_90PRL_V_V_U_n_15;
  wire cnv_90PRL_V_V_U_n_16;
  wire cnv_90PRL_V_V_U_n_17;
  wire cnv_90PRL_V_V_U_n_18;
  wire cnv_90PRL_V_V_U_n_19;
  wire cnv_90PRL_V_V_U_n_20;
  wire cnv_90PRL_V_V_U_n_21;
  wire cnv_90PRL_V_V_U_n_22;
  wire cnv_90PRL_V_V_U_n_23;
  wire cnv_90PRL_V_V_U_n_24;
  wire cnv_90PRL_V_V_U_n_25;
  wire cnv_90PRL_V_V_U_n_26;
  wire cnv_90PRL_V_V_U_n_27;
  wire cnv_90PRL_V_V_U_n_28;
  wire cnv_90PRL_V_V_U_n_29;
  wire cnv_90PRL_V_V_U_n_30;
  wire cnv_90PRL_V_V_U_n_31;
  wire cnv_90PRL_V_V_U_n_32;
  wire cnv_90PRL_V_V_U_n_33;
  wire cnv_90PRL_V_V_U_n_34;
  wire cnv_90PRL_V_V_U_n_35;
  wire cnv_90PRL_V_V_U_n_36;
  wire cnv_90PRL_V_V_U_n_37;
  wire cnv_90PRL_V_V_U_n_38;
  wire cnv_90PRL_V_V_U_n_39;
  wire cnv_90PRL_V_V_U_n_40;
  wire cnv_90PRL_V_V_U_n_41;
  wire cnv_90PRL_V_V_U_n_42;
  wire cnv_90PRL_V_V_U_n_43;
  wire cnv_90PRL_V_V_U_n_44;
  wire cnv_90PRL_V_V_U_n_45;
  wire cnv_90PRL_V_V_U_n_46;
  wire cnv_90PRL_V_V_U_n_47;
  wire cnv_90PRL_V_V_U_n_48;
  wire cnv_90PRL_V_V_U_n_49;
  wire cnv_90PRL_V_V_U_n_50;
  wire cnv_90PRL_V_V_U_n_51;
  wire cnv_90PRL_V_V_U_n_52;
  wire cnv_90PRL_V_V_U_n_53;
  wire cnv_90PRL_V_V_U_n_6;
  wire cnv_90PRL_V_V_U_n_7;
  wire cnv_90PRL_V_V_U_n_8;
  wire cnv_90PRL_V_V_U_n_9;
  wire cnv_90PRL_V_V_empty_n;
  wire cnv_90PRL_V_V_full_n;
  wire [7:0]cnv_91_V_V_dout;
  wire cnv_91_V_V_empty_n;
  wire cnv_91_V_V_full_n;
  wire cnv_92_V_V_U_n_10;
  wire cnv_92_V_V_U_n_100;
  wire cnv_92_V_V_U_n_101;
  wire cnv_92_V_V_U_n_102;
  wire cnv_92_V_V_U_n_11;
  wire cnv_92_V_V_U_n_12;
  wire cnv_92_V_V_U_n_13;
  wire cnv_92_V_V_U_n_14;
  wire cnv_92_V_V_U_n_15;
  wire cnv_92_V_V_U_n_16;
  wire cnv_92_V_V_U_n_17;
  wire cnv_92_V_V_U_n_18;
  wire cnv_92_V_V_U_n_19;
  wire cnv_92_V_V_U_n_20;
  wire cnv_92_V_V_U_n_21;
  wire cnv_92_V_V_U_n_22;
  wire cnv_92_V_V_U_n_23;
  wire cnv_92_V_V_U_n_27;
  wire cnv_92_V_V_U_n_28;
  wire cnv_92_V_V_U_n_29;
  wire cnv_92_V_V_U_n_30;
  wire cnv_92_V_V_U_n_31;
  wire cnv_92_V_V_U_n_32;
  wire cnv_92_V_V_U_n_33;
  wire cnv_92_V_V_U_n_34;
  wire cnv_92_V_V_U_n_35;
  wire cnv_92_V_V_U_n_36;
  wire cnv_92_V_V_U_n_37;
  wire cnv_92_V_V_U_n_38;
  wire cnv_92_V_V_U_n_39;
  wire cnv_92_V_V_U_n_43;
  wire cnv_92_V_V_U_n_44;
  wire cnv_92_V_V_U_n_45;
  wire cnv_92_V_V_U_n_46;
  wire cnv_92_V_V_U_n_47;
  wire cnv_92_V_V_U_n_56;
  wire cnv_92_V_V_U_n_57;
  wire cnv_92_V_V_U_n_6;
  wire cnv_92_V_V_U_n_61;
  wire cnv_92_V_V_U_n_62;
  wire cnv_92_V_V_U_n_63;
  wire cnv_92_V_V_U_n_64;
  wire cnv_92_V_V_U_n_65;
  wire cnv_92_V_V_U_n_66;
  wire cnv_92_V_V_U_n_67;
  wire cnv_92_V_V_U_n_68;
  wire cnv_92_V_V_U_n_69;
  wire cnv_92_V_V_U_n_7;
  wire cnv_92_V_V_U_n_70;
  wire cnv_92_V_V_U_n_71;
  wire cnv_92_V_V_U_n_72;
  wire cnv_92_V_V_U_n_73;
  wire cnv_92_V_V_U_n_74;
  wire cnv_92_V_V_U_n_75;
  wire cnv_92_V_V_U_n_8;
  wire cnv_92_V_V_U_n_84;
  wire cnv_92_V_V_U_n_85;
  wire cnv_92_V_V_U_n_86;
  wire cnv_92_V_V_U_n_87;
  wire cnv_92_V_V_U_n_88;
  wire cnv_92_V_V_U_n_89;
  wire cnv_92_V_V_U_n_9;
  wire cnv_92_V_V_U_n_90;
  wire cnv_92_V_V_U_n_91;
  wire cnv_92_V_V_U_n_92;
  wire cnv_92_V_V_U_n_93;
  wire cnv_92_V_V_U_n_94;
  wire cnv_92_V_V_U_n_95;
  wire cnv_92_V_V_U_n_96;
  wire cnv_92_V_V_U_n_97;
  wire cnv_92_V_V_U_n_98;
  wire cnv_92_V_V_U_n_99;
  wire [7:0]cnv_92_V_V_dout;
  wire cnv_92_V_V_empty_n;
  wire cnv_92_V_V_full_n;
  wire cnv_93PRL_V_V_empty_n;
  wire cnv_93PRL_V_V_full_n;
  wire cnv_94PRL_V_V_U_n_10;
  wire cnv_94PRL_V_V_U_n_11;
  wire cnv_94PRL_V_V_U_n_12;
  wire cnv_94PRL_V_V_U_n_13;
  wire cnv_94PRL_V_V_U_n_14;
  wire cnv_94PRL_V_V_U_n_15;
  wire cnv_94PRL_V_V_U_n_16;
  wire cnv_94PRL_V_V_U_n_17;
  wire cnv_94PRL_V_V_U_n_18;
  wire cnv_94PRL_V_V_U_n_19;
  wire cnv_94PRL_V_V_U_n_20;
  wire cnv_94PRL_V_V_U_n_21;
  wire cnv_94PRL_V_V_U_n_22;
  wire cnv_94PRL_V_V_U_n_23;
  wire cnv_94PRL_V_V_U_n_24;
  wire cnv_94PRL_V_V_U_n_25;
  wire cnv_94PRL_V_V_U_n_26;
  wire cnv_94PRL_V_V_U_n_27;
  wire cnv_94PRL_V_V_U_n_28;
  wire cnv_94PRL_V_V_U_n_29;
  wire cnv_94PRL_V_V_U_n_30;
  wire cnv_94PRL_V_V_U_n_31;
  wire cnv_94PRL_V_V_U_n_32;
  wire cnv_94PRL_V_V_U_n_33;
  wire cnv_94PRL_V_V_U_n_34;
  wire cnv_94PRL_V_V_U_n_35;
  wire cnv_94PRL_V_V_U_n_36;
  wire cnv_94PRL_V_V_U_n_37;
  wire cnv_94PRL_V_V_U_n_38;
  wire cnv_94PRL_V_V_U_n_39;
  wire cnv_94PRL_V_V_U_n_40;
  wire cnv_94PRL_V_V_U_n_41;
  wire cnv_94PRL_V_V_U_n_42;
  wire cnv_94PRL_V_V_U_n_43;
  wire cnv_94PRL_V_V_U_n_44;
  wire cnv_94PRL_V_V_U_n_45;
  wire cnv_94PRL_V_V_U_n_46;
  wire cnv_94PRL_V_V_U_n_47;
  wire cnv_94PRL_V_V_U_n_48;
  wire cnv_94PRL_V_V_U_n_49;
  wire cnv_94PRL_V_V_U_n_50;
  wire cnv_94PRL_V_V_U_n_51;
  wire cnv_94PRL_V_V_U_n_52;
  wire cnv_94PRL_V_V_U_n_53;
  wire cnv_94PRL_V_V_U_n_6;
  wire cnv_94PRL_V_V_U_n_7;
  wire cnv_94PRL_V_V_U_n_8;
  wire cnv_94PRL_V_V_U_n_9;
  wire cnv_94PRL_V_V_empty_n;
  wire cnv_94PRL_V_V_full_n;
  wire computeS4_1_control_s_axi_U_n_9;
  wire [63:0]input1_V_V_TDATA;
  wire input1_V_V_TREADY;
  wire input1_V_V_TVALID;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_ce1_0;
  wire inputBuf_0_V_we0;
  wire inputBuf_0_V_we0_1;
  wire interrupt;
  wire or_cond_mid2_reg_411;
  wire or_cond_mid2_reg_415;
  wire outStr_V_V_U_n_10;
  wire outStr_V_V_U_n_11;
  wire outStr_V_V_U_n_12;
  wire outStr_V_V_U_n_13;
  wire outStr_V_V_U_n_6;
  wire outStr_V_V_U_n_7;
  wire outStr_V_V_U_n_8;
  wire outStr_V_V_U_n_9;
  wire outStr_V_V_empty_n;
  wire outStr_V_V_full_n;
  wire [7:0]\^output1_V_V_TDATA ;
  wire output1_V_V_TREADY;
  wire output1_V_V_TVALID;
  wire [7:0]p_1_reg_87;
  wire [5:0]q0;
  wire [5:0]q0_6;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_10;
  wire shiftReg_ce_11;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_5;
  wire start_for_Conv1DBmb6_U_n_6;
  wire start_for_Conv1DBqcK_U_n_6;
  wire start_for_Conv1DBuffer_new_1_U0_full_n;
  wire start_for_Conv1DBuffer_new_U0_full_n;
  wire start_for_Conv1DMac_new_1_U0_full_n;
  wire start_for_Conv1DMac_new_U0_full_n;
  wire start_for_Relu1D73_U0_full_n;
  wire start_for_Relu1D7ocq_U_n_6;
  wire start_for_Relu1D7ocq_U_n_7;
  wire start_for_Relu1D_U0_U_n_6;
  wire start_for_Relu1D_U0_U_n_7;
  wire start_for_Relu1D_U0_full_n;
  wire start_for_ResizeStream_U0_full_n;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_for_StreamipcA_U_n_6;
  wire start_for_StreamipcA_U_n_7;
  wire start_for_Streamisc4_U_n_6;
  wire start_once_reg;
  wire start_once_reg_4;
  wire start_once_reg_9;
  wire tmp_14_fu_642_p2;
  wire tmp_16_1_fu_712_p2;
  wire tmp_16_2_fu_782_p2;
  wire tmp_16_3_fu_852_p2;
  wire [2:0]tmp_39_fu_660_p1;
  wire [14:7]tmp_42_fu_730_p1;
  wire [2:0]tmp_42_fu_730_p1__0;
  wire [2:0]tmp_45_fu_800_p1;
  wire [14:7]tmp_52_fu_684_p1;
  wire [5:4]tmp_52_fu_684_p1__0;
  wire [14:7]tmp_55_fu_754_p1;
  wire [5:4]tmp_55_fu_754_p1__0;
  wire [14:7]tmp_58_fu_824_p1;
  wire [5:4]tmp_58_fu_824_p1__0;
  wire tmp_6_reg_1574_pp0_iter3_reg;
  wire tmp_9_reg_1590_pp0_iter3_reg;
  wire [30:0]tmp_V_5_fu_120_p3;
  wire [30:0]tmp_V_6_fu_120_p3;

  assign output1_V_V_TDATA[63] = \<const0> ;
  assign output1_V_V_TDATA[62] = \<const0> ;
  assign output1_V_V_TDATA[61] = \<const0> ;
  assign output1_V_V_TDATA[60] = \<const0> ;
  assign output1_V_V_TDATA[59] = \<const0> ;
  assign output1_V_V_TDATA[58] = \<const0> ;
  assign output1_V_V_TDATA[57] = \<const0> ;
  assign output1_V_V_TDATA[56] = \<const0> ;
  assign output1_V_V_TDATA[55] = \<const0> ;
  assign output1_V_V_TDATA[54] = \<const0> ;
  assign output1_V_V_TDATA[53] = \<const0> ;
  assign output1_V_V_TDATA[52] = \<const0> ;
  assign output1_V_V_TDATA[51] = \<const0> ;
  assign output1_V_V_TDATA[50] = \<const0> ;
  assign output1_V_V_TDATA[49] = \<const0> ;
  assign output1_V_V_TDATA[48] = \<const0> ;
  assign output1_V_V_TDATA[47] = \<const0> ;
  assign output1_V_V_TDATA[46] = \<const0> ;
  assign output1_V_V_TDATA[45] = \<const0> ;
  assign output1_V_V_TDATA[44] = \<const0> ;
  assign output1_V_V_TDATA[43] = \<const0> ;
  assign output1_V_V_TDATA[42] = \<const0> ;
  assign output1_V_V_TDATA[41] = \<const0> ;
  assign output1_V_V_TDATA[40] = \<const0> ;
  assign output1_V_V_TDATA[39] = \<const0> ;
  assign output1_V_V_TDATA[38] = \<const0> ;
  assign output1_V_V_TDATA[37] = \<const0> ;
  assign output1_V_V_TDATA[36] = \<const0> ;
  assign output1_V_V_TDATA[35] = \<const0> ;
  assign output1_V_V_TDATA[34] = \<const0> ;
  assign output1_V_V_TDATA[33] = \<const0> ;
  assign output1_V_V_TDATA[32] = \<const0> ;
  assign output1_V_V_TDATA[31] = \<const0> ;
  assign output1_V_V_TDATA[30] = \<const0> ;
  assign output1_V_V_TDATA[29] = \<const0> ;
  assign output1_V_V_TDATA[28] = \<const0> ;
  assign output1_V_V_TDATA[27] = \<const0> ;
  assign output1_V_V_TDATA[26] = \<const0> ;
  assign output1_V_V_TDATA[25] = \<const0> ;
  assign output1_V_V_TDATA[24] = \<const0> ;
  assign output1_V_V_TDATA[23] = \<const0> ;
  assign output1_V_V_TDATA[22] = \<const0> ;
  assign output1_V_V_TDATA[21] = \<const0> ;
  assign output1_V_V_TDATA[20] = \<const0> ;
  assign output1_V_V_TDATA[19] = \<const0> ;
  assign output1_V_V_TDATA[18] = \<const0> ;
  assign output1_V_V_TDATA[17] = \<const0> ;
  assign output1_V_V_TDATA[16] = \<const0> ;
  assign output1_V_V_TDATA[15] = \<const0> ;
  assign output1_V_V_TDATA[14] = \<const0> ;
  assign output1_V_V_TDATA[13] = \<const0> ;
  assign output1_V_V_TDATA[12] = \<const0> ;
  assign output1_V_V_TDATA[11] = \<const0> ;
  assign output1_V_V_TDATA[10] = \<const0> ;
  assign output1_V_V_TDATA[9] = \<const0> ;
  assign output1_V_V_TDATA[8] = \<const0> ;
  assign output1_V_V_TDATA[7:0] = \^output1_V_V_TDATA [7:0];
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \<const0> ;
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_1 Conv1DBuffer_new_1_U0
       (.Conv1DBuffer_new_1_U0_ap_start(Conv1DBuffer_new_1_U0_ap_start),
        .D(Conv1DBuffer_new_1_U0_out_V_V_din),
        .DIADI(cnv_91_V_V_dout),
        .Q({Conv1DBuffer_new_1_U0_ap_ready,Conv1DBuffer_new_1_U0_n_18}),
        .SR(ap_rst_n_inv),
        .WEA(inputBuf_0_V_we0),
        .\ap_CS_fsm_reg[4]_0 (Conv1DBuffer_new_1_U0_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_91_V_V_empty_n(cnv_91_V_V_empty_n),
        .cnv_92_V_V_full_n(cnv_92_V_V_full_n),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1),
        .or_cond_mid2_reg_415(or_cond_mid2_reg_415),
        .\or_cond_mid2_reg_415_reg[0]_0 (Conv1DBuffer_new_1_U0_n_20),
        .shiftReg_ce(shiftReg_ce),
        .start_for_Conv1DMac_new_1_U0_full_n(start_for_Conv1DMac_new_1_U0_full_n),
        .start_once_reg_reg_0(Conv1DBuffer_new_1_U0_n_16),
        .start_once_reg_reg_1(Conv1DBuffer_new_1_U0_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new Conv1DBuffer_new_U0
       (.Conv1DBuffer_new_U0_ap_start(Conv1DBuffer_new_U0_ap_start),
        .D(Conv1DBuffer_new_U0_out_V_V_din),
        .DIADI(cnv_87_V_V_dout),
        .Q({Conv1DBuffer_new_U0_ap_ready,Conv1DBuffer_new_U0_n_18}),
        .SR(ap_rst_n_inv),
        .WEA(inputBuf_0_V_we0_1),
        .\ap_CS_fsm_reg[4]_0 (Conv1DBuffer_new_U0_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_87_V_V_empty_n(cnv_87_V_V_empty_n),
        .cnv_88_V_V_full_n(cnv_88_V_V_full_n),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1_0),
        .or_cond_mid2_reg_411(or_cond_mid2_reg_411),
        .\or_cond_mid2_reg_411_reg[0]_0 (Conv1DBuffer_new_U0_n_20),
        .shiftReg_ce(shiftReg_ce_2),
        .start_for_Conv1DMac_new_U0_full_n(start_for_Conv1DMac_new_U0_full_n),
        .start_once_reg_reg_0(Conv1DBuffer_new_U0_n_16),
        .start_once_reg_reg_1(Conv1DBuffer_new_U0_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new_1 Conv1DMac_new_1_U0
       (.CO(cnv_92_V_V_U_n_6),
        .Conv1DMac_new_1_U0_ap_start(Conv1DMac_new_1_U0_ap_start),
        .D(tmp_42_fu_730_p1),
        .DI(Conv1DMac_new_1_U0_n_31),
        .E(shiftReg_ce_3),
        .O({cnv_92_V_V_U_n_11,cnv_92_V_V_U_n_12,cnv_92_V_V_U_n_13,cnv_92_V_V_U_n_14}),
        .Q({Conv1DMac_new_1_U0_ap_ready,Conv1DMac_new_1_U0_n_11}),
        .S(Conv1DMac_new_1_U0_n_61),
        .SR(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4_reg_0(Conv1DMac_new_1_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .cnv_92_V_V_dout(cnv_92_V_V_dout),
        .cnv_92_V_V_empty_n(cnv_92_V_V_empty_n),
        .cnv_93PRL_V_V_full_n(cnv_93PRL_V_V_full_n),
        .\exitcond_flatten1_reg_1547_pp0_iter1_reg_reg[0]_0 (Conv1DMac_new_1_U0_n_4),
        .internal_empty_n_reg(Conv1DMac_new_1_U0_n_88),
        .internal_empty_n_reg_0(Conv1DMac_new_1_U0_n_89),
        .out(q0),
        .\p_Val2_2_3_reg_1683_reg[7]_0 (Conv1DMac_new_1_U0_out_V_V_din),
        .start_for_Relu1D_U0_full_n(start_for_Relu1D_U0_full_n),
        .start_once_reg(start_once_reg_4),
        .\tmp_15_reg_1623_reg[3]_0 ({cnv_92_V_V_U_n_31,cnv_92_V_V_U_n_32,cnv_92_V_V_U_n_33,cnv_92_V_V_U_n_34}),
        .\tmp_15_reg_1623_reg[6]_0 ({cnv_92_V_V_U_n_35,cnv_92_V_V_U_n_36,cnv_92_V_V_U_n_37}),
        .\tmp_15_reg_1623_reg[6]_i_4 (cnv_92_V_V_U_n_89),
        .\tmp_21_reg_1638[3]_i_9 (cnv_92_V_V_U_n_43),
        .\tmp_21_reg_1638_reg[7]_i_14_0 (cnv_92_V_V_U_n_94),
        .\tmp_21_reg_1638_reg[7]_i_14_1 (cnv_92_V_V_U_n_95),
        .\tmp_21_reg_1638_reg[7]_i_14_2 (cnv_92_V_V_U_n_96),
        .\tmp_21_reg_1638_reg[7]_i_14_3 (cnv_92_V_V_U_n_97),
        .\tmp_23_reg_1613_reg[0]_0 ({cnv_92_V_V_U_n_7,cnv_92_V_V_U_n_8,cnv_92_V_V_U_n_9,cnv_92_V_V_U_n_10}),
        .\tmp_23_reg_1613_reg[0]_i_4_0 (cnv_92_V_V_U_n_72),
        .\tmp_23_reg_1613_reg[0]_i_4_1 (cnv_92_V_V_U_n_73),
        .\tmp_23_reg_1613_reg[0]_i_4_2 (cnv_92_V_V_U_n_74),
        .\tmp_23_reg_1613_reg[0]_i_4_3 (cnv_92_V_V_U_n_75),
        .\tmp_26_reg_1653_reg[3]_0 ({cnv_92_V_V_U_n_65,cnv_92_V_V_U_n_66,cnv_92_V_V_U_n_67,cnv_92_V_V_U_n_68}),
        .\tmp_26_reg_1653_reg[6]_0 ({cnv_92_V_V_U_n_69,cnv_92_V_V_U_n_70,cnv_92_V_V_U_n_71}),
        .\tmp_26_reg_1653_reg[6]_i_4 (cnv_92_V_V_U_n_102),
        .\tmp_38_reg_1628_reg[0]_0 (cnv_92_V_V_U_n_22),
        .\tmp_38_reg_1628_reg[0]_1 ({cnv_92_V_V_U_n_23,tmp_39_fu_660_p1}),
        .\tmp_38_reg_1628_reg[0]_2 ({cnv_92_V_V_U_n_27,cnv_92_V_V_U_n_28,cnv_92_V_V_U_n_29,cnv_92_V_V_U_n_30}),
        .\tmp_38_reg_1628_reg[0]_i_3_0 (cnv_92_V_V_U_n_85),
        .\tmp_38_reg_1628_reg[0]_i_3_1 (cnv_92_V_V_U_n_86),
        .\tmp_38_reg_1628_reg[0]_i_3_2 (cnv_92_V_V_U_n_87),
        .\tmp_38_reg_1628_reg[0]_i_3_3 (cnv_92_V_V_U_n_88),
        .\tmp_41_reg_1643_reg[0]_0 (cnv_92_V_V_U_n_38),
        .\tmp_41_reg_1643_reg[0]_1 ({cnv_92_V_V_U_n_39,tmp_42_fu_730_p1__0}),
        .\tmp_41_reg_1643_reg[0]_2 ({cnv_92_V_V_U_n_44,cnv_92_V_V_U_n_45,cnv_92_V_V_U_n_46,cnv_92_V_V_U_n_47}),
        .\tmp_41_reg_1643_reg[0]_i_3_0 (cnv_92_V_V_U_n_90),
        .\tmp_41_reg_1643_reg[0]_i_3_1 (cnv_92_V_V_U_n_91),
        .\tmp_41_reg_1643_reg[0]_i_3_2 (cnv_92_V_V_U_n_92),
        .\tmp_41_reg_1643_reg[0]_i_3_3 (cnv_92_V_V_U_n_93),
        .\tmp_44_reg_1658_reg[0]_0 (cnv_92_V_V_U_n_56),
        .\tmp_44_reg_1658_reg[0]_1 ({cnv_92_V_V_U_n_57,tmp_45_fu_800_p1}),
        .\tmp_44_reg_1658_reg[0]_2 ({cnv_92_V_V_U_n_61,cnv_92_V_V_U_n_62,cnv_92_V_V_U_n_63,cnv_92_V_V_U_n_64}),
        .\tmp_44_reg_1658_reg[0]_i_3_0 (cnv_92_V_V_U_n_98),
        .\tmp_44_reg_1658_reg[0]_i_3_1 (cnv_92_V_V_U_n_99),
        .\tmp_44_reg_1658_reg[0]_i_3_2 (cnv_92_V_V_U_n_100),
        .\tmp_44_reg_1658_reg[0]_i_3_3 (cnv_92_V_V_U_n_101),
        .tmp_4_reg_1569_reg_0_0({Conv1DMac_new_1_U0_n_79,Conv1DMac_new_1_U0_n_80}),
        .tmp_4_reg_1569_reg_0_1(Conv1DMac_new_1_U0_n_81),
        .tmp_4_reg_1569_reg_1_0({Conv1DMac_new_1_U0_n_82,Conv1DMac_new_1_U0_n_83}),
        .tmp_4_reg_1569_reg_1_1(Conv1DMac_new_1_U0_n_84),
        .tmp_4_reg_1569_reg_2_0({Conv1DMac_new_1_U0_n_50,Conv1DMac_new_1_U0_n_51,Conv1DMac_new_1_U0_n_52,Conv1DMac_new_1_U0_n_53,Conv1DMac_new_1_U0_n_54,Conv1DMac_new_1_U0_n_55}),
        .tmp_4_reg_1569_reg_2_1(Conv1DMac_new_1_U0_n_56),
        .tmp_4_reg_1569_reg_2_2(Conv1DMac_new_1_U0_n_57),
        .tmp_4_reg_1569_reg_2_3(Conv1DMac_new_1_U0_n_85),
        .tmp_4_reg_1569_reg_2_4(Conv1DMac_new_1_U0_n_86),
        .tmp_4_reg_1569_reg_rep_0_0(Conv1DMac_new_1_U0_n_58),
        .tmp_4_reg_1569_reg_rep_0__0_0({Conv1DMac_new_1_U0_n_64,Conv1DMac_new_1_U0_n_65}),
        .tmp_4_reg_1569_reg_rep_0__0_1(Conv1DMac_new_1_U0_n_66),
        .tmp_4_reg_1569_reg_rep_0__1_0({Conv1DMac_new_1_U0_n_72,Conv1DMac_new_1_U0_n_73}),
        .tmp_4_reg_1569_reg_rep_0__1_1(Conv1DMac_new_1_U0_n_74),
        .tmp_4_reg_1569_reg_rep_1_0({Conv1DMac_new_1_U0_n_59,Conv1DMac_new_1_U0_n_60}),
        .tmp_4_reg_1569_reg_rep_1__0_0({Conv1DMac_new_1_U0_n_67,Conv1DMac_new_1_U0_n_68}),
        .tmp_4_reg_1569_reg_rep_1__0_1(Conv1DMac_new_1_U0_n_69),
        .tmp_4_reg_1569_reg_rep_1__1_0({Conv1DMac_new_1_U0_n_12,Conv1DMac_new_1_U0_n_13}),
        .tmp_4_reg_1569_reg_rep_1__1_1(Conv1DMac_new_1_U0_n_14),
        .tmp_4_reg_1569_reg_rep_1__1_2({Conv1DMac_new_1_U0_n_15,Conv1DMac_new_1_U0_n_16}),
        .tmp_4_reg_1569_reg_rep_1__1_3({Conv1DMac_new_1_U0_n_75,Conv1DMac_new_1_U0_n_76}),
        .tmp_4_reg_1569_reg_rep_1__1_4(Conv1DMac_new_1_U0_n_77),
        .tmp_4_reg_1569_reg_rep_2_0(Conv1DMac_new_1_U0_n_32),
        .tmp_4_reg_1569_reg_rep_2_1(Conv1DMac_new_1_U0_n_62),
        .tmp_4_reg_1569_reg_rep_2_2(Conv1DMac_new_1_U0_n_63),
        .tmp_4_reg_1569_reg_rep_2__0_0({Conv1DMac_new_1_U0_n_33,Conv1DMac_new_1_U0_n_34,Conv1DMac_new_1_U0_n_35,Conv1DMac_new_1_U0_n_36,Conv1DMac_new_1_U0_n_37,Conv1DMac_new_1_U0_n_38}),
        .tmp_4_reg_1569_reg_rep_2__0_1(Conv1DMac_new_1_U0_n_39),
        .tmp_4_reg_1569_reg_rep_2__0_2(Conv1DMac_new_1_U0_n_40),
        .tmp_4_reg_1569_reg_rep_2__0_3(Conv1DMac_new_1_U0_n_70),
        .tmp_4_reg_1569_reg_rep_2__0_4(Conv1DMac_new_1_U0_n_71),
        .tmp_4_reg_1569_reg_rep_2__1_0({Conv1DMac_new_1_U0_n_17,Conv1DMac_new_1_U0_n_18,Conv1DMac_new_1_U0_n_19,Conv1DMac_new_1_U0_n_20}),
        .tmp_4_reg_1569_reg_rep_2__1_1(Conv1DMac_new_1_U0_n_21),
        .tmp_4_reg_1569_reg_rep_2__1_2({Conv1DMac_new_1_U0_n_22,Conv1DMac_new_1_U0_n_23}),
        .tmp_4_reg_1569_reg_rep_3_0(Conv1DMac_new_1_U0_n_24),
        .tmp_4_reg_1569_reg_rep_3_1({Conv1DMac_new_1_U0_n_41,Conv1DMac_new_1_U0_n_42,Conv1DMac_new_1_U0_n_43,Conv1DMac_new_1_U0_n_44,Conv1DMac_new_1_U0_n_45,Conv1DMac_new_1_U0_n_46,Conv1DMac_new_1_U0_n_47}),
        .tmp_4_reg_1569_reg_rep_3_2({Conv1DMac_new_1_U0_n_48,Conv1DMac_new_1_U0_n_49}),
        .tmp_4_reg_1569_reg_rep_3_3(Conv1DMac_new_1_U0_n_78),
        .tmp_6_reg_1574_pp0_iter3_reg(tmp_6_reg_1574_pp0_iter3_reg),
        .\tmp_8_reg_1608_reg[3]_0 ({cnv_92_V_V_U_n_15,cnv_92_V_V_U_n_16,cnv_92_V_V_U_n_17,cnv_92_V_V_U_n_18}),
        .\tmp_8_reg_1608_reg[6]_0 ({cnv_92_V_V_U_n_19,cnv_92_V_V_U_n_20,cnv_92_V_V_U_n_21}),
        .\tmp_8_reg_1608_reg[6]_i_4 (cnv_92_V_V_U_n_84));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new Conv1DMac_new_U0
       (.CO(cnv_88_V_V_U_n_91),
        .Conv1DMac_new_U0_ap_start(Conv1DMac_new_U0_ap_start),
        .D(tmp_52_fu_684_p1),
        .DI(Conv1DMac_new_U0_n_17),
        .E(shiftReg_ce_5),
        .O({cnv_88_V_V_U_n_92,cnv_88_V_V_U_n_93,cnv_88_V_V_U_n_94,cnv_88_V_V_U_n_95}),
        .Q(Conv1DMac_new_U0_ap_ready),
        .ResizeStream_U0_ap_start(ResizeStream_U0_ap_start),
        .S(Conv1DMac_new_U0_n_109),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (Conv1DMac_new_U0_n_121),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2_8),
        .ap_enable_reg_pp0_iter4_reg_0(Conv1DMac_new_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .cnv_88_V_V_dout(cnv_88_V_V_dout),
        .cnv_88_V_V_empty_n(cnv_88_V_V_empty_n),
        .cnv_89PRL_V_V_full_n(cnv_89PRL_V_V_full_n),
        .\exitcond_flatten2_reg_1563_pp0_iter1_reg_reg[0]_0 (Conv1DMac_new_U0_n_4),
        .int_ap_idle_reg(start_for_Relu1D7ocq_U_n_6),
        .int_ap_idle_reg_0(start_for_Relu1D_U0_U_n_6),
        .int_ap_idle_reg_1(Conv1DMac_new_1_U0_n_11),
        .int_ap_idle_reg_2(ResizeStream_1_U0_n_9),
        .internal_empty_n_reg(Conv1DMac_new_U0_n_123),
        .internal_empty_n_reg_0(Conv1DMac_new_U0_n_124),
        .out(q0_6),
        .\p_Val2_7_3_reg_1699_reg[7]_0 (Conv1DMac_new_U0_out_V_V_din),
        .start_for_Relu1D73_U0_full_n(start_for_Relu1D73_U0_full_n),
        .start_once_reg(start_once_reg_9),
        .tmp_14_fu_642_p2(tmp_14_fu_642_p2),
        .tmp_16_1_fu_712_p2(tmp_16_1_fu_712_p2),
        .tmp_16_2_fu_782_p2(tmp_16_2_fu_782_p2),
        .tmp_16_3_fu_852_p2(tmp_16_3_fu_852_p2),
        .\tmp_28_reg_1624[6]_i_3_0 (Conv1DMac_new_U0_n_80),
        .\tmp_28_reg_1624_reg[6]_0 ({cnv_88_V_V_U_n_96,cnv_88_V_V_U_n_97,cnv_88_V_V_U_n_98}),
        .\tmp_28_reg_1624_reg[6]_i_4 (cnv_88_V_V_U_n_66),
        .\tmp_31_reg_1639[3]_i_9 (cnv_88_V_V_U_n_100),
        .\tmp_31_reg_1639_reg[7]_i_14_0 (cnv_88_V_V_U_n_71),
        .\tmp_31_reg_1639_reg[7]_i_14_1 (cnv_88_V_V_U_n_72),
        .\tmp_31_reg_1639_reg[7]_i_14_2 (cnv_88_V_V_U_n_73),
        .\tmp_31_reg_1639_reg[7]_i_14_3 (cnv_88_V_V_U_n_74),
        .\tmp_33_reg_1654[3]_i_9 (cnv_88_V_V_U_n_102),
        .\tmp_33_reg_1654_reg[7]_0 (tmp_55_fu_754_p1),
        .\tmp_33_reg_1654_reg[7]_i_11_0 (cnv_88_V_V_U_n_79),
        .\tmp_33_reg_1654_reg[7]_i_11_1 (cnv_88_V_V_U_n_80),
        .\tmp_33_reg_1654_reg[7]_i_11_2 (cnv_88_V_V_U_n_81),
        .\tmp_33_reg_1654_reg[7]_i_11_3 (cnv_88_V_V_U_n_82),
        .\tmp_35_reg_1669[3]_i_9 (cnv_88_V_V_U_n_104),
        .\tmp_35_reg_1669_reg[7]_0 (tmp_58_fu_824_p1),
        .\tmp_35_reg_1669_reg[7]_i_11_0 (cnv_88_V_V_U_n_87),
        .\tmp_35_reg_1669_reg[7]_i_11_1 (cnv_88_V_V_U_n_88),
        .\tmp_35_reg_1669_reg[7]_i_11_2 (cnv_88_V_V_U_n_89),
        .\tmp_35_reg_1669_reg[7]_i_11_3 (cnv_88_V_V_U_n_90),
        .\tmp_48_reg_1629[0]_i_9_0 ({Conv1DMac_new_U0_n_78,Conv1DMac_new_U0_n_79}),
        .\tmp_48_reg_1629_reg[0]_0 ({cnv_88_V_V_U_n_8,cnv_88_V_V_U_n_9,cnv_88_V_V_U_n_10,cnv_88_V_V_U_n_11}),
        .\tmp_48_reg_1629_reg[0]_1 (cnv_88_V_V_U_n_7),
        .\tmp_48_reg_1629_reg[0]_i_4_0 (cnv_88_V_V_U_n_62),
        .\tmp_48_reg_1629_reg[0]_i_4_1 (cnv_88_V_V_U_n_63),
        .\tmp_48_reg_1629_reg[0]_i_4_2 (cnv_88_V_V_U_n_64),
        .\tmp_48_reg_1629_reg[0]_i_4_3 (cnv_88_V_V_U_n_65),
        .\tmp_51_reg_1644_reg[0]_0 ({cnv_88_V_V_U_n_22,cnv_88_V_V_U_n_23,cnv_88_V_V_U_n_24,cnv_88_V_V_U_n_25}),
        .\tmp_51_reg_1644_reg[0]_1 (cnv_88_V_V_U_n_99),
        .\tmp_51_reg_1644_reg[0]_2 (cnv_88_V_V_U_n_21),
        .\tmp_51_reg_1644_reg[0]_i_3_0 (cnv_88_V_V_U_n_67),
        .\tmp_51_reg_1644_reg[0]_i_3_1 (cnv_88_V_V_U_n_68),
        .\tmp_51_reg_1644_reg[0]_i_3_2 (cnv_88_V_V_U_n_69),
        .\tmp_51_reg_1644_reg[0]_i_3_3 (cnv_88_V_V_U_n_70),
        .\tmp_54_reg_1659_reg[0]_0 ({cnv_88_V_V_U_n_36,cnv_88_V_V_U_n_37,cnv_88_V_V_U_n_38,cnv_88_V_V_U_n_39}),
        .\tmp_54_reg_1659_reg[0]_1 (cnv_88_V_V_U_n_101),
        .\tmp_54_reg_1659_reg[0]_2 (cnv_88_V_V_U_n_35),
        .\tmp_54_reg_1659_reg[0]_i_3_0 (cnv_88_V_V_U_n_75),
        .\tmp_54_reg_1659_reg[0]_i_3_1 (cnv_88_V_V_U_n_76),
        .\tmp_54_reg_1659_reg[0]_i_3_2 (cnv_88_V_V_U_n_77),
        .\tmp_54_reg_1659_reg[0]_i_3_3 (cnv_88_V_V_U_n_78),
        .\tmp_57_reg_1674_reg[0]_0 ({cnv_88_V_V_U_n_50,cnv_88_V_V_U_n_51,cnv_88_V_V_U_n_52,cnv_88_V_V_U_n_53}),
        .\tmp_57_reg_1674_reg[0]_1 (cnv_88_V_V_U_n_103),
        .\tmp_57_reg_1674_reg[0]_2 (cnv_88_V_V_U_n_49),
        .\tmp_57_reg_1674_reg[0]_i_3_0 (cnv_88_V_V_U_n_83),
        .\tmp_57_reg_1674_reg[0]_i_3_1 (cnv_88_V_V_U_n_84),
        .\tmp_57_reg_1674_reg[0]_i_3_2 (cnv_88_V_V_U_n_85),
        .\tmp_57_reg_1674_reg[0]_i_3_3 (cnv_88_V_V_U_n_86),
        .tmp_6_reg_1585_reg_0_0_0({Conv1DMac_new_U0_n_66,Conv1DMac_new_U0_n_67}),
        .tmp_6_reg_1585_reg_0_0_1(Conv1DMac_new_U0_n_118),
        .tmp_6_reg_1585_reg_0_2_0({Conv1DMac_new_U0_n_76,Conv1DMac_new_U0_n_77}),
        .tmp_6_reg_1585_reg_0_2_1(Conv1DMac_new_U0_n_99),
        .tmp_6_reg_1585_reg_0_2_2({Conv1DMac_new_U0_n_100,Conv1DMac_new_U0_n_101}),
        .tmp_6_reg_1585_reg_0_3_0({Conv1DMac_new_U0_n_68,Conv1DMac_new_U0_n_69}),
        .tmp_6_reg_1585_reg_0_3_1(Conv1DMac_new_U0_n_119),
        .tmp_6_reg_1585_reg_0_5_0({Conv1DMac_new_U0_n_72,Conv1DMac_new_U0_n_73,Conv1DMac_new_U0_n_74,Conv1DMac_new_U0_n_75}),
        .tmp_6_reg_1585_reg_0_5_1(Conv1DMac_new_U0_n_102),
        .tmp_6_reg_1585_reg_0_5_2({Conv1DMac_new_U0_n_103,Conv1DMac_new_U0_n_104}),
        .tmp_6_reg_1585_reg_0_6_0({Conv1DMac_new_U0_n_59,Conv1DMac_new_U0_n_60,Conv1DMac_new_U0_n_61,Conv1DMac_new_U0_n_62,Conv1DMac_new_U0_n_63,Conv1DMac_new_U0_n_64,Conv1DMac_new_U0_n_65}),
        .tmp_6_reg_1585_reg_0_6_1({Conv1DMac_new_U0_n_70,Conv1DMac_new_U0_n_71}),
        .tmp_6_reg_1585_reg_0_6_2(Conv1DMac_new_U0_n_105),
        .tmp_6_reg_1585_reg_0_6_3(tmp_58_fu_824_p1__0),
        .tmp_6_reg_1585_reg_0_6_4(Conv1DMac_new_U0_n_120),
        .tmp_6_reg_1585_reg_rep_0_0__0_0({Conv1DMac_new_U0_n_28,Conv1DMac_new_U0_n_29}),
        .tmp_6_reg_1585_reg_rep_0_0__0_1(Conv1DMac_new_U0_n_112),
        .tmp_6_reg_1585_reg_rep_0_0__1_0({Conv1DMac_new_U0_n_47,Conv1DMac_new_U0_n_48}),
        .tmp_6_reg_1585_reg_rep_0_0__1_1(Conv1DMac_new_U0_n_115),
        .tmp_6_reg_1585_reg_rep_0_1_0(Conv1DMac_new_U0_n_108),
        .tmp_6_reg_1585_reg_rep_0_2__0_0({Conv1DMac_new_U0_n_38,Conv1DMac_new_U0_n_39}),
        .tmp_6_reg_1585_reg_rep_0_2__0_1(Conv1DMac_new_U0_n_81),
        .tmp_6_reg_1585_reg_rep_0_2__0_2({Conv1DMac_new_U0_n_82,Conv1DMac_new_U0_n_83}),
        .tmp_6_reg_1585_reg_rep_0_2__1_0({Conv1DMac_new_U0_n_57,Conv1DMac_new_U0_n_58}),
        .tmp_6_reg_1585_reg_rep_0_2__1_1(Conv1DMac_new_U0_n_90),
        .tmp_6_reg_1585_reg_rep_0_2__1_2({Conv1DMac_new_U0_n_91,Conv1DMac_new_U0_n_92}),
        .tmp_6_reg_1585_reg_rep_0_3_0({Conv1DMac_new_U0_n_18,Conv1DMac_new_U0_n_19}),
        .tmp_6_reg_1585_reg_rep_0_3__0_0({Conv1DMac_new_U0_n_30,Conv1DMac_new_U0_n_31}),
        .tmp_6_reg_1585_reg_rep_0_3__0_1(Conv1DMac_new_U0_n_113),
        .tmp_6_reg_1585_reg_rep_0_3__1_0({Conv1DMac_new_U0_n_49,Conv1DMac_new_U0_n_50}),
        .tmp_6_reg_1585_reg_rep_0_3__1_1(Conv1DMac_new_U0_n_116),
        .tmp_6_reg_1585_reg_rep_0_4_0(Conv1DMac_new_U0_n_110),
        .tmp_6_reg_1585_reg_rep_0_4_1(Conv1DMac_new_U0_n_111),
        .tmp_6_reg_1585_reg_rep_0_5_0(Conv1DMac_new_U0_n_20),
        .tmp_6_reg_1585_reg_rep_0_5__0_0({Conv1DMac_new_U0_n_34,Conv1DMac_new_U0_n_35,Conv1DMac_new_U0_n_36,Conv1DMac_new_U0_n_37}),
        .tmp_6_reg_1585_reg_rep_0_5__0_1(Conv1DMac_new_U0_n_84),
        .tmp_6_reg_1585_reg_rep_0_5__0_2({Conv1DMac_new_U0_n_85,Conv1DMac_new_U0_n_86}),
        .tmp_6_reg_1585_reg_rep_0_5__1_0({Conv1DMac_new_U0_n_53,Conv1DMac_new_U0_n_54,Conv1DMac_new_U0_n_55,Conv1DMac_new_U0_n_56}),
        .tmp_6_reg_1585_reg_rep_0_5__1_1(Conv1DMac_new_U0_n_93),
        .tmp_6_reg_1585_reg_rep_0_5__1_2({Conv1DMac_new_U0_n_94,Conv1DMac_new_U0_n_95}),
        .tmp_6_reg_1585_reg_rep_0_6_0({Conv1DMac_new_U0_n_21,Conv1DMac_new_U0_n_22,Conv1DMac_new_U0_n_23,Conv1DMac_new_U0_n_24,Conv1DMac_new_U0_n_25,Conv1DMac_new_U0_n_26,Conv1DMac_new_U0_n_27}),
        .tmp_6_reg_1585_reg_rep_0_6_1({Conv1DMac_new_U0_n_32,Conv1DMac_new_U0_n_33}),
        .tmp_6_reg_1585_reg_rep_0_6_2(Conv1DMac_new_U0_n_87),
        .tmp_6_reg_1585_reg_rep_0_6_3(tmp_52_fu_684_p1__0),
        .tmp_6_reg_1585_reg_rep_0_6_4(Conv1DMac_new_U0_n_114),
        .tmp_6_reg_1585_reg_rep_0_6__0_0({Conv1DMac_new_U0_n_40,Conv1DMac_new_U0_n_41,Conv1DMac_new_U0_n_42,Conv1DMac_new_U0_n_43,Conv1DMac_new_U0_n_44,Conv1DMac_new_U0_n_45,Conv1DMac_new_U0_n_46}),
        .tmp_6_reg_1585_reg_rep_0_6__0_1({Conv1DMac_new_U0_n_51,Conv1DMac_new_U0_n_52}),
        .tmp_6_reg_1585_reg_rep_0_6__0_2(Conv1DMac_new_U0_n_96),
        .tmp_6_reg_1585_reg_rep_0_6__0_3(tmp_55_fu_754_p1__0),
        .tmp_6_reg_1585_reg_rep_0_6__0_4(Conv1DMac_new_U0_n_117),
        .tmp_9_reg_1590_pp0_iter3_reg(tmp_9_reg_1590_pp0_iter3_reg));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D73 Relu1D73_U0
       (.Q(Relu1D73_U0_ap_ready),
        .Relu1D73_U0_ap_start(Relu1D73_U0_ap_start),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (Relu1D73_U0_n_7),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .cnv_89PRL_V_V_empty_n(cnv_89PRL_V_V_empty_n),
        .cnv_90PRL_V_V_full_n(cnv_90PRL_V_V_full_n),
        .int_ap_idle_reg(Conv1DMac_new_U0_n_121),
        .int_ap_idle_reg_0(Conv1DBuffer_new_U0_n_19),
        .int_ap_idle_reg_1(start_for_StreamipcA_U_n_6),
        .int_ap_idle_reg_2(Relu1D_U0_n_5),
        .int_ap_idle_reg_3(Conv1DBuffer_new_U0_n_18),
        .int_ap_idle_reg_4(ResizeStream_1_U0_n_6),
        .int_ap_idle_reg_5(ResizeStream_U0_n_5),
        .int_ap_idle_reg_6(StreamingDataWidthCo_U0_n_19),
        .start_for_StreamingDataWidthCo_U0_full_n(start_for_StreamingDataWidthCo_U0_full_n),
        .start_once_reg_reg_0(Relu1D73_U0_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D Relu1D_U0
       (.Q({Relu1D_U0_ap_ready,Relu1D_U0_n_8}),
        .Relu1D_U0_ap_start(Relu1D_U0_ap_start),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .\ap_CS_fsm_reg[1]_0 (Relu1D_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_93PRL_V_V_empty_n(cnv_93PRL_V_V_empty_n),
        .cnv_94PRL_V_V_full_n(cnv_94PRL_V_V_full_n),
        .int_ap_idle_reg(StreamingDataWidthCo_1_U0_n_4),
        .int_ap_idle_reg_0(StreamingDataWidthCo_U0_n_8),
        .int_ap_idle_reg_1(Conv1DBuffer_new_1_U0_n_19),
        .start_for_ResizeStream_U0_full_n(start_for_ResizeStream_U0_full_n),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
        .start_once_reg_reg_0(Relu1D_U0_n_4),
        .start_once_reg_reg_1(Relu1D_U0_n_5),
        .start_once_reg_reg_2(Relu1D_U0_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResizeStream_1 ResizeStream_1_U0
       (.D({ResizeStream_1_U0_n_10,ResizeStream_1_U0_n_11,ResizeStream_1_U0_n_12,ResizeStream_1_U0_n_13,ResizeStream_1_U0_n_14,ResizeStream_1_U0_n_15,ResizeStream_1_U0_n_16,ResizeStream_1_U0_n_17}),
        .Q(ResizeStream_1_U0_n_6),
        .ResizeStream_1_U0_ap_ready(ResizeStream_1_U0_ap_ready),
        .ResizeStream_1_U0_ap_start(ResizeStream_1_U0_ap_start),
        .ResizeStream_1_U0_out_V_V_write(ResizeStream_1_U0_out_V_V_write),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_87_V_V_full_n(cnv_87_V_V_full_n),
        .\in_V_V_0_state_reg[1]_0 (input1_V_V_TREADY),
        .input1_V_V_TDATA(input1_V_V_TDATA[7:0]),
        .input1_V_V_TVALID(input1_V_V_TVALID),
        .start_for_Conv1DBuffer_new_U0_full_n(start_for_Conv1DBuffer_new_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(ResizeStream_1_U0_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResizeStream ResizeStream_U0
       (.D({outStr_V_V_U_n_6,outStr_V_V_U_n_7,outStr_V_V_U_n_8,outStr_V_V_U_n_9,outStr_V_V_U_n_10,outStr_V_V_U_n_11,outStr_V_V_U_n_12,outStr_V_V_U_n_13}),
        .Q(ResizeStream_U0_n_5),
        .ResizeStream_U0_ap_ready(ResizeStream_U0_ap_ready),
        .ResizeStream_U0_ap_start(ResizeStream_U0_ap_start),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (ResizeStream_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .outStr_V_V_empty_n(outStr_V_V_empty_n),
        .\out_V_V_1_state_reg[0]_0 (output1_V_V_TVALID),
        .output1_V_V_TDATA(\^output1_V_V_TDATA ),
        .output1_V_V_TREADY(output1_V_V_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_1 StreamingDataWidthCo_1_U0
       (.D({cnv_94PRL_V_V_U_n_8,cnv_94PRL_V_V_U_n_9,cnv_94PRL_V_V_U_n_10,cnv_94PRL_V_V_U_n_11,cnv_94PRL_V_V_U_n_12,cnv_94PRL_V_V_U_n_13,cnv_94PRL_V_V_U_n_14,cnv_94PRL_V_V_U_n_15}),
        .Q({StreamingDataWidthCo_1_U0_ap_ready,StreamingDataWidthCo_1_U0_n_7}),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .\ap_CS_fsm_reg[2]_0 (StreamingDataWidthCo_1_U0_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_94PRL_V_V_empty_n(cnv_94PRL_V_V_empty_n),
        .internal_full_n_reg(StreamingDataWidthCo_1_U0_n_10),
        .outStr_V_V_full_n(outStr_V_V_full_n),
        .\p_1_reg_87_reg[14]_0 ({cnv_94PRL_V_V_U_n_39,cnv_94PRL_V_V_U_n_40,cnv_94PRL_V_V_U_n_41,cnv_94PRL_V_V_U_n_42,cnv_94PRL_V_V_U_n_43,cnv_94PRL_V_V_U_n_44,cnv_94PRL_V_V_U_n_45,cnv_94PRL_V_V_U_n_46,cnv_94PRL_V_V_U_n_47,cnv_94PRL_V_V_U_n_48,cnv_94PRL_V_V_U_n_49,cnv_94PRL_V_V_U_n_50,cnv_94PRL_V_V_U_n_51,cnv_94PRL_V_V_U_n_52,cnv_94PRL_V_V_U_n_53}),
        .\p_1_reg_87_reg[14]_1 ({cnv_94PRL_V_V_U_n_24,cnv_94PRL_V_V_U_n_25,cnv_94PRL_V_V_U_n_26,cnv_94PRL_V_V_U_n_27,cnv_94PRL_V_V_U_n_28,cnv_94PRL_V_V_U_n_29,cnv_94PRL_V_V_U_n_30,cnv_94PRL_V_V_U_n_31,cnv_94PRL_V_V_U_n_32,cnv_94PRL_V_V_U_n_33,cnv_94PRL_V_V_U_n_34,cnv_94PRL_V_V_U_n_35,cnv_94PRL_V_V_U_n_36,cnv_94PRL_V_V_U_n_37,cnv_94PRL_V_V_U_n_38}),
        .\p_1_reg_87_reg[14]_2 (cnv_94PRL_V_V_U_n_7),
        .\p_1_reg_87_reg[14]_3 (cnv_94PRL_V_V_U_n_6),
        .\p_1_reg_87_reg[7]_0 ({StreamingDataWidthCo_1_U0_n_12,StreamingDataWidthCo_1_U0_n_13,StreamingDataWidthCo_1_U0_n_14,StreamingDataWidthCo_1_U0_n_15,StreamingDataWidthCo_1_U0_n_16,StreamingDataWidthCo_1_U0_n_17,StreamingDataWidthCo_1_U0_n_18,StreamingDataWidthCo_1_U0_n_19}),
        .shiftReg_ce(shiftReg_ce_10),
        .start_for_ResizeStream_U0_full_n(start_for_ResizeStream_U0_full_n),
        .start_once_reg_reg_0(StreamingDataWidthCo_1_U0_n_4),
        .start_once_reg_reg_1(StreamingDataWidthCo_1_U0_n_9),
        .\tmp_reg_198_reg[0]_0 (StreamingDataWidthCo_1_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo StreamingDataWidthCo_U0
       (.D({cnv_90PRL_V_V_U_n_8,cnv_90PRL_V_V_U_n_9,cnv_90PRL_V_V_U_n_10,cnv_90PRL_V_V_U_n_11,cnv_90PRL_V_V_U_n_12,cnv_90PRL_V_V_U_n_13,cnv_90PRL_V_V_U_n_14,cnv_90PRL_V_V_U_n_15}),
        .Q(StreamingDataWidthCo_U0_ap_ready),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (StreamingDataWidthCo_U0_n_19),
        .\ap_CS_fsm_reg[2]_0 (StreamingDataWidthCo_U0_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_90PRL_V_V_empty_n(cnv_90PRL_V_V_empty_n),
        .cnv_91_V_V_full_n(cnv_91_V_V_full_n),
        .int_ap_idle_i_2(Conv1DBuffer_new_1_U0_n_18),
        .int_ap_idle_i_2_0(Relu1D_U0_n_8),
        .int_ap_idle_i_2_1(StreamingDataWidthCo_1_U0_n_7),
        .internal_full_n_reg(StreamingDataWidthCo_U0_n_17),
        .\p_1_reg_87_reg[0]_0 (cnv_90PRL_V_V_U_n_6),
        .\p_1_reg_87_reg[0]_1 (cnv_90PRL_V_V_U_n_7),
        .\p_1_reg_87_reg[14]_0 ({cnv_90PRL_V_V_U_n_39,cnv_90PRL_V_V_U_n_40,cnv_90PRL_V_V_U_n_41,cnv_90PRL_V_V_U_n_42,cnv_90PRL_V_V_U_n_43,cnv_90PRL_V_V_U_n_44,cnv_90PRL_V_V_U_n_45,cnv_90PRL_V_V_U_n_46,cnv_90PRL_V_V_U_n_47,cnv_90PRL_V_V_U_n_48,cnv_90PRL_V_V_U_n_49,cnv_90PRL_V_V_U_n_50,cnv_90PRL_V_V_U_n_51,cnv_90PRL_V_V_U_n_52,cnv_90PRL_V_V_U_n_53}),
        .\p_1_reg_87_reg[14]_1 ({cnv_90PRL_V_V_U_n_24,cnv_90PRL_V_V_U_n_25,cnv_90PRL_V_V_U_n_26,cnv_90PRL_V_V_U_n_27,cnv_90PRL_V_V_U_n_28,cnv_90PRL_V_V_U_n_29,cnv_90PRL_V_V_U_n_30,cnv_90PRL_V_V_U_n_31,cnv_90PRL_V_V_U_n_32,cnv_90PRL_V_V_U_n_33,cnv_90PRL_V_V_U_n_34,cnv_90PRL_V_V_U_n_35,cnv_90PRL_V_V_U_n_36,cnv_90PRL_V_V_U_n_37,cnv_90PRL_V_V_U_n_38}),
        .\p_1_reg_87_reg[7]_0 (p_1_reg_87),
        .shiftReg_ce(shiftReg_ce_11),
        .start_for_Conv1DBuffer_new_1_U0_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
        .start_once_reg_reg_0(StreamingDataWidthCo_U0_n_4),
        .start_once_reg_reg_1(StreamingDataWidthCo_U0_n_8),
        .\tmp_reg_198_reg[0]_0 (StreamingDataWidthCo_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A cnv_87_V_V_U
       (.D({ResizeStream_1_U0_n_10,ResizeStream_1_U0_n_11,ResizeStream_1_U0_n_12,ResizeStream_1_U0_n_13,ResizeStream_1_U0_n_14,ResizeStream_1_U0_n_15,ResizeStream_1_U0_n_16,ResizeStream_1_U0_n_17}),
        .DIADI(cnv_87_V_V_dout),
        .ResizeStream_1_U0_out_V_V_write(ResizeStream_1_U0_out_V_V_write),
        .SR(ap_rst_n_inv),
        .WEA(inputBuf_0_V_we0_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_87_V_V_empty_n(cnv_87_V_V_empty_n),
        .cnv_87_V_V_full_n(cnv_87_V_V_full_n),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1_0),
        .internal_empty_n_reg_0(Conv1DBuffer_new_U0_n_20),
        .or_cond_mid2_reg_411(or_cond_mid2_reg_411));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0 cnv_88_V_V_U
       (.CO(cnv_88_V_V_U_n_91),
        .D(tmp_52_fu_684_p1),
        .DI(Conv1DMac_new_U0_n_17),
        .O({cnv_88_V_V_U_n_92,cnv_88_V_V_U_n_93,cnv_88_V_V_U_n_94,cnv_88_V_V_U_n_95}),
        .S(Conv1DMac_new_U0_n_109),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[1][3] (cnv_88_V_V_U_n_62),
        .\SRL_SIG_reg[1][3]_0 (cnv_88_V_V_U_n_67),
        .\SRL_SIG_reg[1][3]_1 (cnv_88_V_V_U_n_71),
        .\SRL_SIG_reg[1][3]_2 (cnv_88_V_V_U_n_75),
        .\SRL_SIG_reg[1][3]_3 (cnv_88_V_V_U_n_79),
        .\SRL_SIG_reg[1][3]_4 (cnv_88_V_V_U_n_83),
        .\SRL_SIG_reg[1][3]_5 (cnv_88_V_V_U_n_87),
        .\SRL_SIG_reg[1][4] (cnv_88_V_V_U_n_66),
        .\SRL_SIG_reg[1][5] (cnv_88_V_V_U_n_68),
        .\SRL_SIG_reg[1][5]_0 (cnv_88_V_V_U_n_72),
        .\SRL_SIG_reg[1][5]_1 (cnv_88_V_V_U_n_76),
        .\SRL_SIG_reg[1][5]_2 (cnv_88_V_V_U_n_80),
        .\SRL_SIG_reg[1][5]_3 (cnv_88_V_V_U_n_84),
        .\SRL_SIG_reg[1][5]_4 (cnv_88_V_V_U_n_88),
        .\SRL_SIG_reg[1][6] (cnv_88_V_V_U_n_69),
        .\SRL_SIG_reg[1][6]_0 (cnv_88_V_V_U_n_73),
        .\SRL_SIG_reg[1][6]_1 (cnv_88_V_V_U_n_77),
        .\SRL_SIG_reg[1][6]_2 (cnv_88_V_V_U_n_81),
        .\SRL_SIG_reg[1][6]_3 (cnv_88_V_V_U_n_85),
        .\SRL_SIG_reg[1][6]_4 (cnv_88_V_V_U_n_89),
        .\SRL_SIG_reg[1][7] (cnv_88_V_V_U_n_70),
        .\SRL_SIG_reg[1][7]_0 (cnv_88_V_V_U_n_74),
        .\SRL_SIG_reg[1][7]_1 (cnv_88_V_V_U_n_78),
        .\SRL_SIG_reg[1][7]_2 (cnv_88_V_V_U_n_82),
        .\SRL_SIG_reg[1][7]_3 (cnv_88_V_V_U_n_86),
        .\SRL_SIG_reg[1][7]_4 (cnv_88_V_V_U_n_90),
        .\SRL_SIG_reg[1][7]_5 (Conv1DBuffer_new_U0_out_V_V_din),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2_8),
        .ap_rst_n(ap_rst_n),
        .cnv_88_V_V_dout(cnv_88_V_V_dout),
        .cnv_88_V_V_empty_n(cnv_88_V_V_empty_n),
        .cnv_88_V_V_full_n(cnv_88_V_V_full_n),
        .\mOutPtr_reg[0]_0 (Conv1DMac_new_U0_n_4),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new_U0_n_124),
        .out(q0_6),
        .shiftReg_ce(shiftReg_ce_2),
        .tmp_14_fu_642_p2(tmp_14_fu_642_p2),
        .\tmp_14_reg_1634_reg[0] ({Conv1DMac_new_U0_n_78,Conv1DMac_new_U0_n_79}),
        .\tmp_14_reg_1634_reg[0]_0 (Conv1DMac_new_U0_n_80),
        .tmp_16_1_fu_712_p2(tmp_16_1_fu_712_p2),
        .\tmp_16_1_reg_1649_reg[0] (tmp_52_fu_684_p1__0),
        .tmp_16_2_fu_782_p2(tmp_16_2_fu_782_p2),
        .\tmp_16_2_reg_1664_reg[0] (tmp_55_fu_754_p1__0),
        .tmp_16_3_fu_852_p2(tmp_16_3_fu_852_p2),
        .\tmp_16_3_reg_1679_reg[0] (tmp_58_fu_824_p1__0),
        .\tmp_28_reg_1624[3]_i_4 (Conv1DMac_new_U0_n_110),
        .\tmp_28_reg_1624_reg[6] (Conv1DMac_new_U0_n_20),
        .\tmp_28_reg_1624_reg[6]_0 (Conv1DMac_new_U0_n_111),
        .\tmp_31_reg_1639_reg[3] ({Conv1DMac_new_U0_n_21,Conv1DMac_new_U0_n_22,Conv1DMac_new_U0_n_23,Conv1DMac_new_U0_n_24,Conv1DMac_new_U0_n_25,Conv1DMac_new_U0_n_26,Conv1DMac_new_U0_n_27}),
        .\tmp_31_reg_1639_reg[3]_0 ({Conv1DMac_new_U0_n_38,Conv1DMac_new_U0_n_39}),
        .\tmp_31_reg_1639_reg[3]_1 ({Conv1DMac_new_U0_n_82,Conv1DMac_new_U0_n_83}),
        .\tmp_31_reg_1639_reg[3]_2 (Conv1DMac_new_U0_n_87),
        .\tmp_31_reg_1639_reg[3]_3 ({Conv1DMac_new_U0_n_32,Conv1DMac_new_U0_n_33}),
        .\tmp_31_reg_1639_reg[3]_4 (Conv1DMac_new_U0_n_114),
        .\tmp_31_reg_1639_reg[7] ({Conv1DMac_new_U0_n_34,Conv1DMac_new_U0_n_35,Conv1DMac_new_U0_n_36,Conv1DMac_new_U0_n_37}),
        .\tmp_31_reg_1639_reg[7]_0 (Conv1DMac_new_U0_n_81),
        .\tmp_31_reg_1639_reg[7]_1 ({Conv1DMac_new_U0_n_85,Conv1DMac_new_U0_n_86}),
        .\tmp_31_reg_1639_reg[7]_2 (Conv1DMac_new_U0_n_84),
        .\tmp_33_reg_1654_reg[3] ({Conv1DMac_new_U0_n_40,Conv1DMac_new_U0_n_41,Conv1DMac_new_U0_n_42,Conv1DMac_new_U0_n_43,Conv1DMac_new_U0_n_44,Conv1DMac_new_U0_n_45,Conv1DMac_new_U0_n_46}),
        .\tmp_33_reg_1654_reg[3]_0 ({Conv1DMac_new_U0_n_57,Conv1DMac_new_U0_n_58}),
        .\tmp_33_reg_1654_reg[3]_1 ({Conv1DMac_new_U0_n_91,Conv1DMac_new_U0_n_92}),
        .\tmp_33_reg_1654_reg[3]_2 (Conv1DMac_new_U0_n_96),
        .\tmp_33_reg_1654_reg[3]_3 ({Conv1DMac_new_U0_n_51,Conv1DMac_new_U0_n_52}),
        .\tmp_33_reg_1654_reg[3]_4 (Conv1DMac_new_U0_n_117),
        .\tmp_33_reg_1654_reg[7] ({Conv1DMac_new_U0_n_53,Conv1DMac_new_U0_n_54,Conv1DMac_new_U0_n_55,Conv1DMac_new_U0_n_56}),
        .\tmp_33_reg_1654_reg[7]_0 (Conv1DMac_new_U0_n_90),
        .\tmp_33_reg_1654_reg[7]_1 ({Conv1DMac_new_U0_n_94,Conv1DMac_new_U0_n_95}),
        .\tmp_33_reg_1654_reg[7]_2 (Conv1DMac_new_U0_n_93),
        .\tmp_35_reg_1669_reg[3] ({Conv1DMac_new_U0_n_59,Conv1DMac_new_U0_n_60,Conv1DMac_new_U0_n_61,Conv1DMac_new_U0_n_62,Conv1DMac_new_U0_n_63,Conv1DMac_new_U0_n_64,Conv1DMac_new_U0_n_65}),
        .\tmp_35_reg_1669_reg[3]_0 ({Conv1DMac_new_U0_n_76,Conv1DMac_new_U0_n_77}),
        .\tmp_35_reg_1669_reg[3]_1 ({Conv1DMac_new_U0_n_100,Conv1DMac_new_U0_n_101}),
        .\tmp_35_reg_1669_reg[3]_2 (Conv1DMac_new_U0_n_105),
        .\tmp_35_reg_1669_reg[3]_3 ({Conv1DMac_new_U0_n_70,Conv1DMac_new_U0_n_71}),
        .\tmp_35_reg_1669_reg[3]_4 (Conv1DMac_new_U0_n_120),
        .\tmp_35_reg_1669_reg[7] ({Conv1DMac_new_U0_n_72,Conv1DMac_new_U0_n_73,Conv1DMac_new_U0_n_74,Conv1DMac_new_U0_n_75}),
        .\tmp_35_reg_1669_reg[7]_0 (Conv1DMac_new_U0_n_99),
        .\tmp_35_reg_1669_reg[7]_1 ({Conv1DMac_new_U0_n_103,Conv1DMac_new_U0_n_104}),
        .\tmp_35_reg_1669_reg[7]_2 (Conv1DMac_new_U0_n_102),
        .\tmp_48_reg_1629_reg[0] (Conv1DMac_new_U0_n_108),
        .\tmp_48_reg_1629_reg[0]_0 ({Conv1DMac_new_U0_n_18,Conv1DMac_new_U0_n_19}),
        .\tmp_51_reg_1644[0]_i_8 ({Conv1DMac_new_U0_n_30,Conv1DMac_new_U0_n_31}),
        .\tmp_51_reg_1644[0]_i_8_0 (Conv1DMac_new_U0_n_113),
        .\tmp_51_reg_1644_reg[0] ({Conv1DMac_new_U0_n_28,Conv1DMac_new_U0_n_29}),
        .\tmp_51_reg_1644_reg[0]_0 (Conv1DMac_new_U0_n_112),
        .\tmp_54_reg_1659[0]_i_8 ({Conv1DMac_new_U0_n_49,Conv1DMac_new_U0_n_50}),
        .\tmp_54_reg_1659[0]_i_8_0 (Conv1DMac_new_U0_n_116),
        .\tmp_54_reg_1659_reg[0] ({Conv1DMac_new_U0_n_47,Conv1DMac_new_U0_n_48}),
        .\tmp_54_reg_1659_reg[0]_0 (Conv1DMac_new_U0_n_115),
        .\tmp_57_reg_1674[0]_i_8 ({Conv1DMac_new_U0_n_68,Conv1DMac_new_U0_n_69}),
        .\tmp_57_reg_1674[0]_i_8_0 (Conv1DMac_new_U0_n_119),
        .\tmp_57_reg_1674_reg[0] ({Conv1DMac_new_U0_n_66,Conv1DMac_new_U0_n_67}),
        .\tmp_57_reg_1674_reg[0]_0 (Conv1DMac_new_U0_n_118),
        .tmp_6_reg_1585_reg_0_0(cnv_88_V_V_U_n_49),
        .tmp_6_reg_1585_reg_0_0_0(cnv_88_V_V_U_n_103),
        .tmp_6_reg_1585_reg_0_3({cnv_88_V_V_U_n_50,cnv_88_V_V_U_n_51,cnv_88_V_V_U_n_52,cnv_88_V_V_U_n_53}),
        .tmp_6_reg_1585_reg_0_3_0(cnv_88_V_V_U_n_104),
        .tmp_6_reg_1585_reg_0_6(tmp_58_fu_824_p1),
        .tmp_6_reg_1585_reg_rep_0_0(cnv_88_V_V_U_n_7),
        .tmp_6_reg_1585_reg_rep_0_0_0(cnv_88_V_V_U_n_63),
        .tmp_6_reg_1585_reg_rep_0_0_1(cnv_88_V_V_U_n_64),
        .tmp_6_reg_1585_reg_rep_0_0_2(cnv_88_V_V_U_n_65),
        .tmp_6_reg_1585_reg_rep_0_0__0(cnv_88_V_V_U_n_21),
        .tmp_6_reg_1585_reg_rep_0_0__0_0(cnv_88_V_V_U_n_99),
        .tmp_6_reg_1585_reg_rep_0_0__1(cnv_88_V_V_U_n_35),
        .tmp_6_reg_1585_reg_rep_0_0__1_0(cnv_88_V_V_U_n_101),
        .tmp_6_reg_1585_reg_rep_0_3({cnv_88_V_V_U_n_8,cnv_88_V_V_U_n_9,cnv_88_V_V_U_n_10,cnv_88_V_V_U_n_11}),
        .tmp_6_reg_1585_reg_rep_0_3__0({cnv_88_V_V_U_n_22,cnv_88_V_V_U_n_23,cnv_88_V_V_U_n_24,cnv_88_V_V_U_n_25}),
        .tmp_6_reg_1585_reg_rep_0_3__0_0(cnv_88_V_V_U_n_100),
        .tmp_6_reg_1585_reg_rep_0_3__1({cnv_88_V_V_U_n_36,cnv_88_V_V_U_n_37,cnv_88_V_V_U_n_38,cnv_88_V_V_U_n_39}),
        .tmp_6_reg_1585_reg_rep_0_3__1_0(cnv_88_V_V_U_n_102),
        .tmp_6_reg_1585_reg_rep_0_5({cnv_88_V_V_U_n_96,cnv_88_V_V_U_n_97,cnv_88_V_V_U_n_98}),
        .tmp_6_reg_1585_reg_rep_0_6__0(tmp_55_fu_754_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A cnv_89PRL_V_V_U
       (.D(tmp_V_5_fu_120_p3),
        .E(shiftReg_ce_5),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][31] (Conv1DMac_new_U0_out_V_V_din),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_89PRL_V_V_empty_n(cnv_89PRL_V_V_empty_n),
        .cnv_89PRL_V_V_full_n(cnv_89PRL_V_V_full_n),
        .\mOutPtr_reg[0]_0 (Relu1D73_U0_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DMac_new_U0_n_8),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new_U0_n_123),
        .tmp_9_reg_1590_pp0_iter3_reg(tmp_9_reg_1590_pp0_iter3_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_1 cnv_90PRL_V_V_U
       (.D({cnv_90PRL_V_V_U_n_8,cnv_90PRL_V_V_U_n_9,cnv_90PRL_V_V_U_n_10,cnv_90PRL_V_V_U_n_11,cnv_90PRL_V_V_U_n_12,cnv_90PRL_V_V_U_n_13,cnv_90PRL_V_V_U_n_14,cnv_90PRL_V_V_U_n_15}),
        .Q({cnv_90PRL_V_V_U_n_24,cnv_90PRL_V_V_U_n_25,cnv_90PRL_V_V_U_n_26,cnv_90PRL_V_V_U_n_27,cnv_90PRL_V_V_U_n_28,cnv_90PRL_V_V_U_n_29,cnv_90PRL_V_V_U_n_30,cnv_90PRL_V_V_U_n_31,cnv_90PRL_V_V_U_n_32,cnv_90PRL_V_V_U_n_33,cnv_90PRL_V_V_U_n_34,cnv_90PRL_V_V_U_n_35,cnv_90PRL_V_V_U_n_36,cnv_90PRL_V_V_U_n_37,cnv_90PRL_V_V_U_n_38}),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][0] (StreamingDataWidthCo_U0_n_5),
        .\SRL_SIG_reg[0][30] (Relu1D73_U0_n_7),
        .\SRL_SIG_reg[0][30]_0 (tmp_V_5_fu_120_p3),
        .\SRL_SIG_reg[0][7] (p_1_reg_87),
        .\SRL_SIG_reg[1][22] ({cnv_90PRL_V_V_U_n_39,cnv_90PRL_V_V_U_n_40,cnv_90PRL_V_V_U_n_41,cnv_90PRL_V_V_U_n_42,cnv_90PRL_V_V_U_n_43,cnv_90PRL_V_V_U_n_44,cnv_90PRL_V_V_U_n_45,cnv_90PRL_V_V_U_n_46,cnv_90PRL_V_V_U_n_47,cnv_90PRL_V_V_U_n_48,cnv_90PRL_V_V_U_n_49,cnv_90PRL_V_V_U_n_50,cnv_90PRL_V_V_U_n_51,cnv_90PRL_V_V_U_n_52,cnv_90PRL_V_V_U_n_53}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_90PRL_V_V_empty_n(cnv_90PRL_V_V_empty_n),
        .cnv_90PRL_V_V_full_n(cnv_90PRL_V_V_full_n),
        .internal_empty_n_reg_0(StreamingDataWidthCo_U0_n_17),
        .\mOutPtr_reg[0]_0 (cnv_90PRL_V_V_U_n_7),
        .\mOutPtr_reg[1]_0 (cnv_90PRL_V_V_U_n_6),
        .\p_1_reg_87_reg[7] ({cnv_90PRL_V_V_U_n_16,cnv_90PRL_V_V_U_n_17,cnv_90PRL_V_V_U_n_18,cnv_90PRL_V_V_U_n_19,cnv_90PRL_V_V_U_n_20,cnv_90PRL_V_V_U_n_21,cnv_90PRL_V_V_U_n_22,cnv_90PRL_V_V_U_n_23}),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 cnv_91_V_V_U
       (.D({cnv_90PRL_V_V_U_n_16,cnv_90PRL_V_V_U_n_17,cnv_90PRL_V_V_U_n_18,cnv_90PRL_V_V_U_n_19,cnv_90PRL_V_V_U_n_20,cnv_90PRL_V_V_U_n_21,cnv_90PRL_V_V_U_n_22,cnv_90PRL_V_V_U_n_23}),
        .DIADI(cnv_91_V_V_dout),
        .SR(ap_rst_n_inv),
        .WEA(inputBuf_0_V_we0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_91_V_V_empty_n(cnv_91_V_V_empty_n),
        .cnv_91_V_V_full_n(cnv_91_V_V_full_n),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1),
        .internal_empty_n_reg_0(Conv1DBuffer_new_1_U0_n_20),
        .or_cond_mid2_reg_415(or_cond_mid2_reg_415),
        .shiftReg_ce(shiftReg_ce_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 cnv_92_V_V_U
       (.CO(cnv_92_V_V_U_n_6),
        .D(tmp_42_fu_730_p1),
        .DI(Conv1DMac_new_1_U0_n_31),
        .O({cnv_92_V_V_U_n_11,cnv_92_V_V_U_n_12,cnv_92_V_V_U_n_13,cnv_92_V_V_U_n_14}),
        .S(Conv1DMac_new_1_U0_n_61),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[1][3] (cnv_92_V_V_U_n_72),
        .\SRL_SIG_reg[1][3]_0 (cnv_92_V_V_U_n_85),
        .\SRL_SIG_reg[1][3]_1 (cnv_92_V_V_U_n_90),
        .\SRL_SIG_reg[1][3]_2 (cnv_92_V_V_U_n_94),
        .\SRL_SIG_reg[1][3]_3 (cnv_92_V_V_U_n_98),
        .\SRL_SIG_reg[1][4] (cnv_92_V_V_U_n_84),
        .\SRL_SIG_reg[1][4]_0 (cnv_92_V_V_U_n_89),
        .\SRL_SIG_reg[1][4]_1 (cnv_92_V_V_U_n_102),
        .\SRL_SIG_reg[1][5] (cnv_92_V_V_U_n_86),
        .\SRL_SIG_reg[1][5]_0 (cnv_92_V_V_U_n_91),
        .\SRL_SIG_reg[1][5]_1 (cnv_92_V_V_U_n_95),
        .\SRL_SIG_reg[1][5]_2 (cnv_92_V_V_U_n_99),
        .\SRL_SIG_reg[1][6] (cnv_92_V_V_U_n_87),
        .\SRL_SIG_reg[1][6]_0 (cnv_92_V_V_U_n_92),
        .\SRL_SIG_reg[1][6]_1 (cnv_92_V_V_U_n_96),
        .\SRL_SIG_reg[1][6]_2 (cnv_92_V_V_U_n_100),
        .\SRL_SIG_reg[1][7] (cnv_92_V_V_U_n_88),
        .\SRL_SIG_reg[1][7]_0 (cnv_92_V_V_U_n_93),
        .\SRL_SIG_reg[1][7]_1 (cnv_92_V_V_U_n_97),
        .\SRL_SIG_reg[1][7]_2 (cnv_92_V_V_U_n_101),
        .\SRL_SIG_reg[1][7]_3 (Conv1DBuffer_new_1_U0_out_V_V_din),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n(ap_rst_n),
        .cnv_92_V_V_dout(cnv_92_V_V_dout),
        .cnv_92_V_V_empty_n(cnv_92_V_V_empty_n),
        .cnv_92_V_V_full_n(cnv_92_V_V_full_n),
        .\mOutPtr_reg[0]_0 (Conv1DMac_new_1_U0_n_4),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new_1_U0_n_89),
        .out(q0),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_15_reg_1623[3]_i_4 (Conv1DMac_new_1_U0_n_39),
        .\tmp_15_reg_1623[3]_i_4_0 (Conv1DMac_new_1_U0_n_70),
        .\tmp_15_reg_1623_reg[6] (Conv1DMac_new_1_U0_n_40),
        .\tmp_15_reg_1623_reg[6]_0 (Conv1DMac_new_1_U0_n_71),
        .\tmp_15_reg_1623_reg[6]_i_2 ({Conv1DMac_new_1_U0_n_33,Conv1DMac_new_1_U0_n_34,Conv1DMac_new_1_U0_n_35,Conv1DMac_new_1_U0_n_36,Conv1DMac_new_1_U0_n_37,Conv1DMac_new_1_U0_n_38}),
        .\tmp_21_reg_1638_reg[3] (Conv1DMac_new_1_U0_n_24),
        .\tmp_21_reg_1638_reg[3]_0 ({Conv1DMac_new_1_U0_n_48,Conv1DMac_new_1_U0_n_49}),
        .\tmp_21_reg_1638_reg[3]_1 (Conv1DMac_new_1_U0_n_78),
        .\tmp_21_reg_1638_reg[3]_2 ({Conv1DMac_new_1_U0_n_41,Conv1DMac_new_1_U0_n_42,Conv1DMac_new_1_U0_n_43,Conv1DMac_new_1_U0_n_44,Conv1DMac_new_1_U0_n_45,Conv1DMac_new_1_U0_n_46,Conv1DMac_new_1_U0_n_47}),
        .\tmp_21_reg_1638_reg[3]_3 ({Conv1DMac_new_1_U0_n_12,Conv1DMac_new_1_U0_n_13}),
        .\tmp_21_reg_1638_reg[3]_4 ({Conv1DMac_new_1_U0_n_15,Conv1DMac_new_1_U0_n_16}),
        .\tmp_21_reg_1638_reg[7] ({Conv1DMac_new_1_U0_n_17,Conv1DMac_new_1_U0_n_18,Conv1DMac_new_1_U0_n_19,Conv1DMac_new_1_U0_n_20}),
        .\tmp_21_reg_1638_reg[7]_0 (Conv1DMac_new_1_U0_n_14),
        .\tmp_21_reg_1638_reg[7]_1 ({Conv1DMac_new_1_U0_n_22,Conv1DMac_new_1_U0_n_23}),
        .\tmp_21_reg_1638_reg[7]_2 (Conv1DMac_new_1_U0_n_21),
        .\tmp_23_reg_1613_reg[0] (Conv1DMac_new_1_U0_n_58),
        .\tmp_23_reg_1613_reg[0]_0 ({Conv1DMac_new_1_U0_n_59,Conv1DMac_new_1_U0_n_60}),
        .\tmp_26_reg_1653[3]_i_4 (Conv1DMac_new_1_U0_n_56),
        .\tmp_26_reg_1653[3]_i_4_0 (Conv1DMac_new_1_U0_n_85),
        .\tmp_26_reg_1653_reg[6] (Conv1DMac_new_1_U0_n_57),
        .\tmp_26_reg_1653_reg[6]_0 (Conv1DMac_new_1_U0_n_86),
        .\tmp_26_reg_1653_reg[6]_i_2 ({Conv1DMac_new_1_U0_n_50,Conv1DMac_new_1_U0_n_51,Conv1DMac_new_1_U0_n_52,Conv1DMac_new_1_U0_n_53,Conv1DMac_new_1_U0_n_54,Conv1DMac_new_1_U0_n_55}),
        .\tmp_38_reg_1628_reg[0] ({Conv1DMac_new_1_U0_n_64,Conv1DMac_new_1_U0_n_65}),
        .\tmp_38_reg_1628_reg[0]_0 (Conv1DMac_new_1_U0_n_66),
        .\tmp_38_reg_1628_reg[0]_1 ({Conv1DMac_new_1_U0_n_67,Conv1DMac_new_1_U0_n_68}),
        .\tmp_38_reg_1628_reg[0]_2 (Conv1DMac_new_1_U0_n_69),
        .\tmp_41_reg_1643[0]_i_8 ({Conv1DMac_new_1_U0_n_75,Conv1DMac_new_1_U0_n_76}),
        .\tmp_41_reg_1643[0]_i_8_0 (Conv1DMac_new_1_U0_n_77),
        .\tmp_41_reg_1643_reg[0] ({Conv1DMac_new_1_U0_n_72,Conv1DMac_new_1_U0_n_73}),
        .\tmp_41_reg_1643_reg[0]_0 (Conv1DMac_new_1_U0_n_74),
        .\tmp_44_reg_1658_reg[0] ({Conv1DMac_new_1_U0_n_79,Conv1DMac_new_1_U0_n_80}),
        .\tmp_44_reg_1658_reg[0]_0 (Conv1DMac_new_1_U0_n_81),
        .\tmp_44_reg_1658_reg[0]_1 ({Conv1DMac_new_1_U0_n_82,Conv1DMac_new_1_U0_n_83}),
        .\tmp_44_reg_1658_reg[0]_2 (Conv1DMac_new_1_U0_n_84),
        .tmp_4_reg_1569_reg_0(cnv_92_V_V_U_n_56),
        .tmp_4_reg_1569_reg_0_0({cnv_92_V_V_U_n_57,tmp_45_fu_800_p1}),
        .tmp_4_reg_1569_reg_1({cnv_92_V_V_U_n_61,cnv_92_V_V_U_n_62,cnv_92_V_V_U_n_63,cnv_92_V_V_U_n_64}),
        .tmp_4_reg_1569_reg_1_0({cnv_92_V_V_U_n_65,cnv_92_V_V_U_n_66,cnv_92_V_V_U_n_67,cnv_92_V_V_U_n_68}),
        .tmp_4_reg_1569_reg_2({cnv_92_V_V_U_n_69,cnv_92_V_V_U_n_70,cnv_92_V_V_U_n_71}),
        .tmp_4_reg_1569_reg_rep_0({cnv_92_V_V_U_n_7,cnv_92_V_V_U_n_8,cnv_92_V_V_U_n_9,cnv_92_V_V_U_n_10}),
        .tmp_4_reg_1569_reg_rep_0_0(cnv_92_V_V_U_n_73),
        .tmp_4_reg_1569_reg_rep_0_1(cnv_92_V_V_U_n_74),
        .tmp_4_reg_1569_reg_rep_0_2(cnv_92_V_V_U_n_75),
        .tmp_4_reg_1569_reg_rep_0__0(cnv_92_V_V_U_n_22),
        .tmp_4_reg_1569_reg_rep_0__0_0({cnv_92_V_V_U_n_23,tmp_39_fu_660_p1}),
        .tmp_4_reg_1569_reg_rep_0__1(cnv_92_V_V_U_n_38),
        .tmp_4_reg_1569_reg_rep_0__1_0({cnv_92_V_V_U_n_39,tmp_42_fu_730_p1__0}),
        .tmp_4_reg_1569_reg_rep_1({cnv_92_V_V_U_n_15,cnv_92_V_V_U_n_16,cnv_92_V_V_U_n_17,cnv_92_V_V_U_n_18}),
        .tmp_4_reg_1569_reg_rep_1__0({cnv_92_V_V_U_n_27,cnv_92_V_V_U_n_28,cnv_92_V_V_U_n_29,cnv_92_V_V_U_n_30}),
        .tmp_4_reg_1569_reg_rep_1__0_0({cnv_92_V_V_U_n_31,cnv_92_V_V_U_n_32,cnv_92_V_V_U_n_33,cnv_92_V_V_U_n_34}),
        .tmp_4_reg_1569_reg_rep_1__1(cnv_92_V_V_U_n_43),
        .tmp_4_reg_1569_reg_rep_1__1_0({cnv_92_V_V_U_n_44,cnv_92_V_V_U_n_45,cnv_92_V_V_U_n_46,cnv_92_V_V_U_n_47}),
        .tmp_4_reg_1569_reg_rep_2({cnv_92_V_V_U_n_19,cnv_92_V_V_U_n_20,cnv_92_V_V_U_n_21}),
        .tmp_4_reg_1569_reg_rep_2__0({cnv_92_V_V_U_n_35,cnv_92_V_V_U_n_36,cnv_92_V_V_U_n_37}),
        .\tmp_8_reg_1608[3]_i_4 (Conv1DMac_new_1_U0_n_62),
        .\tmp_8_reg_1608_reg[6] (Conv1DMac_new_1_U0_n_32),
        .\tmp_8_reg_1608_reg[6]_0 (Conv1DMac_new_1_U0_n_63));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_4 cnv_93PRL_V_V_U
       (.D(tmp_V_6_fu_120_p3),
        .E(shiftReg_ce_3),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][31] (Conv1DMac_new_1_U0_out_V_V_din),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_93PRL_V_V_empty_n(cnv_93PRL_V_V_empty_n),
        .cnv_93PRL_V_V_full_n(cnv_93PRL_V_V_full_n),
        .\mOutPtr_reg[0]_0 (Relu1D_U0_n_9),
        .\mOutPtr_reg[0]_1 (Conv1DMac_new_1_U0_n_8),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new_1_U0_n_88),
        .tmp_6_reg_1574_pp0_iter3_reg(tmp_6_reg_1574_pp0_iter3_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_5 cnv_94PRL_V_V_U
       (.D({cnv_94PRL_V_V_U_n_8,cnv_94PRL_V_V_U_n_9,cnv_94PRL_V_V_U_n_10,cnv_94PRL_V_V_U_n_11,cnv_94PRL_V_V_U_n_12,cnv_94PRL_V_V_U_n_13,cnv_94PRL_V_V_U_n_14,cnv_94PRL_V_V_U_n_15}),
        .Q({cnv_94PRL_V_V_U_n_24,cnv_94PRL_V_V_U_n_25,cnv_94PRL_V_V_U_n_26,cnv_94PRL_V_V_U_n_27,cnv_94PRL_V_V_U_n_28,cnv_94PRL_V_V_U_n_29,cnv_94PRL_V_V_U_n_30,cnv_94PRL_V_V_U_n_31,cnv_94PRL_V_V_U_n_32,cnv_94PRL_V_V_U_n_33,cnv_94PRL_V_V_U_n_34,cnv_94PRL_V_V_U_n_35,cnv_94PRL_V_V_U_n_36,cnv_94PRL_V_V_U_n_37,cnv_94PRL_V_V_U_n_38}),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][30] (Relu1D_U0_n_9),
        .\SRL_SIG_reg[0][30]_0 (tmp_V_6_fu_120_p3),
        .\SRL_SIG_reg[0][7] (StreamingDataWidthCo_1_U0_n_5),
        .\SRL_SIG_reg[0][7]_0 ({StreamingDataWidthCo_1_U0_n_12,StreamingDataWidthCo_1_U0_n_13,StreamingDataWidthCo_1_U0_n_14,StreamingDataWidthCo_1_U0_n_15,StreamingDataWidthCo_1_U0_n_16,StreamingDataWidthCo_1_U0_n_17,StreamingDataWidthCo_1_U0_n_18,StreamingDataWidthCo_1_U0_n_19}),
        .\SRL_SIG_reg[1][22] ({cnv_94PRL_V_V_U_n_39,cnv_94PRL_V_V_U_n_40,cnv_94PRL_V_V_U_n_41,cnv_94PRL_V_V_U_n_42,cnv_94PRL_V_V_U_n_43,cnv_94PRL_V_V_U_n_44,cnv_94PRL_V_V_U_n_45,cnv_94PRL_V_V_U_n_46,cnv_94PRL_V_V_U_n_47,cnv_94PRL_V_V_U_n_48,cnv_94PRL_V_V_U_n_49,cnv_94PRL_V_V_U_n_50,cnv_94PRL_V_V_U_n_51,cnv_94PRL_V_V_U_n_52,cnv_94PRL_V_V_U_n_53}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cnv_94PRL_V_V_empty_n(cnv_94PRL_V_V_empty_n),
        .cnv_94PRL_V_V_full_n(cnv_94PRL_V_V_full_n),
        .internal_empty_n_reg_0(StreamingDataWidthCo_1_U0_n_10),
        .\mOutPtr_reg[0]_0 (cnv_94PRL_V_V_U_n_7),
        .\mOutPtr_reg[1]_0 (cnv_94PRL_V_V_U_n_6),
        .\p_1_reg_87_reg[7] ({cnv_94PRL_V_V_U_n_16,cnv_94PRL_V_V_U_n_17,cnv_94PRL_V_V_U_n_18,cnv_94PRL_V_V_U_n_19,cnv_94PRL_V_V_U_n_20,cnv_94PRL_V_V_U_n_21,cnv_94PRL_V_V_U_n_22,cnv_94PRL_V_V_U_n_23}),
        .shiftReg_ce(shiftReg_ce_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS4_1_control_s_axi computeS4_1_control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ResizeStream_1_U0_ap_ready(ResizeStream_1_U0_ap_ready),
        .ResizeStream_1_U0_ap_start(ResizeStream_1_U0_ap_start),
        .ResizeStream_U0_ap_ready(ResizeStream_U0_ap_ready),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .int_ap_start_reg_0(computeS4_1_control_s_axi_U_n_9),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({\^s_axi_control_RDATA [7],\^s_axi_control_RDATA [3:0]}),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({s_axi_control_WDATA[7],s_axi_control_WDATA[1:0]}),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .start_for_Conv1DBuffer_new_U0_full_n(start_for_Conv1DBuffer_new_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 outStr_V_V_U
       (.D({outStr_V_V_U_n_6,outStr_V_V_U_n_7,outStr_V_V_U_n_8,outStr_V_V_U_n_9,outStr_V_V_U_n_10,outStr_V_V_U_n_11,outStr_V_V_U_n_12,outStr_V_V_U_n_13}),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][7] ({cnv_94PRL_V_V_U_n_16,cnv_94PRL_V_V_U_n_17,cnv_94PRL_V_V_U_n_18,cnv_94PRL_V_V_U_n_19,cnv_94PRL_V_V_U_n_20,cnv_94PRL_V_V_U_n_21,cnv_94PRL_V_V_U_n_22,cnv_94PRL_V_V_U_n_23}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[1]_0 (ResizeStream_U0_n_6),
        .outStr_V_V_empty_n(outStr_V_V_empty_n),
        .outStr_V_V_full_n(outStr_V_V_full_n),
        .shiftReg_ce(shiftReg_ce_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBmb6 start_for_Conv1DBmb6_U
       (.Conv1DBuffer_new_U0_ap_start(Conv1DBuffer_new_U0_ap_start),
        .Q(Conv1DBuffer_new_U0_ap_ready),
        .ResizeStream_1_U0_ap_start(ResizeStream_1_U0_ap_start),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Conv1DBmb6_U_n_6),
        .internal_empty_n_reg_1(computeS4_1_control_s_axi_U_n_9),
        .internal_empty_n_reg_2(Conv1DBuffer_new_U0_n_16),
        .internal_full_n_reg_0(Conv1DBuffer_new_U0_n_21),
        .\mOutPtr_reg[1]_0 (ResizeStream_1_U0_n_9),
        .start_for_Conv1DBuffer_new_U0_full_n(start_for_Conv1DBuffer_new_U0_full_n),
        .start_for_Conv1DMac_new_U0_full_n(start_for_Conv1DMac_new_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBqcK start_for_Conv1DBqcK_U
       (.Conv1DBuffer_new_1_U0_ap_start(Conv1DBuffer_new_1_U0_ap_start),
        .Q(Conv1DBuffer_new_1_U0_ap_ready),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Conv1DBqcK_U_n_6),
        .internal_empty_n_reg_1(start_for_StreamipcA_U_n_7),
        .internal_empty_n_reg_2(Conv1DBuffer_new_1_U0_n_16),
        .internal_full_n_reg_0(Conv1DBuffer_new_1_U0_n_21),
        .\mOutPtr_reg[1]_0 (StreamingDataWidthCo_U0_n_4),
        .\mOutPtr_reg[1]_1 (StreamingDataWidthCo_U0_n_8),
        .start_for_Conv1DBuffer_new_1_U0_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
        .start_for_Conv1DMac_new_1_U0_full_n(start_for_Conv1DMac_new_1_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DMncg start_for_Conv1DMncg_U
       (.Conv1DBuffer_new_U0_ap_start(Conv1DBuffer_new_U0_ap_start),
        .Conv1DMac_new_U0_ap_start(Conv1DMac_new_U0_ap_start),
        .Q(Conv1DMac_new_U0_ap_ready),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Conv1DBmb6_U_n_6),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new_U0_n_16),
        .\mOutPtr_reg[1]_1 (Conv1DBuffer_new_U0_n_19),
        .start_for_Conv1DMac_new_U0_full_n(start_for_Conv1DMac_new_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DMrcU start_for_Conv1DMrcU_U
       (.Conv1DBuffer_new_1_U0_ap_start(Conv1DBuffer_new_1_U0_ap_start),
        .Conv1DMac_new_1_U0_ap_start(Conv1DMac_new_1_U0_ap_start),
        .Q(Conv1DMac_new_1_U0_ap_ready),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Conv1DBqcK_U_n_6),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new_1_U0_n_16),
        .\mOutPtr_reg[1]_1 (Conv1DBuffer_new_1_U0_n_19),
        .start_for_Conv1DMac_new_1_U0_full_n(start_for_Conv1DMac_new_1_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D7ocq start_for_Relu1D7ocq_U
       (.Conv1DMac_new_U0_ap_start(Conv1DMac_new_U0_ap_start),
        .Q(Relu1D73_U0_ap_ready),
        .Relu1D73_U0_ap_start(Relu1D73_U0_ap_start),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Relu1D7ocq_U_n_7),
        .internal_empty_n_reg_1(Relu1D73_U0_n_4),
        .internal_full_n_reg_0(start_for_Relu1D7ocq_U_n_6),
        .start_for_Relu1D73_U0_full_n(start_for_Relu1D73_U0_full_n),
        .start_for_StreamingDataWidthCo_U0_full_n(start_for_StreamingDataWidthCo_U0_full_n),
        .start_once_reg(start_once_reg_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D_U0 start_for_Relu1D_U0_U
       (.Conv1DMac_new_1_U0_ap_start(Conv1DMac_new_1_U0_ap_start),
        .Q(Relu1D_U0_ap_ready),
        .Relu1D_U0_ap_start(Relu1D_U0_ap_start),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Relu1D_U0_U_n_7),
        .internal_empty_n_reg_1(Relu1D_U0_n_4),
        .internal_full_n_reg_0(start_for_Relu1D_U0_U_n_6),
        .start_for_Relu1D_U0_full_n(start_for_Relu1D_U0_full_n),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
        .start_once_reg(start_once_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_ResizeStde start_for_ResizeStde_U
       (.ResizeStream_U0_ap_ready(ResizeStream_U0_ap_ready),
        .ResizeStream_U0_ap_start(ResizeStream_U0_ap_start),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Streamisc4_U_n_6),
        .\mOutPtr_reg[1]_0 (StreamingDataWidthCo_1_U0_n_4),
        .\mOutPtr_reg[1]_1 (StreamingDataWidthCo_1_U0_n_9),
        .start_for_ResizeStream_U0_full_n(start_for_ResizeStream_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_StreamipcA start_for_StreamipcA_U
       (.Q(StreamingDataWidthCo_U0_ap_ready),
        .Relu1D73_U0_ap_start(Relu1D73_U0_ap_start),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_StreamipcA_U_n_7),
        .internal_empty_n_reg_1(start_for_Relu1D7ocq_U_n_7),
        .internal_empty_n_reg_2(StreamingDataWidthCo_U0_n_4),
        .internal_full_n_reg_0(start_for_StreamipcA_U_n_6),
        .internal_full_n_reg_1(StreamingDataWidthCo_U0_n_18),
        .\mOutPtr_reg[1]_0 (Relu1D73_U0_n_4),
        .start_for_Conv1DBuffer_new_1_U0_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
        .start_for_StreamingDataWidthCo_U0_full_n(start_for_StreamingDataWidthCo_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streamisc4 start_for_Streamisc4_U
       (.Q(StreamingDataWidthCo_1_U0_ap_ready),
        .Relu1D_U0_ap_start(Relu1D_U0_ap_start),
        .SR(ap_rst_n_inv),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Streamisc4_U_n_6),
        .internal_empty_n_reg_1(start_for_Relu1D_U0_U_n_7),
        .internal_empty_n_reg_2(StreamingDataWidthCo_1_U0_n_4),
        .internal_full_n_reg_0(StreamingDataWidthCo_1_U0_n_11),
        .\mOutPtr_reg[1]_0 (Relu1D_U0_n_4),
        .\mOutPtr_reg[1]_1 (Relu1D_U0_n_6),
        .start_for_ResizeStream_U0_full_n(start_for_ResizeStream_U0_full_n),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS4_1_control_s_axi
   (SR,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    ResizeStream_1_U0_ap_start,
    interrupt,
    int_ap_start_reg_0,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RDATA,
    ap_idle,
    ap_clk,
    ResizeStream_1_U0_ap_ready,
    s_axi_control_WDATA,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    ap_rst_n,
    start_for_Conv1DBuffer_new_U0_full_n,
    start_once_reg,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    s_axi_control_ARVALID,
    ResizeStream_U0_ap_ready,
    s_axi_control_AWADDR);
  output [0:0]SR;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output ResizeStream_1_U0_ap_start;
  output interrupt;
  output int_ap_start_reg_0;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [4:0]s_axi_control_RDATA;
  input ap_idle;
  input ap_clk;
  input ResizeStream_1_U0_ap_ready;
  input [2:0]s_axi_control_WDATA;
  input s_axi_control_WVALID;
  input [0:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input [3:0]s_axi_control_ARADDR;
  input ap_rst_n;
  input start_for_Conv1DBuffer_new_U0_full_n;
  input start_once_reg;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input s_axi_control_ARVALID;
  input ResizeStream_U0_ap_ready;
  input [3:0]s_axi_control_AWADDR;

  wire \FSM_onehot_rstate[1]_i_1_n_4 ;
  wire \FSM_onehot_rstate[2]_i_1_n_4 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_4 ;
  wire \FSM_onehot_wstate[2]_i_1_n_4 ;
  wire \FSM_onehot_wstate[3]_i_1_n_4 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ResizeStream_1_U0_ap_ready;
  wire ResizeStream_1_U0_ap_start;
  wire ResizeStream_U0_ap_ready;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ar_hs;
  wire int_ap_done;
  wire int_ap_done_i_1_n_4;
  wire int_ap_done_i_2_n_4;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_4;
  wire int_ap_start_reg_0;
  wire int_auto_restart;
  wire int_auto_restart_i_1_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_reg_n_4;
  wire \int_ier[0]_i_1_n_4 ;
  wire \int_ier[1]_i_1_n_4 ;
  wire \int_ier[1]_i_2_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire int_isr;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire interrupt;
  wire p_0_in__0;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [4:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [2:0]s_axi_control_WDATA;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_Conv1DBuffer_new_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_4 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT5 #(
    .INIT(32'hFF1D0C1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BVALID),
        .I4(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[1]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_4 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_4 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_4),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(ResizeStream_U0_ap_ready),
        .I4(int_ap_done),
        .O(int_ap_done_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .O(int_ap_done_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_4),
        .Q(int_ap_done),
        .R(SR));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(SR));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ResizeStream_1_U0_ap_ready),
        .Q(int_ap_ready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart),
        .I1(ResizeStream_1_U0_ap_ready),
        .I2(int_ap_start3_out),
        .I3(ResizeStream_1_U0_ap_start),
        .O(int_ap_start_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ResizeStream_1_U0_ap_start),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[2]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .I4(int_auto_restart),
        .O(int_auto_restart_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(int_auto_restart),
        .R(SR));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .I4(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .I4(\int_ier_reg_n_4_[0] ),
        .O(\int_ier[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_4_[0] ),
        .I4(s_axi_control_WSTRB),
        .O(\int_ier[1]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_4 ),
        .Q(p_0_in__0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_4_[0] ),
        .I3(ResizeStream_U0_ap_ready),
        .I4(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\int_ier[1]_i_2_n_4 ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(int_isr),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(p_0_in__0),
        .I1(ResizeStream_1_U0_ap_ready),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(p_1_in),
        .R(SR));
  LUT3 #(
    .INIT(8'hF7)) 
    internal_full_n_i_2
       (.I0(ResizeStream_1_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new_U0_full_n),
        .I2(start_once_reg),
        .O(int_ap_start_reg_0));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_4_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_4),
        .O(interrupt));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[0]_i_2_n_4 ),
        .I2(ResizeStream_1_U0_ap_start),
        .I3(\int_ier_reg_n_4_[0] ),
        .I4(\rdata[0]_i_3_n_4 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(int_gie_reg_n_4),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_isr_reg_n_4_[0] ),
        .O(\rdata[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF0C000C000A000A0)) 
    \rdata[1]_i_1 
       (.I0(int_ap_done),
        .I1(p_0_in__0),
        .I2(\rdata[1]_i_2_n_4 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_control_ARADDR[3]),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .O(\rdata[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_ap_idle),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_ap_ready),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_auto_restart),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A
   (cnv_89PRL_V_V_full_n,
    cnv_89PRL_V_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    tmp_9_reg_1590_pp0_iter3_reg,
    ap_block_pp0_stage0_subdone,
    SR,
    E,
    \SRL_SIG_reg[0][31] );
  output cnv_89PRL_V_V_full_n;
  output cnv_89PRL_V_V_empty_n;
  output [30:0]D;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input tmp_9_reg_1590_pp0_iter3_reg;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [30:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_rst_n;
  wire cnv_89PRL_V_V_empty_n;
  wire cnv_89PRL_V_V_full_n;
  wire internal_empty_n_i_1__0_n_4;
  wire internal_full_n_i_1__0_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire tmp_9_reg_1590_pp0_iter3_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_11 U_fifo_w32_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][30]_0 (\mOutPtr_reg_n_4_[1] ),
        .\SRL_SIG_reg[0][30]_1 (\mOutPtr_reg_n_4_[0] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h888A888A888A088A)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(cnv_89PRL_V_V_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_4),
        .Q(cnv_89PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDDDDDDDDDDD5)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(cnv_89PRL_V_V_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_4),
        .Q(cnv_89PRL_V_V_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800F7FFF7FF0800)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(tmp_9_reg_1590_pp0_iter3_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(cnv_89PRL_V_V_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBD42)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_1
   (cnv_90PRL_V_V_full_n,
    cnv_90PRL_V_V_empty_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    D,
    \p_1_reg_87_reg[7] ,
    Q,
    \SRL_SIG_reg[1][22] ,
    ap_clk,
    ap_rst_n,
    \SRL_SIG_reg[0][30] ,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] ,
    SR,
    \SRL_SIG_reg[0][30]_0 );
  output cnv_90PRL_V_V_full_n;
  output cnv_90PRL_V_V_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output [7:0]D;
  output [7:0]\p_1_reg_87_reg[7] ;
  output [14:0]Q;
  output [14:0]\SRL_SIG_reg[1][22] ;
  input ap_clk;
  input ap_rst_n;
  input \SRL_SIG_reg[0][30] ;
  input internal_empty_n_reg_0;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [0:0]SR;
  input [30:0]\SRL_SIG_reg[0][30]_0 ;

  wire [7:0]D;
  wire [14:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][30] ;
  wire [30:0]\SRL_SIG_reg[0][30]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [14:0]\SRL_SIG_reg[1][22] ;
  wire ap_clk;
  wire ap_rst_n;
  wire cnv_90PRL_V_V_empty_n;
  wire cnv_90PRL_V_V_full_n;
  wire internal_empty_n_i_1__11_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [7:0]\p_1_reg_87_reg[7] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_10 U_fifo_w32_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg[1]_0 ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg[0]_0 ),
        .\SRL_SIG_reg[0][0]_2 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][30]_1 (\SRL_SIG_reg[0][30]_0 ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .\p_1_reg_87_reg[7] (\p_1_reg_87_reg[7] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(cnv_90PRL_V_V_empty_n),
        .I2(\SRL_SIG_reg[0][30] ),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__11_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_4),
        .Q(cnv_90PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(cnv_90PRL_V_V_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(internal_empty_n_reg_0),
        .I5(\SRL_SIG_reg[0][30] ),
        .O(internal_full_n_i_1__11_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_4),
        .Q(cnv_90PRL_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[0][30] ),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hD5BF2A40)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\SRL_SIG_reg[0][0] ),
        .I3(\SRL_SIG_reg[0][30] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_4
   (cnv_93PRL_V_V_full_n,
    cnv_93PRL_V_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    tmp_6_reg_1574_pp0_iter3_reg,
    ap_block_pp0_stage0_subdone,
    SR,
    E,
    \SRL_SIG_reg[0][31] );
  output cnv_93PRL_V_V_full_n;
  output cnv_93PRL_V_V_empty_n;
  output [30:0]D;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input tmp_6_reg_1574_pp0_iter3_reg;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [30:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_rst_n;
  wire cnv_93PRL_V_V_empty_n;
  wire cnv_93PRL_V_V_full_n;
  wire internal_empty_n_i_1__3_n_4;
  wire internal_full_n_i_1__3_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire tmp_6_reg_1574_pp0_iter3_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_7 U_fifo_w32_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_4_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_4_[1] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h888A888A888A088A)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(cnv_93PRL_V_V_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_4),
        .Q(cnv_93PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDDDDDDDDDDD5)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(cnv_93PRL_V_V_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__3_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_4),
        .Q(cnv_93PRL_V_V_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800F7FFF7FF0800)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(tmp_6_reg_1574_pp0_iter3_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(cnv_93PRL_V_V_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBD42)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_5
   (cnv_94PRL_V_V_full_n,
    cnv_94PRL_V_V_empty_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    D,
    \p_1_reg_87_reg[7] ,
    Q,
    \SRL_SIG_reg[1][22] ,
    ap_clk,
    ap_rst_n,
    \SRL_SIG_reg[0][30] ,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][7] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    SR,
    \SRL_SIG_reg[0][30]_0 );
  output cnv_94PRL_V_V_full_n;
  output cnv_94PRL_V_V_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output [7:0]D;
  output [7:0]\p_1_reg_87_reg[7] ;
  output [14:0]Q;
  output [14:0]\SRL_SIG_reg[1][22] ;
  input ap_clk;
  input ap_rst_n;
  input \SRL_SIG_reg[0][30] ;
  input internal_empty_n_reg_0;
  input \SRL_SIG_reg[0][7] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [0:0]SR;
  input [30:0]\SRL_SIG_reg[0][30]_0 ;

  wire [7:0]D;
  wire [14:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][30] ;
  wire [30:0]\SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [14:0]\SRL_SIG_reg[1][22] ;
  wire ap_clk;
  wire ap_rst_n;
  wire cnv_94PRL_V_V_empty_n;
  wire cnv_94PRL_V_V_full_n;
  wire internal_empty_n_i_1__16_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [7:0]\p_1_reg_87_reg[7] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][30]_1 (\SRL_SIG_reg[0][30]_0 ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\mOutPtr_reg[0]_0 ),
        .\SRL_SIG_reg[0][7]_2 (\mOutPtr_reg[1]_0 ),
        .\SRL_SIG_reg[0][7]_3 (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .\p_1_reg_87_reg[7] (\p_1_reg_87_reg[7] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(cnv_94PRL_V_V_empty_n),
        .I2(\SRL_SIG_reg[0][30] ),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__16_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_4),
        .Q(cnv_94PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(cnv_94PRL_V_V_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(internal_empty_n_reg_0),
        .I5(\SRL_SIG_reg[0][30] ),
        .O(internal_full_n_i_1__16_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_4),
        .Q(cnv_94PRL_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mOutPtr[0]_i_1 
       (.I0(\SRL_SIG_reg[0][30] ),
        .I1(\SRL_SIG_reg[0][7] ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hD5BF2A40)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\SRL_SIG_reg[0][7] ),
        .I3(\SRL_SIG_reg[0][30] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg
   (D,
    \p_1_reg_87_reg[7] ,
    Q,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[0][7]_2 ,
    \SRL_SIG_reg[0][7]_3 ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    ap_clk);
  output [7:0]D;
  output [7:0]\p_1_reg_87_reg[7] ;
  output [14:0]Q;
  output [14:0]\SRL_SIG_reg[1][22]_0 ;
  input \SRL_SIG_reg[0][7]_0 ;
  input shiftReg_ce;
  input \SRL_SIG_reg[0][7]_1 ;
  input \SRL_SIG_reg[0][7]_2 ;
  input [7:0]\SRL_SIG_reg[0][7]_3 ;
  input \SRL_SIG_reg[0][30]_0 ;
  input [30:0]\SRL_SIG_reg[0][30]_1 ;
  input ap_clk;

  wire [7:0]D;
  wire [14:0]Q;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire [30:0]\SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[0][7]_2 ;
  wire [7:0]\SRL_SIG_reg[0][7]_3 ;
  wire [14:0]\SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg_n_4_[0][0] ;
  wire \SRL_SIG_reg_n_4_[0][1] ;
  wire \SRL_SIG_reg_n_4_[0][23] ;
  wire \SRL_SIG_reg_n_4_[0][24] ;
  wire \SRL_SIG_reg_n_4_[0][25] ;
  wire \SRL_SIG_reg_n_4_[0][26] ;
  wire \SRL_SIG_reg_n_4_[0][27] ;
  wire \SRL_SIG_reg_n_4_[0][28] ;
  wire \SRL_SIG_reg_n_4_[0][29] ;
  wire \SRL_SIG_reg_n_4_[0][2] ;
  wire \SRL_SIG_reg_n_4_[0][30] ;
  wire \SRL_SIG_reg_n_4_[0][3] ;
  wire \SRL_SIG_reg_n_4_[0][4] ;
  wire \SRL_SIG_reg_n_4_[0][5] ;
  wire \SRL_SIG_reg_n_4_[0][6] ;
  wire \SRL_SIG_reg_n_4_[0][7] ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \SRL_SIG_reg_n_4_[1][1] ;
  wire \SRL_SIG_reg_n_4_[1][23] ;
  wire \SRL_SIG_reg_n_4_[1][24] ;
  wire \SRL_SIG_reg_n_4_[1][25] ;
  wire \SRL_SIG_reg_n_4_[1][26] ;
  wire \SRL_SIG_reg_n_4_[1][27] ;
  wire \SRL_SIG_reg_n_4_[1][28] ;
  wire \SRL_SIG_reg_n_4_[1][29] ;
  wire \SRL_SIG_reg_n_4_[1][2] ;
  wire \SRL_SIG_reg_n_4_[1][30] ;
  wire \SRL_SIG_reg_n_4_[1][3] ;
  wire \SRL_SIG_reg_n_4_[1][4] ;
  wire \SRL_SIG_reg_n_4_[1][5] ;
  wire \SRL_SIG_reg_n_4_[1][6] ;
  wire \SRL_SIG_reg_n_4_[1][7] ;
  wire ap_clk;
  wire [7:0]\p_1_reg_87_reg[7] ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hF0F0CCF0AAAAAAAA)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_3 [0]),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(\SRL_SIG_reg_n_4_[0][0] ),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .I4(\SRL_SIG_reg[0][7]_2 ),
        .I5(\SRL_SIG_reg[0][7]_0 ),
        .O(\p_1_reg_87_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAAAAAA)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_3 [1]),
        .I1(\SRL_SIG_reg_n_4_[1][1] ),
        .I2(\SRL_SIG_reg_n_4_[0][1] ),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .I4(\SRL_SIG_reg[0][7]_2 ),
        .I5(\SRL_SIG_reg[0][7]_0 ),
        .O(\p_1_reg_87_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAAAAAA)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_3 [2]),
        .I1(\SRL_SIG_reg_n_4_[1][2] ),
        .I2(\SRL_SIG_reg_n_4_[0][2] ),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .I4(\SRL_SIG_reg[0][7]_2 ),
        .I5(\SRL_SIG_reg[0][7]_0 ),
        .O(\p_1_reg_87_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAAAAAA)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_3 [3]),
        .I1(\SRL_SIG_reg_n_4_[1][3] ),
        .I2(\SRL_SIG_reg_n_4_[0][3] ),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .I4(\SRL_SIG_reg[0][7]_2 ),
        .I5(\SRL_SIG_reg[0][7]_0 ),
        .O(\p_1_reg_87_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAAAAAA)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_3 [4]),
        .I1(\SRL_SIG_reg_n_4_[1][4] ),
        .I2(\SRL_SIG_reg_n_4_[0][4] ),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .I4(\SRL_SIG_reg[0][7]_2 ),
        .I5(\SRL_SIG_reg[0][7]_0 ),
        .O(\p_1_reg_87_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAAAAAA)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_3 [5]),
        .I1(\SRL_SIG_reg_n_4_[1][5] ),
        .I2(\SRL_SIG_reg_n_4_[0][5] ),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .I4(\SRL_SIG_reg[0][7]_2 ),
        .I5(\SRL_SIG_reg[0][7]_0 ),
        .O(\p_1_reg_87_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAAAAAA)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_3 [6]),
        .I1(\SRL_SIG_reg_n_4_[1][6] ),
        .I2(\SRL_SIG_reg_n_4_[0][6] ),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .I4(\SRL_SIG_reg[0][7]_2 ),
        .I5(\SRL_SIG_reg[0][7]_0 ),
        .O(\p_1_reg_87_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0F0CCF0AAAAAAAA)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(\SRL_SIG_reg[0][7]_3 [7]),
        .I1(\SRL_SIG_reg_n_4_[1][7] ),
        .I2(\SRL_SIG_reg_n_4_[0][7] ),
        .I3(\SRL_SIG_reg[0][7]_1 ),
        .I4(\SRL_SIG_reg[0][7]_2 ),
        .I5(\SRL_SIG_reg[0][7]_0 ),
        .O(\p_1_reg_87_reg[7] [7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [0]),
        .Q(\SRL_SIG_reg_n_4_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [10]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [11]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [12]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [13]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [14]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [15]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [16]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [17]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [18]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [19]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [1]),
        .Q(\SRL_SIG_reg_n_4_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [20]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [21]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [22]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [23]),
        .Q(\SRL_SIG_reg_n_4_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [24]),
        .Q(\SRL_SIG_reg_n_4_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [25]),
        .Q(\SRL_SIG_reg_n_4_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [26]),
        .Q(\SRL_SIG_reg_n_4_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [27]),
        .Q(\SRL_SIG_reg_n_4_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [28]),
        .Q(\SRL_SIG_reg_n_4_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [29]),
        .Q(\SRL_SIG_reg_n_4_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [2]),
        .Q(\SRL_SIG_reg_n_4_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [30]),
        .Q(\SRL_SIG_reg_n_4_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [3]),
        .Q(\SRL_SIG_reg_n_4_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [4]),
        .Q(\SRL_SIG_reg_n_4_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [5]),
        .Q(\SRL_SIG_reg_n_4_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [6]),
        .Q(\SRL_SIG_reg_n_4_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [7]),
        .Q(\SRL_SIG_reg_n_4_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [8]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [9]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][0] ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][22]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][22]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][22]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][22]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][22]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][22]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][22]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][22]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][22]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][22]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][1] ),
        .Q(\SRL_SIG_reg_n_4_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][22]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][22]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][22]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][23] ),
        .Q(\SRL_SIG_reg_n_4_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][24] ),
        .Q(\SRL_SIG_reg_n_4_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][25] ),
        .Q(\SRL_SIG_reg_n_4_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][26] ),
        .Q(\SRL_SIG_reg_n_4_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][27] ),
        .Q(\SRL_SIG_reg_n_4_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][28] ),
        .Q(\SRL_SIG_reg_n_4_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][29] ),
        .Q(\SRL_SIG_reg_n_4_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][2] ),
        .Q(\SRL_SIG_reg_n_4_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][30] ),
        .Q(\SRL_SIG_reg_n_4_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][3] ),
        .Q(\SRL_SIG_reg_n_4_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][4] ),
        .Q(\SRL_SIG_reg_n_4_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][5] ),
        .Q(\SRL_SIG_reg_n_4_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][6] ),
        .Q(\SRL_SIG_reg_n_4_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][7] ),
        .Q(\SRL_SIG_reg_n_4_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][22]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][22]_0 [1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \p_1_reg_87[15]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][23] ),
        .I1(\SRL_SIG_reg_n_4_[1][23] ),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(shiftReg_ce),
        .I4(\SRL_SIG_reg[0][7]_1 ),
        .I5(\SRL_SIG_reg[0][7]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \p_1_reg_87[16]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][24] ),
        .I1(\SRL_SIG_reg_n_4_[1][24] ),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(shiftReg_ce),
        .I4(\SRL_SIG_reg[0][7]_1 ),
        .I5(\SRL_SIG_reg[0][7]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \p_1_reg_87[17]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][25] ),
        .I1(\SRL_SIG_reg_n_4_[1][25] ),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(shiftReg_ce),
        .I4(\SRL_SIG_reg[0][7]_1 ),
        .I5(\SRL_SIG_reg[0][7]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \p_1_reg_87[18]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][26] ),
        .I1(\SRL_SIG_reg_n_4_[1][26] ),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(shiftReg_ce),
        .I4(\SRL_SIG_reg[0][7]_1 ),
        .I5(\SRL_SIG_reg[0][7]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \p_1_reg_87[19]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][27] ),
        .I1(\SRL_SIG_reg_n_4_[1][27] ),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(shiftReg_ce),
        .I4(\SRL_SIG_reg[0][7]_1 ),
        .I5(\SRL_SIG_reg[0][7]_2 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \p_1_reg_87[20]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][28] ),
        .I1(\SRL_SIG_reg_n_4_[1][28] ),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(shiftReg_ce),
        .I4(\SRL_SIG_reg[0][7]_1 ),
        .I5(\SRL_SIG_reg[0][7]_2 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \p_1_reg_87[21]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][29] ),
        .I1(\SRL_SIG_reg_n_4_[1][29] ),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(shiftReg_ce),
        .I4(\SRL_SIG_reg[0][7]_1 ),
        .I5(\SRL_SIG_reg[0][7]_2 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \p_1_reg_87[22]_i_2__0 
       (.I0(\SRL_SIG_reg_n_4_[0][30] ),
        .I1(\SRL_SIG_reg_n_4_[1][30] ),
        .I2(\SRL_SIG_reg[0][7]_0 ),
        .I3(shiftReg_ce),
        .I4(\SRL_SIG_reg[0][7]_1 ),
        .I5(\SRL_SIG_reg[0][7]_2 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_10
   (D,
    \p_1_reg_87_reg[7] ,
    Q,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][0]_2 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    ap_clk);
  output [7:0]D;
  output [7:0]\p_1_reg_87_reg[7] ;
  output [14:0]Q;
  output [14:0]\SRL_SIG_reg[1][22]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[0][0]_2 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \SRL_SIG_reg[0][30]_0 ;
  input [30:0]\SRL_SIG_reg[0][30]_1 ;
  input ap_clk;

  wire [7:0]D;
  wire [14:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[0][0]_2 ;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire [30:0]\SRL_SIG_reg[0][30]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [14:0]\SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg_n_4_[0][0] ;
  wire \SRL_SIG_reg_n_4_[0][1] ;
  wire \SRL_SIG_reg_n_4_[0][23] ;
  wire \SRL_SIG_reg_n_4_[0][24] ;
  wire \SRL_SIG_reg_n_4_[0][25] ;
  wire \SRL_SIG_reg_n_4_[0][26] ;
  wire \SRL_SIG_reg_n_4_[0][27] ;
  wire \SRL_SIG_reg_n_4_[0][28] ;
  wire \SRL_SIG_reg_n_4_[0][29] ;
  wire \SRL_SIG_reg_n_4_[0][2] ;
  wire \SRL_SIG_reg_n_4_[0][30] ;
  wire \SRL_SIG_reg_n_4_[0][3] ;
  wire \SRL_SIG_reg_n_4_[0][4] ;
  wire \SRL_SIG_reg_n_4_[0][5] ;
  wire \SRL_SIG_reg_n_4_[0][6] ;
  wire \SRL_SIG_reg_n_4_[0][7] ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \SRL_SIG_reg_n_4_[1][1] ;
  wire \SRL_SIG_reg_n_4_[1][23] ;
  wire \SRL_SIG_reg_n_4_[1][24] ;
  wire \SRL_SIG_reg_n_4_[1][25] ;
  wire \SRL_SIG_reg_n_4_[1][26] ;
  wire \SRL_SIG_reg_n_4_[1][27] ;
  wire \SRL_SIG_reg_n_4_[1][28] ;
  wire \SRL_SIG_reg_n_4_[1][29] ;
  wire \SRL_SIG_reg_n_4_[1][2] ;
  wire \SRL_SIG_reg_n_4_[1][30] ;
  wire \SRL_SIG_reg_n_4_[1][3] ;
  wire \SRL_SIG_reg_n_4_[1][4] ;
  wire \SRL_SIG_reg_n_4_[1][5] ;
  wire \SRL_SIG_reg_n_4_[1][6] ;
  wire \SRL_SIG_reg_n_4_[1][7] ;
  wire ap_clk;
  wire [7:0]\p_1_reg_87_reg[7] ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hF0AACCAAF0AAF0AA)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0][7]_0 [0]),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(\SRL_SIG_reg_n_4_[0][0] ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\p_1_reg_87_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF0AACCAAF0AAF0AA)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[0][7]_0 [1]),
        .I1(\SRL_SIG_reg_n_4_[1][1] ),
        .I2(\SRL_SIG_reg_n_4_[0][1] ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\p_1_reg_87_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF0AACCAAF0AAF0AA)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[0][7]_0 [2]),
        .I1(\SRL_SIG_reg_n_4_[1][2] ),
        .I2(\SRL_SIG_reg_n_4_[0][2] ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\p_1_reg_87_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF0AACCAAF0AAF0AA)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[0][7]_0 [3]),
        .I1(\SRL_SIG_reg_n_4_[1][3] ),
        .I2(\SRL_SIG_reg_n_4_[0][3] ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\p_1_reg_87_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF0AACCAAF0AAF0AA)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[0][7]_0 [4]),
        .I1(\SRL_SIG_reg_n_4_[1][4] ),
        .I2(\SRL_SIG_reg_n_4_[0][4] ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\p_1_reg_87_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF0AACCAAF0AAF0AA)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[0][7]_0 [5]),
        .I1(\SRL_SIG_reg_n_4_[1][5] ),
        .I2(\SRL_SIG_reg_n_4_[0][5] ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\p_1_reg_87_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF0AACCAAF0AAF0AA)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[0][7]_0 [6]),
        .I1(\SRL_SIG_reg_n_4_[1][6] ),
        .I2(\SRL_SIG_reg_n_4_[0][6] ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\p_1_reg_87_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF0AACCAAF0AAF0AA)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(\SRL_SIG_reg[0][7]_0 [7]),
        .I1(\SRL_SIG_reg_n_4_[1][7] ),
        .I2(\SRL_SIG_reg_n_4_[0][7] ),
        .I3(\SRL_SIG_reg[0][0]_2 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(\p_1_reg_87_reg[7] [7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [0]),
        .Q(\SRL_SIG_reg_n_4_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [10]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [11]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [12]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [13]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [14]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [15]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [16]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [17]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [18]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [19]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [1]),
        .Q(\SRL_SIG_reg_n_4_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [20]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [21]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [22]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [23]),
        .Q(\SRL_SIG_reg_n_4_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [24]),
        .Q(\SRL_SIG_reg_n_4_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [25]),
        .Q(\SRL_SIG_reg_n_4_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [26]),
        .Q(\SRL_SIG_reg_n_4_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [27]),
        .Q(\SRL_SIG_reg_n_4_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [28]),
        .Q(\SRL_SIG_reg_n_4_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [29]),
        .Q(\SRL_SIG_reg_n_4_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [2]),
        .Q(\SRL_SIG_reg_n_4_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [30]),
        .Q(\SRL_SIG_reg_n_4_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [3]),
        .Q(\SRL_SIG_reg_n_4_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [4]),
        .Q(\SRL_SIG_reg_n_4_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [5]),
        .Q(\SRL_SIG_reg_n_4_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [6]),
        .Q(\SRL_SIG_reg_n_4_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [7]),
        .Q(\SRL_SIG_reg_n_4_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [8]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg[0][30]_1 [9]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][0] ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][22]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][22]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][22]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][22]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][22]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][22]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][22]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][22]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][22]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][22]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][1] ),
        .Q(\SRL_SIG_reg_n_4_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][22]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][22]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][22]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][23] ),
        .Q(\SRL_SIG_reg_n_4_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][24] ),
        .Q(\SRL_SIG_reg_n_4_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][25] ),
        .Q(\SRL_SIG_reg_n_4_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][26] ),
        .Q(\SRL_SIG_reg_n_4_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][27] ),
        .Q(\SRL_SIG_reg_n_4_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][28] ),
        .Q(\SRL_SIG_reg_n_4_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][29] ),
        .Q(\SRL_SIG_reg_n_4_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][2] ),
        .Q(\SRL_SIG_reg_n_4_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][30] ),
        .Q(\SRL_SIG_reg_n_4_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][3] ),
        .Q(\SRL_SIG_reg_n_4_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][4] ),
        .Q(\SRL_SIG_reg_n_4_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][5] ),
        .Q(\SRL_SIG_reg_n_4_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][6] ),
        .Q(\SRL_SIG_reg_n_4_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(\SRL_SIG_reg_n_4_[0][7] ),
        .Q(\SRL_SIG_reg_n_4_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][22]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][30]_0 ),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][22]_0 [1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \p_1_reg_87[15]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][23] ),
        .I1(\SRL_SIG_reg_n_4_[1][23] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(shiftReg_ce),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \p_1_reg_87[16]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][24] ),
        .I1(\SRL_SIG_reg_n_4_[1][24] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(shiftReg_ce),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \p_1_reg_87[17]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][25] ),
        .I1(\SRL_SIG_reg_n_4_[1][25] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(shiftReg_ce),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \p_1_reg_87[18]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][26] ),
        .I1(\SRL_SIG_reg_n_4_[1][26] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(shiftReg_ce),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \p_1_reg_87[19]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][27] ),
        .I1(\SRL_SIG_reg_n_4_[1][27] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(shiftReg_ce),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \p_1_reg_87[20]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][28] ),
        .I1(\SRL_SIG_reg_n_4_[1][28] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(shiftReg_ce),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \p_1_reg_87[21]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][29] ),
        .I1(\SRL_SIG_reg_n_4_[1][29] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(shiftReg_ce),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hACAA000000000000)) 
    \p_1_reg_87[22]_i_2 
       (.I0(\SRL_SIG_reg_n_4_[0][30] ),
        .I1(\SRL_SIG_reg_n_4_[1][30] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .I4(\SRL_SIG_reg[0][0]_2 ),
        .I5(shiftReg_ce),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_11
   (D,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [30:0]D;
  input \SRL_SIG_reg[0][30]_0 ;
  input \SRL_SIG_reg[0][30]_1 ;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [30:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][30]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_4_[0][0] ;
  wire \SRL_SIG_reg_n_4_[0][10] ;
  wire \SRL_SIG_reg_n_4_[0][11] ;
  wire \SRL_SIG_reg_n_4_[0][12] ;
  wire \SRL_SIG_reg_n_4_[0][13] ;
  wire \SRL_SIG_reg_n_4_[0][14] ;
  wire \SRL_SIG_reg_n_4_[0][15] ;
  wire \SRL_SIG_reg_n_4_[0][16] ;
  wire \SRL_SIG_reg_n_4_[0][17] ;
  wire \SRL_SIG_reg_n_4_[0][18] ;
  wire \SRL_SIG_reg_n_4_[0][19] ;
  wire \SRL_SIG_reg_n_4_[0][1] ;
  wire \SRL_SIG_reg_n_4_[0][20] ;
  wire \SRL_SIG_reg_n_4_[0][21] ;
  wire \SRL_SIG_reg_n_4_[0][22] ;
  wire \SRL_SIG_reg_n_4_[0][23] ;
  wire \SRL_SIG_reg_n_4_[0][24] ;
  wire \SRL_SIG_reg_n_4_[0][25] ;
  wire \SRL_SIG_reg_n_4_[0][26] ;
  wire \SRL_SIG_reg_n_4_[0][27] ;
  wire \SRL_SIG_reg_n_4_[0][28] ;
  wire \SRL_SIG_reg_n_4_[0][29] ;
  wire \SRL_SIG_reg_n_4_[0][2] ;
  wire \SRL_SIG_reg_n_4_[0][30] ;
  wire \SRL_SIG_reg_n_4_[0][31] ;
  wire \SRL_SIG_reg_n_4_[0][3] ;
  wire \SRL_SIG_reg_n_4_[0][4] ;
  wire \SRL_SIG_reg_n_4_[0][5] ;
  wire \SRL_SIG_reg_n_4_[0][6] ;
  wire \SRL_SIG_reg_n_4_[0][7] ;
  wire \SRL_SIG_reg_n_4_[0][8] ;
  wire \SRL_SIG_reg_n_4_[0][9] ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \SRL_SIG_reg_n_4_[1][10] ;
  wire \SRL_SIG_reg_n_4_[1][11] ;
  wire \SRL_SIG_reg_n_4_[1][12] ;
  wire \SRL_SIG_reg_n_4_[1][13] ;
  wire \SRL_SIG_reg_n_4_[1][14] ;
  wire \SRL_SIG_reg_n_4_[1][15] ;
  wire \SRL_SIG_reg_n_4_[1][16] ;
  wire \SRL_SIG_reg_n_4_[1][17] ;
  wire \SRL_SIG_reg_n_4_[1][18] ;
  wire \SRL_SIG_reg_n_4_[1][19] ;
  wire \SRL_SIG_reg_n_4_[1][1] ;
  wire \SRL_SIG_reg_n_4_[1][20] ;
  wire \SRL_SIG_reg_n_4_[1][21] ;
  wire \SRL_SIG_reg_n_4_[1][22] ;
  wire \SRL_SIG_reg_n_4_[1][23] ;
  wire \SRL_SIG_reg_n_4_[1][24] ;
  wire \SRL_SIG_reg_n_4_[1][25] ;
  wire \SRL_SIG_reg_n_4_[1][26] ;
  wire \SRL_SIG_reg_n_4_[1][27] ;
  wire \SRL_SIG_reg_n_4_[1][28] ;
  wire \SRL_SIG_reg_n_4_[1][29] ;
  wire \SRL_SIG_reg_n_4_[1][2] ;
  wire \SRL_SIG_reg_n_4_[1][30] ;
  wire \SRL_SIG_reg_n_4_[1][31] ;
  wire \SRL_SIG_reg_n_4_[1][3] ;
  wire \SRL_SIG_reg_n_4_[1][4] ;
  wire \SRL_SIG_reg_n_4_[1][5] ;
  wire \SRL_SIG_reg_n_4_[1][6] ;
  wire \SRL_SIG_reg_n_4_[1][7] ;
  wire \SRL_SIG_reg_n_4_[1][8] ;
  wire \SRL_SIG_reg_n_4_[1][9] ;
  wire ap_clk;

  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg_n_4_[0][0] ),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][10] ),
        .I1(\SRL_SIG_reg_n_4_[1][10] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][11] ),
        .I1(\SRL_SIG_reg_n_4_[1][11] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][12] ),
        .I1(\SRL_SIG_reg_n_4_[1][12] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][13] ),
        .I1(\SRL_SIG_reg_n_4_[1][13] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][14] ),
        .I1(\SRL_SIG_reg_n_4_[1][14] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][15] ),
        .I1(\SRL_SIG_reg_n_4_[1][15] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][16] ),
        .I1(\SRL_SIG_reg_n_4_[1][16] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][17] ),
        .I1(\SRL_SIG_reg_n_4_[1][17] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][18] ),
        .I1(\SRL_SIG_reg_n_4_[1][18] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][19] ),
        .I1(\SRL_SIG_reg_n_4_[1][19] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg_n_4_[0][1] ),
        .I1(\SRL_SIG_reg_n_4_[1][1] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][20] ),
        .I1(\SRL_SIG_reg_n_4_[1][20] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][21] ),
        .I1(\SRL_SIG_reg_n_4_[1][21] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][22] ),
        .I1(\SRL_SIG_reg_n_4_[1][22] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][23] ),
        .I1(\SRL_SIG_reg_n_4_[1][23] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][24] ),
        .I1(\SRL_SIG_reg_n_4_[1][24] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][25] ),
        .I1(\SRL_SIG_reg_n_4_[1][25] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][26] ),
        .I1(\SRL_SIG_reg_n_4_[1][26] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][27] ),
        .I1(\SRL_SIG_reg_n_4_[1][27] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][28] ),
        .I1(\SRL_SIG_reg_n_4_[1][28] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][29] ),
        .I1(\SRL_SIG_reg_n_4_[1][29] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg_n_4_[0][2] ),
        .I1(\SRL_SIG_reg_n_4_[1][2] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][30]_i_2__0 
       (.I0(\SRL_SIG_reg_n_4_[0][30] ),
        .I1(\SRL_SIG_reg_n_4_[1][30] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg_n_4_[0][3] ),
        .I1(\SRL_SIG_reg_n_4_[1][3] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg_n_4_[0][4] ),
        .I1(\SRL_SIG_reg_n_4_[1][4] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg_n_4_[0][5] ),
        .I1(\SRL_SIG_reg_n_4_[1][5] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg_n_4_[0][6] ),
        .I1(\SRL_SIG_reg_n_4_[1][6] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg_n_4_[0][7] ),
        .I1(\SRL_SIG_reg_n_4_[1][7] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][8] ),
        .I1(\SRL_SIG_reg_n_4_[1][8] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0A0A00CC0A0A0A0A)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg_n_4_[0][9] ),
        .I1(\SRL_SIG_reg_n_4_[1][9] ),
        .I2(\SRL_SIG_reg_n_4_[0][31] ),
        .I3(\SRL_SIG_reg_n_4_[1][31] ),
        .I4(\SRL_SIG_reg[0][30]_0 ),
        .I5(\SRL_SIG_reg[0][30]_1 ),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_4_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_4_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_4_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_4_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_4_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_4_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_4_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_4_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_4_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_4_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_4_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_4_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_4_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_4_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_4_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_4_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_4_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_4_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_4_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_4_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_4_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_4_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_4_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_4_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_4_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_4_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_4_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_4_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_4_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_4_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_4_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_4_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][0] ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][10] ),
        .Q(\SRL_SIG_reg_n_4_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][11] ),
        .Q(\SRL_SIG_reg_n_4_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][12] ),
        .Q(\SRL_SIG_reg_n_4_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][13] ),
        .Q(\SRL_SIG_reg_n_4_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][14] ),
        .Q(\SRL_SIG_reg_n_4_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][15] ),
        .Q(\SRL_SIG_reg_n_4_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][16] ),
        .Q(\SRL_SIG_reg_n_4_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][17] ),
        .Q(\SRL_SIG_reg_n_4_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][18] ),
        .Q(\SRL_SIG_reg_n_4_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][19] ),
        .Q(\SRL_SIG_reg_n_4_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][1] ),
        .Q(\SRL_SIG_reg_n_4_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][20] ),
        .Q(\SRL_SIG_reg_n_4_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][21] ),
        .Q(\SRL_SIG_reg_n_4_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][22] ),
        .Q(\SRL_SIG_reg_n_4_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][23] ),
        .Q(\SRL_SIG_reg_n_4_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][24] ),
        .Q(\SRL_SIG_reg_n_4_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][25] ),
        .Q(\SRL_SIG_reg_n_4_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][26] ),
        .Q(\SRL_SIG_reg_n_4_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][27] ),
        .Q(\SRL_SIG_reg_n_4_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][28] ),
        .Q(\SRL_SIG_reg_n_4_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][29] ),
        .Q(\SRL_SIG_reg_n_4_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][2] ),
        .Q(\SRL_SIG_reg_n_4_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][30] ),
        .Q(\SRL_SIG_reg_n_4_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][31] ),
        .Q(\SRL_SIG_reg_n_4_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][3] ),
        .Q(\SRL_SIG_reg_n_4_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][4] ),
        .Q(\SRL_SIG_reg_n_4_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][5] ),
        .Q(\SRL_SIG_reg_n_4_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][6] ),
        .Q(\SRL_SIG_reg_n_4_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][7] ),
        .Q(\SRL_SIG_reg_n_4_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][8] ),
        .Q(\SRL_SIG_reg_n_4_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][9] ),
        .Q(\SRL_SIG_reg_n_4_[1][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_7
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [30:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [30:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_4_[0][0] ;
  wire \SRL_SIG_reg_n_4_[0][10] ;
  wire \SRL_SIG_reg_n_4_[0][11] ;
  wire \SRL_SIG_reg_n_4_[0][12] ;
  wire \SRL_SIG_reg_n_4_[0][13] ;
  wire \SRL_SIG_reg_n_4_[0][14] ;
  wire \SRL_SIG_reg_n_4_[0][15] ;
  wire \SRL_SIG_reg_n_4_[0][16] ;
  wire \SRL_SIG_reg_n_4_[0][17] ;
  wire \SRL_SIG_reg_n_4_[0][18] ;
  wire \SRL_SIG_reg_n_4_[0][19] ;
  wire \SRL_SIG_reg_n_4_[0][1] ;
  wire \SRL_SIG_reg_n_4_[0][20] ;
  wire \SRL_SIG_reg_n_4_[0][21] ;
  wire \SRL_SIG_reg_n_4_[0][22] ;
  wire \SRL_SIG_reg_n_4_[0][23] ;
  wire \SRL_SIG_reg_n_4_[0][24] ;
  wire \SRL_SIG_reg_n_4_[0][25] ;
  wire \SRL_SIG_reg_n_4_[0][26] ;
  wire \SRL_SIG_reg_n_4_[0][27] ;
  wire \SRL_SIG_reg_n_4_[0][28] ;
  wire \SRL_SIG_reg_n_4_[0][29] ;
  wire \SRL_SIG_reg_n_4_[0][2] ;
  wire \SRL_SIG_reg_n_4_[0][30] ;
  wire \SRL_SIG_reg_n_4_[0][31] ;
  wire \SRL_SIG_reg_n_4_[0][3] ;
  wire \SRL_SIG_reg_n_4_[0][4] ;
  wire \SRL_SIG_reg_n_4_[0][5] ;
  wire \SRL_SIG_reg_n_4_[0][6] ;
  wire \SRL_SIG_reg_n_4_[0][7] ;
  wire \SRL_SIG_reg_n_4_[0][8] ;
  wire \SRL_SIG_reg_n_4_[0][9] ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \SRL_SIG_reg_n_4_[1][10] ;
  wire \SRL_SIG_reg_n_4_[1][11] ;
  wire \SRL_SIG_reg_n_4_[1][12] ;
  wire \SRL_SIG_reg_n_4_[1][13] ;
  wire \SRL_SIG_reg_n_4_[1][14] ;
  wire \SRL_SIG_reg_n_4_[1][15] ;
  wire \SRL_SIG_reg_n_4_[1][16] ;
  wire \SRL_SIG_reg_n_4_[1][17] ;
  wire \SRL_SIG_reg_n_4_[1][18] ;
  wire \SRL_SIG_reg_n_4_[1][19] ;
  wire \SRL_SIG_reg_n_4_[1][1] ;
  wire \SRL_SIG_reg_n_4_[1][20] ;
  wire \SRL_SIG_reg_n_4_[1][21] ;
  wire \SRL_SIG_reg_n_4_[1][22] ;
  wire \SRL_SIG_reg_n_4_[1][23] ;
  wire \SRL_SIG_reg_n_4_[1][24] ;
  wire \SRL_SIG_reg_n_4_[1][25] ;
  wire \SRL_SIG_reg_n_4_[1][26] ;
  wire \SRL_SIG_reg_n_4_[1][27] ;
  wire \SRL_SIG_reg_n_4_[1][28] ;
  wire \SRL_SIG_reg_n_4_[1][29] ;
  wire \SRL_SIG_reg_n_4_[1][2] ;
  wire \SRL_SIG_reg_n_4_[1][30] ;
  wire \SRL_SIG_reg_n_4_[1][31] ;
  wire \SRL_SIG_reg_n_4_[1][3] ;
  wire \SRL_SIG_reg_n_4_[1][4] ;
  wire \SRL_SIG_reg_n_4_[1][5] ;
  wire \SRL_SIG_reg_n_4_[1][6] ;
  wire \SRL_SIG_reg_n_4_[1][7] ;
  wire \SRL_SIG_reg_n_4_[1][8] ;
  wire \SRL_SIG_reg_n_4_[1][9] ;
  wire ap_clk;

  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][0] ),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][10] ),
        .I1(\SRL_SIG_reg_n_4_[1][10] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][11] ),
        .I1(\SRL_SIG_reg_n_4_[1][11] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][12] ),
        .I1(\SRL_SIG_reg_n_4_[1][12] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][13] ),
        .I1(\SRL_SIG_reg_n_4_[1][13] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][14] ),
        .I1(\SRL_SIG_reg_n_4_[1][14] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][15] ),
        .I1(\SRL_SIG_reg_n_4_[1][15] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][16] ),
        .I1(\SRL_SIG_reg_n_4_[1][16] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][17] ),
        .I1(\SRL_SIG_reg_n_4_[1][17] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][18] ),
        .I1(\SRL_SIG_reg_n_4_[1][18] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][19] ),
        .I1(\SRL_SIG_reg_n_4_[1][19] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][1] ),
        .I1(\SRL_SIG_reg_n_4_[1][1] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][20] ),
        .I1(\SRL_SIG_reg_n_4_[1][20] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][21] ),
        .I1(\SRL_SIG_reg_n_4_[1][21] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][22] ),
        .I1(\SRL_SIG_reg_n_4_[1][22] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][23] ),
        .I1(\SRL_SIG_reg_n_4_[1][23] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][24] ),
        .I1(\SRL_SIG_reg_n_4_[1][24] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][25] ),
        .I1(\SRL_SIG_reg_n_4_[1][25] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][26] ),
        .I1(\SRL_SIG_reg_n_4_[1][26] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][27] ),
        .I1(\SRL_SIG_reg_n_4_[1][27] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][28] ),
        .I1(\SRL_SIG_reg_n_4_[1][28] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][29] ),
        .I1(\SRL_SIG_reg_n_4_[1][29] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][2] ),
        .I1(\SRL_SIG_reg_n_4_[1][2] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][30]_i_2 
       (.I0(\SRL_SIG_reg_n_4_[0][30] ),
        .I1(\SRL_SIG_reg_n_4_[1][30] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][3] ),
        .I1(\SRL_SIG_reg_n_4_[1][3] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][4] ),
        .I1(\SRL_SIG_reg_n_4_[1][4] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][5] ),
        .I1(\SRL_SIG_reg_n_4_[1][5] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][6] ),
        .I1(\SRL_SIG_reg_n_4_[1][6] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg_n_4_[0][7] ),
        .I1(\SRL_SIG_reg_n_4_[1][7] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][8] ),
        .I1(\SRL_SIG_reg_n_4_[1][8] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h00AA00AA0C0C00AA)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][9] ),
        .I1(\SRL_SIG_reg_n_4_[1][9] ),
        .I2(\SRL_SIG_reg_n_4_[1][31] ),
        .I3(\SRL_SIG_reg_n_4_[0][31] ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_4_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_4_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_4_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_4_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_4_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_4_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_4_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_4_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_4_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_4_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_4_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_4_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_4_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_4_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_4_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_4_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_4_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_4_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_4_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_4_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_4_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_4_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_4_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_4_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_4_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_4_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_4_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_4_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_4_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_4_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_4_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_4_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][0] ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][10] ),
        .Q(\SRL_SIG_reg_n_4_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][11] ),
        .Q(\SRL_SIG_reg_n_4_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][12] ),
        .Q(\SRL_SIG_reg_n_4_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][13] ),
        .Q(\SRL_SIG_reg_n_4_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][14] ),
        .Q(\SRL_SIG_reg_n_4_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][15] ),
        .Q(\SRL_SIG_reg_n_4_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][16] ),
        .Q(\SRL_SIG_reg_n_4_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][17] ),
        .Q(\SRL_SIG_reg_n_4_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][18] ),
        .Q(\SRL_SIG_reg_n_4_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][19] ),
        .Q(\SRL_SIG_reg_n_4_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][1] ),
        .Q(\SRL_SIG_reg_n_4_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][20] ),
        .Q(\SRL_SIG_reg_n_4_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][21] ),
        .Q(\SRL_SIG_reg_n_4_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][22] ),
        .Q(\SRL_SIG_reg_n_4_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][23] ),
        .Q(\SRL_SIG_reg_n_4_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][24] ),
        .Q(\SRL_SIG_reg_n_4_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][25] ),
        .Q(\SRL_SIG_reg_n_4_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][26] ),
        .Q(\SRL_SIG_reg_n_4_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][27] ),
        .Q(\SRL_SIG_reg_n_4_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][28] ),
        .Q(\SRL_SIG_reg_n_4_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][29] ),
        .Q(\SRL_SIG_reg_n_4_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][2] ),
        .Q(\SRL_SIG_reg_n_4_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][30] ),
        .Q(\SRL_SIG_reg_n_4_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][31] ),
        .Q(\SRL_SIG_reg_n_4_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][3] ),
        .Q(\SRL_SIG_reg_n_4_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][4] ),
        .Q(\SRL_SIG_reg_n_4_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][5] ),
        .Q(\SRL_SIG_reg_n_4_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][6] ),
        .Q(\SRL_SIG_reg_n_4_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][7] ),
        .Q(\SRL_SIG_reg_n_4_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][8] ),
        .Q(\SRL_SIG_reg_n_4_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_4_[0][9] ),
        .Q(\SRL_SIG_reg_n_4_[1][9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (cnv_87_V_V_full_n,
    cnv_87_V_V_empty_n,
    DIADI,
    ap_clk,
    ap_rst_n,
    ResizeStream_1_U0_out_V_V_write,
    internal_empty_n_reg_0,
    or_cond_mid2_reg_411,
    inputBuf_0_V_ce1,
    WEA,
    SR,
    D);
  output cnv_87_V_V_full_n;
  output cnv_87_V_V_empty_n;
  output [7:0]DIADI;
  input ap_clk;
  input ap_rst_n;
  input ResizeStream_1_U0_out_V_V_write;
  input internal_empty_n_reg_0;
  input or_cond_mid2_reg_411;
  input inputBuf_0_V_ce1;
  input [0:0]WEA;
  input [0:0]SR;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire ResizeStream_1_U0_out_V_V_write;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire cnv_87_V_V_empty_n;
  wire cnv_87_V_V_full_n;
  wire inputBuf_0_V_ce1;
  wire internal_empty_n_i_1__8_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire or_cond_mid2_reg_411;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .ResizeStream_1_U0_out_V_V_write(ResizeStream_1_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg_n_4_[1] ),
        .ram_reg_0(\mOutPtr_reg_n_4_[0] ));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(cnv_87_V_V_empty_n),
        .I2(ResizeStream_1_U0_out_V_V_write),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__8_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_4),
        .Q(cnv_87_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(cnv_87_V_V_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n_reg_0),
        .I5(ResizeStream_1_U0_out_V_V_write),
        .O(internal_full_n_i_1__8_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_4),
        .Q(cnv_87_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA9995666)) 
    \mOutPtr[0]_i_1 
       (.I0(ResizeStream_1_U0_out_V_V_write),
        .I1(WEA),
        .I2(inputBuf_0_V_ce1),
        .I3(or_cond_mid2_reg_411),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFD5AABF002A5540)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(or_cond_mid2_reg_411),
        .I2(inputBuf_0_V_ce1),
        .I3(WEA),
        .I4(ResizeStream_1_U0_out_V_V_write),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0
   (cnv_88_V_V_full_n,
    cnv_88_V_V_empty_n,
    tmp_14_fu_642_p2,
    tmp_6_reg_1585_reg_rep_0_0,
    tmp_6_reg_1585_reg_rep_0_3,
    tmp_16_1_fu_712_p2,
    D,
    tmp_6_reg_1585_reg_rep_0_0__0,
    tmp_6_reg_1585_reg_rep_0_3__0,
    tmp_16_2_fu_782_p2,
    tmp_6_reg_1585_reg_rep_0_6__0,
    tmp_6_reg_1585_reg_rep_0_0__1,
    tmp_6_reg_1585_reg_rep_0_3__1,
    tmp_16_3_fu_852_p2,
    tmp_6_reg_1585_reg_0_6,
    tmp_6_reg_1585_reg_0_0,
    tmp_6_reg_1585_reg_0_3,
    cnv_88_V_V_dout,
    \SRL_SIG_reg[1][3] ,
    tmp_6_reg_1585_reg_rep_0_0_0,
    tmp_6_reg_1585_reg_rep_0_0_1,
    tmp_6_reg_1585_reg_rep_0_0_2,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][3]_1 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][3]_2 ,
    \SRL_SIG_reg[1][5]_1 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[1][3]_3 ,
    \SRL_SIG_reg[1][5]_2 ,
    \SRL_SIG_reg[1][6]_2 ,
    \SRL_SIG_reg[1][7]_2 ,
    \SRL_SIG_reg[1][3]_4 ,
    \SRL_SIG_reg[1][5]_3 ,
    \SRL_SIG_reg[1][6]_3 ,
    \SRL_SIG_reg[1][7]_3 ,
    \SRL_SIG_reg[1][3]_5 ,
    \SRL_SIG_reg[1][5]_4 ,
    \SRL_SIG_reg[1][6]_4 ,
    \SRL_SIG_reg[1][7]_4 ,
    CO,
    O,
    tmp_6_reg_1585_reg_rep_0_5,
    tmp_6_reg_1585_reg_rep_0_0__0_0,
    tmp_6_reg_1585_reg_rep_0_3__0_0,
    tmp_6_reg_1585_reg_rep_0_0__1_0,
    tmp_6_reg_1585_reg_rep_0_3__1_0,
    tmp_6_reg_1585_reg_0_0_0,
    tmp_6_reg_1585_reg_0_3_0,
    ap_clk,
    \tmp_14_reg_1634_reg[0] ,
    \tmp_14_reg_1634_reg[0]_0 ,
    \tmp_16_1_reg_1649_reg[0] ,
    \tmp_16_2_reg_1664_reg[0] ,
    \tmp_16_3_reg_1679_reg[0] ,
    out,
    \SRL_SIG_reg[1][7]_5 ,
    \tmp_31_reg_1639_reg[3] ,
    \tmp_31_reg_1639_reg[3]_0 ,
    \tmp_31_reg_1639_reg[7] ,
    \tmp_31_reg_1639_reg[3]_1 ,
    \tmp_31_reg_1639_reg[7]_0 ,
    \tmp_31_reg_1639_reg[7]_1 ,
    \tmp_31_reg_1639_reg[7]_2 ,
    \tmp_33_reg_1654_reg[3] ,
    \tmp_33_reg_1654_reg[3]_0 ,
    \tmp_33_reg_1654_reg[7] ,
    \tmp_33_reg_1654_reg[3]_1 ,
    \tmp_33_reg_1654_reg[7]_0 ,
    \tmp_33_reg_1654_reg[7]_1 ,
    \tmp_33_reg_1654_reg[7]_2 ,
    \tmp_35_reg_1669_reg[3] ,
    \tmp_35_reg_1669_reg[3]_0 ,
    \tmp_35_reg_1669_reg[7] ,
    \tmp_35_reg_1669_reg[3]_1 ,
    \tmp_35_reg_1669_reg[7]_0 ,
    \tmp_35_reg_1669_reg[7]_1 ,
    \tmp_35_reg_1669_reg[7]_2 ,
    \tmp_48_reg_1629_reg[0] ,
    \tmp_48_reg_1629_reg[0]_0 ,
    S,
    DI,
    \tmp_28_reg_1624[3]_i_4 ,
    \tmp_28_reg_1624_reg[6] ,
    \tmp_28_reg_1624_reg[6]_0 ,
    \tmp_51_reg_1644_reg[0] ,
    \tmp_51_reg_1644_reg[0]_0 ,
    \tmp_51_reg_1644[0]_i_8 ,
    \tmp_51_reg_1644[0]_i_8_0 ,
    \tmp_31_reg_1639_reg[3]_2 ,
    \tmp_31_reg_1639_reg[3]_3 ,
    \tmp_31_reg_1639_reg[3]_4 ,
    \tmp_54_reg_1659_reg[0] ,
    \tmp_54_reg_1659_reg[0]_0 ,
    \tmp_54_reg_1659[0]_i_8 ,
    \tmp_54_reg_1659[0]_i_8_0 ,
    \tmp_33_reg_1654_reg[3]_2 ,
    \tmp_33_reg_1654_reg[3]_3 ,
    \tmp_33_reg_1654_reg[3]_4 ,
    \tmp_57_reg_1674_reg[0] ,
    \tmp_57_reg_1674_reg[0]_0 ,
    \tmp_57_reg_1674[0]_i_8 ,
    \tmp_57_reg_1674[0]_i_8_0 ,
    \tmp_35_reg_1669_reg[3]_2 ,
    \tmp_35_reg_1669_reg[3]_3 ,
    \tmp_35_reg_1669_reg[3]_4 ,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_block_pp0_stage0_subdone,
    SR);
  output cnv_88_V_V_full_n;
  output cnv_88_V_V_empty_n;
  output tmp_14_fu_642_p2;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0;
  output [3:0]tmp_6_reg_1585_reg_rep_0_3;
  output tmp_16_1_fu_712_p2;
  output [7:0]D;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__0;
  output [3:0]tmp_6_reg_1585_reg_rep_0_3__0;
  output tmp_16_2_fu_782_p2;
  output [7:0]tmp_6_reg_1585_reg_rep_0_6__0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__1;
  output [3:0]tmp_6_reg_1585_reg_rep_0_3__1;
  output tmp_16_3_fu_852_p2;
  output [7:0]tmp_6_reg_1585_reg_0_6;
  output [0:0]tmp_6_reg_1585_reg_0_0;
  output [3:0]tmp_6_reg_1585_reg_0_3;
  output [7:0]cnv_88_V_V_dout;
  output \SRL_SIG_reg[1][3] ;
  output tmp_6_reg_1585_reg_rep_0_0_0;
  output tmp_6_reg_1585_reg_rep_0_0_1;
  output tmp_6_reg_1585_reg_rep_0_0_2;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][3]_1 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][3]_2 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output \SRL_SIG_reg[1][6]_1 ;
  output \SRL_SIG_reg[1][7]_1 ;
  output \SRL_SIG_reg[1][3]_3 ;
  output \SRL_SIG_reg[1][5]_2 ;
  output \SRL_SIG_reg[1][6]_2 ;
  output \SRL_SIG_reg[1][7]_2 ;
  output \SRL_SIG_reg[1][3]_4 ;
  output \SRL_SIG_reg[1][5]_3 ;
  output \SRL_SIG_reg[1][6]_3 ;
  output \SRL_SIG_reg[1][7]_3 ;
  output \SRL_SIG_reg[1][3]_5 ;
  output \SRL_SIG_reg[1][5]_4 ;
  output \SRL_SIG_reg[1][6]_4 ;
  output \SRL_SIG_reg[1][7]_4 ;
  output [0:0]CO;
  output [3:0]O;
  output [2:0]tmp_6_reg_1585_reg_rep_0_5;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__0_0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_3__0_0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__1_0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_3__1_0;
  output [0:0]tmp_6_reg_1585_reg_0_0_0;
  output [0:0]tmp_6_reg_1585_reg_0_3_0;
  input ap_clk;
  input [1:0]\tmp_14_reg_1634_reg[0] ;
  input [0:0]\tmp_14_reg_1634_reg[0]_0 ;
  input [1:0]\tmp_16_1_reg_1649_reg[0] ;
  input [1:0]\tmp_16_2_reg_1664_reg[0] ;
  input [1:0]\tmp_16_3_reg_1679_reg[0] ;
  input [5:0]out;
  input [7:0]\SRL_SIG_reg[1][7]_5 ;
  input [6:0]\tmp_31_reg_1639_reg[3] ;
  input [1:0]\tmp_31_reg_1639_reg[3]_0 ;
  input [3:0]\tmp_31_reg_1639_reg[7] ;
  input [1:0]\tmp_31_reg_1639_reg[3]_1 ;
  input [0:0]\tmp_31_reg_1639_reg[7]_0 ;
  input [1:0]\tmp_31_reg_1639_reg[7]_1 ;
  input [0:0]\tmp_31_reg_1639_reg[7]_2 ;
  input [6:0]\tmp_33_reg_1654_reg[3] ;
  input [1:0]\tmp_33_reg_1654_reg[3]_0 ;
  input [3:0]\tmp_33_reg_1654_reg[7] ;
  input [1:0]\tmp_33_reg_1654_reg[3]_1 ;
  input [0:0]\tmp_33_reg_1654_reg[7]_0 ;
  input [1:0]\tmp_33_reg_1654_reg[7]_1 ;
  input [0:0]\tmp_33_reg_1654_reg[7]_2 ;
  input [6:0]\tmp_35_reg_1669_reg[3] ;
  input [1:0]\tmp_35_reg_1669_reg[3]_0 ;
  input [3:0]\tmp_35_reg_1669_reg[7] ;
  input [1:0]\tmp_35_reg_1669_reg[3]_1 ;
  input [0:0]\tmp_35_reg_1669_reg[7]_0 ;
  input [1:0]\tmp_35_reg_1669_reg[7]_1 ;
  input [0:0]\tmp_35_reg_1669_reg[7]_2 ;
  input [0:0]\tmp_48_reg_1629_reg[0] ;
  input [1:0]\tmp_48_reg_1629_reg[0]_0 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\tmp_28_reg_1624[3]_i_4 ;
  input [0:0]\tmp_28_reg_1624_reg[6] ;
  input [0:0]\tmp_28_reg_1624_reg[6]_0 ;
  input [1:0]\tmp_51_reg_1644_reg[0] ;
  input [0:0]\tmp_51_reg_1644_reg[0]_0 ;
  input [1:0]\tmp_51_reg_1644[0]_i_8 ;
  input [0:0]\tmp_51_reg_1644[0]_i_8_0 ;
  input [0:0]\tmp_31_reg_1639_reg[3]_2 ;
  input [1:0]\tmp_31_reg_1639_reg[3]_3 ;
  input [0:0]\tmp_31_reg_1639_reg[3]_4 ;
  input [1:0]\tmp_54_reg_1659_reg[0] ;
  input [0:0]\tmp_54_reg_1659_reg[0]_0 ;
  input [1:0]\tmp_54_reg_1659[0]_i_8 ;
  input [0:0]\tmp_54_reg_1659[0]_i_8_0 ;
  input [0:0]\tmp_33_reg_1654_reg[3]_2 ;
  input [1:0]\tmp_33_reg_1654_reg[3]_3 ;
  input [0:0]\tmp_33_reg_1654_reg[3]_4 ;
  input [1:0]\tmp_57_reg_1674_reg[0] ;
  input [0:0]\tmp_57_reg_1674_reg[0]_0 ;
  input [1:0]\tmp_57_reg_1674[0]_i_8 ;
  input [0:0]\tmp_57_reg_1674[0]_i_8_0 ;
  input [0:0]\tmp_35_reg_1669_reg[3]_2 ;
  input [1:0]\tmp_35_reg_1669_reg[3]_3 ;
  input [0:0]\tmp_35_reg_1669_reg[3]_4 ;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][3]_1 ;
  wire \SRL_SIG_reg[1][3]_2 ;
  wire \SRL_SIG_reg[1][3]_3 ;
  wire \SRL_SIG_reg[1][3]_4 ;
  wire \SRL_SIG_reg[1][3]_5 ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][5]_2 ;
  wire \SRL_SIG_reg[1][5]_3 ;
  wire \SRL_SIG_reg[1][5]_4 ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][6]_1 ;
  wire \SRL_SIG_reg[1][6]_2 ;
  wire \SRL_SIG_reg[1][6]_3 ;
  wire \SRL_SIG_reg[1][6]_4 ;
  wire \SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][7]_1 ;
  wire \SRL_SIG_reg[1][7]_2 ;
  wire \SRL_SIG_reg[1][7]_3 ;
  wire \SRL_SIG_reg[1][7]_4 ;
  wire [7:0]\SRL_SIG_reg[1][7]_5 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire [7:0]cnv_88_V_V_dout;
  wire cnv_88_V_V_empty_n;
  wire cnv_88_V_V_full_n;
  wire internal_empty_n_i_1__1_n_4;
  wire internal_full_n_i_1__1_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire [5:0]out;
  wire shiftReg_ce;
  wire tmp_14_fu_642_p2;
  wire [1:0]\tmp_14_reg_1634_reg[0] ;
  wire [0:0]\tmp_14_reg_1634_reg[0]_0 ;
  wire tmp_16_1_fu_712_p2;
  wire [1:0]\tmp_16_1_reg_1649_reg[0] ;
  wire tmp_16_2_fu_782_p2;
  wire [1:0]\tmp_16_2_reg_1664_reg[0] ;
  wire tmp_16_3_fu_852_p2;
  wire [1:0]\tmp_16_3_reg_1679_reg[0] ;
  wire [0:0]\tmp_28_reg_1624[3]_i_4 ;
  wire [0:0]\tmp_28_reg_1624_reg[6] ;
  wire [0:0]\tmp_28_reg_1624_reg[6]_0 ;
  wire [6:0]\tmp_31_reg_1639_reg[3] ;
  wire [1:0]\tmp_31_reg_1639_reg[3]_0 ;
  wire [1:0]\tmp_31_reg_1639_reg[3]_1 ;
  wire [0:0]\tmp_31_reg_1639_reg[3]_2 ;
  wire [1:0]\tmp_31_reg_1639_reg[3]_3 ;
  wire [0:0]\tmp_31_reg_1639_reg[3]_4 ;
  wire [3:0]\tmp_31_reg_1639_reg[7] ;
  wire [0:0]\tmp_31_reg_1639_reg[7]_0 ;
  wire [1:0]\tmp_31_reg_1639_reg[7]_1 ;
  wire [0:0]\tmp_31_reg_1639_reg[7]_2 ;
  wire [6:0]\tmp_33_reg_1654_reg[3] ;
  wire [1:0]\tmp_33_reg_1654_reg[3]_0 ;
  wire [1:0]\tmp_33_reg_1654_reg[3]_1 ;
  wire [0:0]\tmp_33_reg_1654_reg[3]_2 ;
  wire [1:0]\tmp_33_reg_1654_reg[3]_3 ;
  wire [0:0]\tmp_33_reg_1654_reg[3]_4 ;
  wire [3:0]\tmp_33_reg_1654_reg[7] ;
  wire [0:0]\tmp_33_reg_1654_reg[7]_0 ;
  wire [1:0]\tmp_33_reg_1654_reg[7]_1 ;
  wire [0:0]\tmp_33_reg_1654_reg[7]_2 ;
  wire [6:0]\tmp_35_reg_1669_reg[3] ;
  wire [1:0]\tmp_35_reg_1669_reg[3]_0 ;
  wire [1:0]\tmp_35_reg_1669_reg[3]_1 ;
  wire [0:0]\tmp_35_reg_1669_reg[3]_2 ;
  wire [1:0]\tmp_35_reg_1669_reg[3]_3 ;
  wire [0:0]\tmp_35_reg_1669_reg[3]_4 ;
  wire [3:0]\tmp_35_reg_1669_reg[7] ;
  wire [0:0]\tmp_35_reg_1669_reg[7]_0 ;
  wire [1:0]\tmp_35_reg_1669_reg[7]_1 ;
  wire [0:0]\tmp_35_reg_1669_reg[7]_2 ;
  wire [0:0]\tmp_48_reg_1629_reg[0] ;
  wire [1:0]\tmp_48_reg_1629_reg[0]_0 ;
  wire [1:0]\tmp_51_reg_1644[0]_i_8 ;
  wire [0:0]\tmp_51_reg_1644[0]_i_8_0 ;
  wire [1:0]\tmp_51_reg_1644_reg[0] ;
  wire [0:0]\tmp_51_reg_1644_reg[0]_0 ;
  wire [1:0]\tmp_54_reg_1659[0]_i_8 ;
  wire [0:0]\tmp_54_reg_1659[0]_i_8_0 ;
  wire [1:0]\tmp_54_reg_1659_reg[0] ;
  wire [0:0]\tmp_54_reg_1659_reg[0]_0 ;
  wire [1:0]\tmp_57_reg_1674[0]_i_8 ;
  wire [0:0]\tmp_57_reg_1674[0]_i_8_0 ;
  wire [1:0]\tmp_57_reg_1674_reg[0] ;
  wire [0:0]\tmp_57_reg_1674_reg[0]_0 ;
  wire [0:0]tmp_6_reg_1585_reg_0_0;
  wire [0:0]tmp_6_reg_1585_reg_0_0_0;
  wire [3:0]tmp_6_reg_1585_reg_0_3;
  wire [0:0]tmp_6_reg_1585_reg_0_3_0;
  wire [7:0]tmp_6_reg_1585_reg_0_6;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0;
  wire tmp_6_reg_1585_reg_rep_0_0_0;
  wire tmp_6_reg_1585_reg_rep_0_0_1;
  wire tmp_6_reg_1585_reg_rep_0_0_2;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__0_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__1;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__1_0;
  wire [3:0]tmp_6_reg_1585_reg_rep_0_3;
  wire [3:0]tmp_6_reg_1585_reg_rep_0_3__0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_3__0_0;
  wire [3:0]tmp_6_reg_1585_reg_rep_0_3__1;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_3__1_0;
  wire [2:0]tmp_6_reg_1585_reg_rep_0_5;
  wire [7:0]tmp_6_reg_1585_reg_rep_0_6__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_12 U_fifo_w8_d2_A_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][3]_1 (\SRL_SIG_reg[1][3]_0 ),
        .\SRL_SIG_reg[1][3]_2 (\SRL_SIG_reg[1][3]_1 ),
        .\SRL_SIG_reg[1][3]_3 (\SRL_SIG_reg[1][3]_2 ),
        .\SRL_SIG_reg[1][3]_4 (\SRL_SIG_reg[1][3]_3 ),
        .\SRL_SIG_reg[1][3]_5 (\SRL_SIG_reg[1][3]_4 ),
        .\SRL_SIG_reg[1][3]_6 (\SRL_SIG_reg[1][3]_5 ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][5]_1 (\SRL_SIG_reg[1][5]_0 ),
        .\SRL_SIG_reg[1][5]_2 (\SRL_SIG_reg[1][5]_1 ),
        .\SRL_SIG_reg[1][5]_3 (\SRL_SIG_reg[1][5]_2 ),
        .\SRL_SIG_reg[1][5]_4 (\SRL_SIG_reg[1][5]_3 ),
        .\SRL_SIG_reg[1][5]_5 (\SRL_SIG_reg[1][5]_4 ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][6]_1 (\SRL_SIG_reg[1][6]_0 ),
        .\SRL_SIG_reg[1][6]_2 (\SRL_SIG_reg[1][6]_1 ),
        .\SRL_SIG_reg[1][6]_3 (\SRL_SIG_reg[1][6]_2 ),
        .\SRL_SIG_reg[1][6]_4 (\SRL_SIG_reg[1][6]_3 ),
        .\SRL_SIG_reg[1][6]_5 (\SRL_SIG_reg[1][6]_4 ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .\SRL_SIG_reg[1][7]_2 (\SRL_SIG_reg[1][7]_1 ),
        .\SRL_SIG_reg[1][7]_3 (\SRL_SIG_reg[1][7]_2 ),
        .\SRL_SIG_reg[1][7]_4 (\SRL_SIG_reg[1][7]_3 ),
        .\SRL_SIG_reg[1][7]_5 (\SRL_SIG_reg[1][7]_4 ),
        .\SRL_SIG_reg[1][7]_6 (\SRL_SIG_reg[1][7]_5 ),
        .ap_clk(ap_clk),
        .out(out),
        .ram_reg(cnv_88_V_V_dout[3]),
        .ram_reg_0(cnv_88_V_V_dout[1]),
        .ram_reg_1(cnv_88_V_V_dout[2]),
        .ram_reg_2(cnv_88_V_V_dout[4]),
        .ram_reg_3(cnv_88_V_V_dout[5]),
        .ram_reg_4(cnv_88_V_V_dout[6]),
        .ram_reg_5(cnv_88_V_V_dout[7]),
        .ram_reg_6(cnv_88_V_V_dout[0]),
        .shiftReg_ce(shiftReg_ce),
        .tmp_14_fu_642_p2(tmp_14_fu_642_p2),
        .\tmp_14_reg_1634_reg[0] (\tmp_14_reg_1634_reg[0] ),
        .\tmp_14_reg_1634_reg[0]_0 (\tmp_14_reg_1634_reg[0]_0 ),
        .tmp_16_1_fu_712_p2(tmp_16_1_fu_712_p2),
        .\tmp_16_1_reg_1649_reg[0] (\tmp_16_1_reg_1649_reg[0] ),
        .tmp_16_2_fu_782_p2(tmp_16_2_fu_782_p2),
        .\tmp_16_2_reg_1664_reg[0] (\tmp_16_2_reg_1664_reg[0] ),
        .tmp_16_3_fu_852_p2(tmp_16_3_fu_852_p2),
        .\tmp_16_3_reg_1679_reg[0] (\tmp_16_3_reg_1679_reg[0] ),
        .\tmp_28_reg_1624[3]_i_4 (\tmp_28_reg_1624[3]_i_4 ),
        .\tmp_28_reg_1624_reg[6] (\tmp_28_reg_1624_reg[6] ),
        .\tmp_28_reg_1624_reg[6]_0 (\tmp_28_reg_1624_reg[6]_0 ),
        .\tmp_31_reg_1639_reg[3] (\tmp_31_reg_1639_reg[3] ),
        .\tmp_31_reg_1639_reg[3]_0 (\tmp_31_reg_1639_reg[3]_0 ),
        .\tmp_31_reg_1639_reg[3]_1 (\tmp_31_reg_1639_reg[3]_1 ),
        .\tmp_31_reg_1639_reg[3]_2 (\tmp_31_reg_1639_reg[3]_2 ),
        .\tmp_31_reg_1639_reg[3]_3 (\tmp_31_reg_1639_reg[3]_3 ),
        .\tmp_31_reg_1639_reg[3]_4 (\tmp_31_reg_1639_reg[3]_4 ),
        .\tmp_31_reg_1639_reg[7] (\tmp_31_reg_1639_reg[7] ),
        .\tmp_31_reg_1639_reg[7]_0 (\tmp_31_reg_1639_reg[7]_0 ),
        .\tmp_31_reg_1639_reg[7]_1 (\tmp_31_reg_1639_reg[7]_1 ),
        .\tmp_31_reg_1639_reg[7]_2 (\tmp_31_reg_1639_reg[7]_2 ),
        .\tmp_33_reg_1654_reg[3] (\tmp_33_reg_1654_reg[3] ),
        .\tmp_33_reg_1654_reg[3]_0 (\tmp_33_reg_1654_reg[3]_0 ),
        .\tmp_33_reg_1654_reg[3]_1 (\tmp_33_reg_1654_reg[3]_1 ),
        .\tmp_33_reg_1654_reg[3]_2 (\tmp_33_reg_1654_reg[3]_2 ),
        .\tmp_33_reg_1654_reg[3]_3 (\tmp_33_reg_1654_reg[3]_3 ),
        .\tmp_33_reg_1654_reg[3]_4 (\tmp_33_reg_1654_reg[3]_4 ),
        .\tmp_33_reg_1654_reg[7] (\tmp_33_reg_1654_reg[7] ),
        .\tmp_33_reg_1654_reg[7]_0 (\tmp_33_reg_1654_reg[7]_0 ),
        .\tmp_33_reg_1654_reg[7]_1 (\tmp_33_reg_1654_reg[7]_1 ),
        .\tmp_33_reg_1654_reg[7]_2 (\tmp_33_reg_1654_reg[7]_2 ),
        .\tmp_35_reg_1669[7]_i_14 (\mOutPtr_reg_n_4_[0] ),
        .\tmp_35_reg_1669[7]_i_14_0 (\mOutPtr_reg_n_4_[1] ),
        .\tmp_35_reg_1669_reg[3] (\tmp_35_reg_1669_reg[3] ),
        .\tmp_35_reg_1669_reg[3]_0 (\tmp_35_reg_1669_reg[3]_0 ),
        .\tmp_35_reg_1669_reg[3]_1 (\tmp_35_reg_1669_reg[3]_1 ),
        .\tmp_35_reg_1669_reg[3]_2 (\tmp_35_reg_1669_reg[3]_2 ),
        .\tmp_35_reg_1669_reg[3]_3 (\tmp_35_reg_1669_reg[3]_3 ),
        .\tmp_35_reg_1669_reg[3]_4 (\tmp_35_reg_1669_reg[3]_4 ),
        .\tmp_35_reg_1669_reg[7] (\tmp_35_reg_1669_reg[7] ),
        .\tmp_35_reg_1669_reg[7]_0 (\tmp_35_reg_1669_reg[7]_0 ),
        .\tmp_35_reg_1669_reg[7]_1 (\tmp_35_reg_1669_reg[7]_1 ),
        .\tmp_35_reg_1669_reg[7]_2 (\tmp_35_reg_1669_reg[7]_2 ),
        .\tmp_48_reg_1629_reg[0] (\tmp_48_reg_1629_reg[0] ),
        .\tmp_48_reg_1629_reg[0]_0 (\tmp_48_reg_1629_reg[0]_0 ),
        .\tmp_51_reg_1644[0]_i_8 (\tmp_51_reg_1644[0]_i_8 ),
        .\tmp_51_reg_1644[0]_i_8_0 (\tmp_51_reg_1644[0]_i_8_0 ),
        .\tmp_51_reg_1644_reg[0] (\tmp_51_reg_1644_reg[0] ),
        .\tmp_51_reg_1644_reg[0]_0 (\tmp_51_reg_1644_reg[0]_0 ),
        .\tmp_54_reg_1659[0]_i_8 (\tmp_54_reg_1659[0]_i_8 ),
        .\tmp_54_reg_1659[0]_i_8_0 (\tmp_54_reg_1659[0]_i_8_0 ),
        .\tmp_54_reg_1659_reg[0] (\tmp_54_reg_1659_reg[0] ),
        .\tmp_54_reg_1659_reg[0]_0 (\tmp_54_reg_1659_reg[0]_0 ),
        .\tmp_57_reg_1674[0]_i_8 (\tmp_57_reg_1674[0]_i_8 ),
        .\tmp_57_reg_1674[0]_i_8_0 (\tmp_57_reg_1674[0]_i_8_0 ),
        .\tmp_57_reg_1674_reg[0] (\tmp_57_reg_1674_reg[0] ),
        .\tmp_57_reg_1674_reg[0]_0 (\tmp_57_reg_1674_reg[0]_0 ),
        .tmp_6_reg_1585_reg_0_0(tmp_6_reg_1585_reg_0_0),
        .tmp_6_reg_1585_reg_0_0_0(tmp_6_reg_1585_reg_0_0_0),
        .tmp_6_reg_1585_reg_0_3(tmp_6_reg_1585_reg_0_3),
        .tmp_6_reg_1585_reg_0_3_0(tmp_6_reg_1585_reg_0_3_0),
        .tmp_6_reg_1585_reg_0_6(tmp_6_reg_1585_reg_0_6),
        .tmp_6_reg_1585_reg_rep_0_0(tmp_6_reg_1585_reg_rep_0_0),
        .tmp_6_reg_1585_reg_rep_0_0_0(tmp_6_reg_1585_reg_rep_0_0_0),
        .tmp_6_reg_1585_reg_rep_0_0_1(tmp_6_reg_1585_reg_rep_0_0_1),
        .tmp_6_reg_1585_reg_rep_0_0_2(tmp_6_reg_1585_reg_rep_0_0_2),
        .tmp_6_reg_1585_reg_rep_0_0__0(tmp_6_reg_1585_reg_rep_0_0__0),
        .tmp_6_reg_1585_reg_rep_0_0__0_0(tmp_6_reg_1585_reg_rep_0_0__0_0),
        .tmp_6_reg_1585_reg_rep_0_0__1(tmp_6_reg_1585_reg_rep_0_0__1),
        .tmp_6_reg_1585_reg_rep_0_0__1_0(tmp_6_reg_1585_reg_rep_0_0__1_0),
        .tmp_6_reg_1585_reg_rep_0_3(tmp_6_reg_1585_reg_rep_0_3),
        .tmp_6_reg_1585_reg_rep_0_3__0(tmp_6_reg_1585_reg_rep_0_3__0),
        .tmp_6_reg_1585_reg_rep_0_3__0_0(tmp_6_reg_1585_reg_rep_0_3__0_0),
        .tmp_6_reg_1585_reg_rep_0_3__1(tmp_6_reg_1585_reg_rep_0_3__1),
        .tmp_6_reg_1585_reg_rep_0_3__1_0(tmp_6_reg_1585_reg_rep_0_3__1_0),
        .tmp_6_reg_1585_reg_rep_0_5(tmp_6_reg_1585_reg_rep_0_5),
        .tmp_6_reg_1585_reg_rep_0_6__0(tmp_6_reg_1585_reg_rep_0_6__0));
  LUT6 #(
    .INIT(64'hA888A888A888A880)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(cnv_88_V_V_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_4),
        .Q(cnv_88_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(cnv_88_V_V_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_4),
        .Q(cnv_88_V_V_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400FBFFFBFF0400)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(cnv_88_V_V_empty_n),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2
   (cnv_91_V_V_full_n,
    cnv_91_V_V_empty_n,
    DIADI,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_empty_n_reg_0,
    or_cond_mid2_reg_415,
    inputBuf_0_V_ce1,
    WEA,
    SR,
    D);
  output cnv_91_V_V_full_n;
  output cnv_91_V_V_empty_n;
  output [7:0]DIADI;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_empty_n_reg_0;
  input or_cond_mid2_reg_415;
  input inputBuf_0_V_ce1;
  input [0:0]WEA;
  input [0:0]SR;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire cnv_91_V_V_empty_n;
  wire cnv_91_V_V_full_n;
  wire inputBuf_0_V_ce1;
  wire internal_empty_n_i_1__13_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire or_cond_mid2_reg_415;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_9 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg_n_4_[1] ),
        .ram_reg_0(\mOutPtr_reg_n_4_[0] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(cnv_91_V_V_empty_n),
        .I2(shiftReg_ce),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__13_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_4),
        .Q(cnv_91_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(cnv_91_V_V_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__13_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_4),
        .Q(cnv_91_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA9995666)) 
    \mOutPtr[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(WEA),
        .I2(inputBuf_0_V_ce1),
        .I3(or_cond_mid2_reg_415),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFD5AABF002A5540)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(or_cond_mid2_reg_415),
        .I2(inputBuf_0_V_ce1),
        .I3(WEA),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3
   (cnv_92_V_V_full_n,
    cnv_92_V_V_empty_n,
    CO,
    tmp_4_reg_1569_reg_rep_0,
    O,
    tmp_4_reg_1569_reg_rep_1,
    tmp_4_reg_1569_reg_rep_2,
    tmp_4_reg_1569_reg_rep_0__0,
    tmp_4_reg_1569_reg_rep_0__0_0,
    tmp_4_reg_1569_reg_rep_1__0,
    tmp_4_reg_1569_reg_rep_1__0_0,
    tmp_4_reg_1569_reg_rep_2__0,
    tmp_4_reg_1569_reg_rep_0__1,
    tmp_4_reg_1569_reg_rep_0__1_0,
    tmp_4_reg_1569_reg_rep_1__1,
    tmp_4_reg_1569_reg_rep_1__1_0,
    D,
    tmp_4_reg_1569_reg_0,
    tmp_4_reg_1569_reg_0_0,
    tmp_4_reg_1569_reg_1,
    tmp_4_reg_1569_reg_1_0,
    tmp_4_reg_1569_reg_2,
    \SRL_SIG_reg[1][3] ,
    tmp_4_reg_1569_reg_rep_0_0,
    tmp_4_reg_1569_reg_rep_0_1,
    tmp_4_reg_1569_reg_rep_0_2,
    cnv_92_V_V_dout,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][3]_1 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][3]_2 ,
    \SRL_SIG_reg[1][5]_1 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[1][3]_3 ,
    \SRL_SIG_reg[1][5]_2 ,
    \SRL_SIG_reg[1][6]_2 ,
    \SRL_SIG_reg[1][7]_2 ,
    \SRL_SIG_reg[1][4]_1 ,
    ap_clk,
    \tmp_23_reg_1613_reg[0] ,
    \tmp_23_reg_1613_reg[0]_0 ,
    S,
    DI,
    \tmp_8_reg_1608[3]_i_4 ,
    \tmp_8_reg_1608_reg[6] ,
    \tmp_8_reg_1608_reg[6]_0 ,
    \tmp_38_reg_1628_reg[0] ,
    \tmp_38_reg_1628_reg[0]_0 ,
    \tmp_38_reg_1628_reg[0]_1 ,
    \tmp_38_reg_1628_reg[0]_2 ,
    \tmp_15_reg_1623[3]_i_4 ,
    \tmp_15_reg_1623[3]_i_4_0 ,
    \tmp_15_reg_1623_reg[6] ,
    \tmp_15_reg_1623_reg[6]_0 ,
    \tmp_41_reg_1643_reg[0] ,
    \tmp_41_reg_1643_reg[0]_0 ,
    \tmp_41_reg_1643[0]_i_8 ,
    \tmp_41_reg_1643[0]_i_8_0 ,
    \tmp_21_reg_1638_reg[3] ,
    \tmp_21_reg_1638_reg[3]_0 ,
    \tmp_21_reg_1638_reg[3]_1 ,
    \tmp_44_reg_1658_reg[0] ,
    \tmp_44_reg_1658_reg[0]_0 ,
    \tmp_44_reg_1658_reg[0]_1 ,
    \tmp_44_reg_1658_reg[0]_2 ,
    \tmp_26_reg_1653[3]_i_4 ,
    \tmp_26_reg_1653[3]_i_4_0 ,
    \tmp_26_reg_1653_reg[6] ,
    \tmp_26_reg_1653_reg[6]_0 ,
    \SRL_SIG_reg[1][7]_3 ,
    out,
    \tmp_15_reg_1623_reg[6]_i_2 ,
    \tmp_21_reg_1638_reg[3]_2 ,
    \tmp_21_reg_1638_reg[3]_3 ,
    \tmp_21_reg_1638_reg[7] ,
    \tmp_21_reg_1638_reg[3]_4 ,
    \tmp_21_reg_1638_reg[7]_0 ,
    \tmp_21_reg_1638_reg[7]_1 ,
    \tmp_21_reg_1638_reg[7]_2 ,
    \tmp_26_reg_1653_reg[6]_i_2 ,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_block_pp0_stage0_subdone,
    SR);
  output cnv_92_V_V_full_n;
  output cnv_92_V_V_empty_n;
  output [0:0]CO;
  output [3:0]tmp_4_reg_1569_reg_rep_0;
  output [3:0]O;
  output [3:0]tmp_4_reg_1569_reg_rep_1;
  output [2:0]tmp_4_reg_1569_reg_rep_2;
  output [0:0]tmp_4_reg_1569_reg_rep_0__0;
  output [3:0]tmp_4_reg_1569_reg_rep_0__0_0;
  output [3:0]tmp_4_reg_1569_reg_rep_1__0;
  output [3:0]tmp_4_reg_1569_reg_rep_1__0_0;
  output [2:0]tmp_4_reg_1569_reg_rep_2__0;
  output [0:0]tmp_4_reg_1569_reg_rep_0__1;
  output [3:0]tmp_4_reg_1569_reg_rep_0__1_0;
  output [0:0]tmp_4_reg_1569_reg_rep_1__1;
  output [3:0]tmp_4_reg_1569_reg_rep_1__1_0;
  output [7:0]D;
  output [0:0]tmp_4_reg_1569_reg_0;
  output [3:0]tmp_4_reg_1569_reg_0_0;
  output [3:0]tmp_4_reg_1569_reg_1;
  output [3:0]tmp_4_reg_1569_reg_1_0;
  output [2:0]tmp_4_reg_1569_reg_2;
  output \SRL_SIG_reg[1][3] ;
  output tmp_4_reg_1569_reg_rep_0_0;
  output tmp_4_reg_1569_reg_rep_0_1;
  output tmp_4_reg_1569_reg_rep_0_2;
  output [7:0]cnv_92_V_V_dout;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][3]_1 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][3]_2 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output \SRL_SIG_reg[1][6]_1 ;
  output \SRL_SIG_reg[1][7]_1 ;
  output \SRL_SIG_reg[1][3]_3 ;
  output \SRL_SIG_reg[1][5]_2 ;
  output \SRL_SIG_reg[1][6]_2 ;
  output \SRL_SIG_reg[1][7]_2 ;
  output \SRL_SIG_reg[1][4]_1 ;
  input ap_clk;
  input [0:0]\tmp_23_reg_1613_reg[0] ;
  input [1:0]\tmp_23_reg_1613_reg[0]_0 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\tmp_8_reg_1608[3]_i_4 ;
  input [0:0]\tmp_8_reg_1608_reg[6] ;
  input [0:0]\tmp_8_reg_1608_reg[6]_0 ;
  input [1:0]\tmp_38_reg_1628_reg[0] ;
  input [0:0]\tmp_38_reg_1628_reg[0]_0 ;
  input [1:0]\tmp_38_reg_1628_reg[0]_1 ;
  input [0:0]\tmp_38_reg_1628_reg[0]_2 ;
  input [0:0]\tmp_15_reg_1623[3]_i_4 ;
  input [0:0]\tmp_15_reg_1623[3]_i_4_0 ;
  input [0:0]\tmp_15_reg_1623_reg[6] ;
  input [0:0]\tmp_15_reg_1623_reg[6]_0 ;
  input [1:0]\tmp_41_reg_1643_reg[0] ;
  input [0:0]\tmp_41_reg_1643_reg[0]_0 ;
  input [1:0]\tmp_41_reg_1643[0]_i_8 ;
  input [0:0]\tmp_41_reg_1643[0]_i_8_0 ;
  input [0:0]\tmp_21_reg_1638_reg[3] ;
  input [1:0]\tmp_21_reg_1638_reg[3]_0 ;
  input [0:0]\tmp_21_reg_1638_reg[3]_1 ;
  input [1:0]\tmp_44_reg_1658_reg[0] ;
  input [0:0]\tmp_44_reg_1658_reg[0]_0 ;
  input [1:0]\tmp_44_reg_1658_reg[0]_1 ;
  input [0:0]\tmp_44_reg_1658_reg[0]_2 ;
  input [0:0]\tmp_26_reg_1653[3]_i_4 ;
  input [0:0]\tmp_26_reg_1653[3]_i_4_0 ;
  input [0:0]\tmp_26_reg_1653_reg[6] ;
  input [0:0]\tmp_26_reg_1653_reg[6]_0 ;
  input [7:0]\SRL_SIG_reg[1][7]_3 ;
  input [5:0]out;
  input [5:0]\tmp_15_reg_1623_reg[6]_i_2 ;
  input [6:0]\tmp_21_reg_1638_reg[3]_2 ;
  input [1:0]\tmp_21_reg_1638_reg[3]_3 ;
  input [3:0]\tmp_21_reg_1638_reg[7] ;
  input [1:0]\tmp_21_reg_1638_reg[3]_4 ;
  input [0:0]\tmp_21_reg_1638_reg[7]_0 ;
  input [1:0]\tmp_21_reg_1638_reg[7]_1 ;
  input [0:0]\tmp_21_reg_1638_reg[7]_2 ;
  input [5:0]\tmp_26_reg_1653_reg[6]_i_2 ;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][3]_1 ;
  wire \SRL_SIG_reg[1][3]_2 ;
  wire \SRL_SIG_reg[1][3]_3 ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][4]_1 ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][5]_2 ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][6]_1 ;
  wire \SRL_SIG_reg[1][6]_2 ;
  wire \SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][7]_1 ;
  wire \SRL_SIG_reg[1][7]_2 ;
  wire [7:0]\SRL_SIG_reg[1][7]_3 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire [7:0]cnv_92_V_V_dout;
  wire cnv_92_V_V_empty_n;
  wire cnv_92_V_V_full_n;
  wire internal_empty_n_i_1__4_n_4;
  wire internal_full_n_i_1__4_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire [5:0]out;
  wire shiftReg_ce;
  wire [0:0]\tmp_15_reg_1623[3]_i_4 ;
  wire [0:0]\tmp_15_reg_1623[3]_i_4_0 ;
  wire [0:0]\tmp_15_reg_1623_reg[6] ;
  wire [0:0]\tmp_15_reg_1623_reg[6]_0 ;
  wire [5:0]\tmp_15_reg_1623_reg[6]_i_2 ;
  wire [0:0]\tmp_21_reg_1638_reg[3] ;
  wire [1:0]\tmp_21_reg_1638_reg[3]_0 ;
  wire [0:0]\tmp_21_reg_1638_reg[3]_1 ;
  wire [6:0]\tmp_21_reg_1638_reg[3]_2 ;
  wire [1:0]\tmp_21_reg_1638_reg[3]_3 ;
  wire [1:0]\tmp_21_reg_1638_reg[3]_4 ;
  wire [3:0]\tmp_21_reg_1638_reg[7] ;
  wire [0:0]\tmp_21_reg_1638_reg[7]_0 ;
  wire [1:0]\tmp_21_reg_1638_reg[7]_1 ;
  wire [0:0]\tmp_21_reg_1638_reg[7]_2 ;
  wire [0:0]\tmp_23_reg_1613_reg[0] ;
  wire [1:0]\tmp_23_reg_1613_reg[0]_0 ;
  wire [0:0]\tmp_26_reg_1653[3]_i_4 ;
  wire [0:0]\tmp_26_reg_1653[3]_i_4_0 ;
  wire [0:0]\tmp_26_reg_1653_reg[6] ;
  wire [0:0]\tmp_26_reg_1653_reg[6]_0 ;
  wire [5:0]\tmp_26_reg_1653_reg[6]_i_2 ;
  wire [1:0]\tmp_38_reg_1628_reg[0] ;
  wire [0:0]\tmp_38_reg_1628_reg[0]_0 ;
  wire [1:0]\tmp_38_reg_1628_reg[0]_1 ;
  wire [0:0]\tmp_38_reg_1628_reg[0]_2 ;
  wire [1:0]\tmp_41_reg_1643[0]_i_8 ;
  wire [0:0]\tmp_41_reg_1643[0]_i_8_0 ;
  wire [1:0]\tmp_41_reg_1643_reg[0] ;
  wire [0:0]\tmp_41_reg_1643_reg[0]_0 ;
  wire [1:0]\tmp_44_reg_1658_reg[0] ;
  wire [0:0]\tmp_44_reg_1658_reg[0]_0 ;
  wire [1:0]\tmp_44_reg_1658_reg[0]_1 ;
  wire [0:0]\tmp_44_reg_1658_reg[0]_2 ;
  wire [0:0]tmp_4_reg_1569_reg_0;
  wire [3:0]tmp_4_reg_1569_reg_0_0;
  wire [3:0]tmp_4_reg_1569_reg_1;
  wire [3:0]tmp_4_reg_1569_reg_1_0;
  wire [2:0]tmp_4_reg_1569_reg_2;
  wire [3:0]tmp_4_reg_1569_reg_rep_0;
  wire tmp_4_reg_1569_reg_rep_0_0;
  wire tmp_4_reg_1569_reg_rep_0_1;
  wire tmp_4_reg_1569_reg_rep_0_2;
  wire [0:0]tmp_4_reg_1569_reg_rep_0__0;
  wire [3:0]tmp_4_reg_1569_reg_rep_0__0_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_0__1;
  wire [3:0]tmp_4_reg_1569_reg_rep_0__1_0;
  wire [3:0]tmp_4_reg_1569_reg_rep_1;
  wire [3:0]tmp_4_reg_1569_reg_rep_1__0;
  wire [3:0]tmp_4_reg_1569_reg_rep_1__0_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_1__1;
  wire [3:0]tmp_4_reg_1569_reg_rep_1__1_0;
  wire [2:0]tmp_4_reg_1569_reg_rep_2;
  wire [2:0]tmp_4_reg_1569_reg_rep_2__0;
  wire [0:0]\tmp_8_reg_1608[3]_i_4 ;
  wire [0:0]\tmp_8_reg_1608_reg[6] ;
  wire [0:0]\tmp_8_reg_1608_reg[6]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_8 U_fifo_w8_d2_A_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][3]_1 (\SRL_SIG_reg[1][3]_0 ),
        .\SRL_SIG_reg[1][3]_2 (\SRL_SIG_reg[1][3]_1 ),
        .\SRL_SIG_reg[1][3]_3 (\SRL_SIG_reg[1][3]_2 ),
        .\SRL_SIG_reg[1][3]_4 (\SRL_SIG_reg[1][3]_3 ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][4]_1 (\SRL_SIG_reg[1][4]_0 ),
        .\SRL_SIG_reg[1][4]_2 (\SRL_SIG_reg[1][4]_1 ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][5]_1 (\SRL_SIG_reg[1][5]_0 ),
        .\SRL_SIG_reg[1][5]_2 (\SRL_SIG_reg[1][5]_1 ),
        .\SRL_SIG_reg[1][5]_3 (\SRL_SIG_reg[1][5]_2 ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][6]_1 (\SRL_SIG_reg[1][6]_0 ),
        .\SRL_SIG_reg[1][6]_2 (\SRL_SIG_reg[1][6]_1 ),
        .\SRL_SIG_reg[1][6]_3 (\SRL_SIG_reg[1][6]_2 ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .\SRL_SIG_reg[1][7]_2 (\SRL_SIG_reg[1][7]_1 ),
        .\SRL_SIG_reg[1][7]_3 (\SRL_SIG_reg[1][7]_2 ),
        .\SRL_SIG_reg[1][7]_4 (\SRL_SIG_reg[1][7]_3 ),
        .ap_clk(ap_clk),
        .out(out),
        .ram_reg(cnv_92_V_V_dout[4]),
        .ram_reg_0(cnv_92_V_V_dout[2]),
        .ram_reg_1(cnv_92_V_V_dout[3]),
        .ram_reg_2(cnv_92_V_V_dout[5]),
        .ram_reg_3(cnv_92_V_V_dout[6]),
        .ram_reg_4(cnv_92_V_V_dout[7]),
        .ram_reg_5(cnv_92_V_V_dout[0]),
        .ram_reg_6(cnv_92_V_V_dout[1]),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_15_reg_1623[3]_i_4 (\tmp_15_reg_1623[3]_i_4 ),
        .\tmp_15_reg_1623[3]_i_4_0 (\tmp_15_reg_1623[3]_i_4_0 ),
        .\tmp_15_reg_1623_reg[6] (\tmp_15_reg_1623_reg[6] ),
        .\tmp_15_reg_1623_reg[6]_0 (\tmp_15_reg_1623_reg[6]_0 ),
        .\tmp_15_reg_1623_reg[6]_i_2_0 (\tmp_15_reg_1623_reg[6]_i_2 ),
        .\tmp_21_reg_1638_reg[3] (\tmp_21_reg_1638_reg[3] ),
        .\tmp_21_reg_1638_reg[3]_0 (\tmp_21_reg_1638_reg[3]_0 ),
        .\tmp_21_reg_1638_reg[3]_1 (\tmp_21_reg_1638_reg[3]_1 ),
        .\tmp_21_reg_1638_reg[3]_2 (\tmp_21_reg_1638_reg[3]_2 ),
        .\tmp_21_reg_1638_reg[3]_3 (\tmp_21_reg_1638_reg[3]_3 ),
        .\tmp_21_reg_1638_reg[3]_4 (\tmp_21_reg_1638_reg[3]_4 ),
        .\tmp_21_reg_1638_reg[7] (\tmp_21_reg_1638_reg[7] ),
        .\tmp_21_reg_1638_reg[7]_0 (\tmp_21_reg_1638_reg[7]_0 ),
        .\tmp_21_reg_1638_reg[7]_1 (\tmp_21_reg_1638_reg[7]_1 ),
        .\tmp_21_reg_1638_reg[7]_2 (\tmp_21_reg_1638_reg[7]_2 ),
        .\tmp_23_reg_1613_reg[0] (\tmp_23_reg_1613_reg[0] ),
        .\tmp_23_reg_1613_reg[0]_0 (\tmp_23_reg_1613_reg[0]_0 ),
        .\tmp_26_reg_1653[3]_i_4 (\tmp_26_reg_1653[3]_i_4 ),
        .\tmp_26_reg_1653[3]_i_4_0 (\tmp_26_reg_1653[3]_i_4_0 ),
        .\tmp_26_reg_1653[6]_i_5 (\mOutPtr_reg_n_4_[0] ),
        .\tmp_26_reg_1653[6]_i_5_0 (\mOutPtr_reg_n_4_[1] ),
        .\tmp_26_reg_1653_reg[6] (\tmp_26_reg_1653_reg[6] ),
        .\tmp_26_reg_1653_reg[6]_0 (\tmp_26_reg_1653_reg[6]_0 ),
        .\tmp_26_reg_1653_reg[6]_i_2_0 (\tmp_26_reg_1653_reg[6]_i_2 ),
        .\tmp_38_reg_1628_reg[0] (\tmp_38_reg_1628_reg[0] ),
        .\tmp_38_reg_1628_reg[0]_0 (\tmp_38_reg_1628_reg[0]_0 ),
        .\tmp_38_reg_1628_reg[0]_1 (\tmp_38_reg_1628_reg[0]_1 ),
        .\tmp_38_reg_1628_reg[0]_2 (\tmp_38_reg_1628_reg[0]_2 ),
        .\tmp_41_reg_1643[0]_i_8 (\tmp_41_reg_1643[0]_i_8 ),
        .\tmp_41_reg_1643[0]_i_8_0 (\tmp_41_reg_1643[0]_i_8_0 ),
        .\tmp_41_reg_1643_reg[0] (\tmp_41_reg_1643_reg[0] ),
        .\tmp_41_reg_1643_reg[0]_0 (\tmp_41_reg_1643_reg[0]_0 ),
        .\tmp_44_reg_1658_reg[0] (\tmp_44_reg_1658_reg[0] ),
        .\tmp_44_reg_1658_reg[0]_0 (\tmp_44_reg_1658_reg[0]_0 ),
        .\tmp_44_reg_1658_reg[0]_1 (\tmp_44_reg_1658_reg[0]_1 ),
        .\tmp_44_reg_1658_reg[0]_2 (\tmp_44_reg_1658_reg[0]_2 ),
        .tmp_4_reg_1569_reg_0(tmp_4_reg_1569_reg_0),
        .tmp_4_reg_1569_reg_0_0(tmp_4_reg_1569_reg_0_0),
        .tmp_4_reg_1569_reg_1(tmp_4_reg_1569_reg_1),
        .tmp_4_reg_1569_reg_1_0(tmp_4_reg_1569_reg_1_0),
        .tmp_4_reg_1569_reg_2(tmp_4_reg_1569_reg_2),
        .tmp_4_reg_1569_reg_rep_0(tmp_4_reg_1569_reg_rep_0),
        .tmp_4_reg_1569_reg_rep_0_0(tmp_4_reg_1569_reg_rep_0_0),
        .tmp_4_reg_1569_reg_rep_0_1(tmp_4_reg_1569_reg_rep_0_1),
        .tmp_4_reg_1569_reg_rep_0_2(tmp_4_reg_1569_reg_rep_0_2),
        .tmp_4_reg_1569_reg_rep_0__0(tmp_4_reg_1569_reg_rep_0__0),
        .tmp_4_reg_1569_reg_rep_0__0_0(tmp_4_reg_1569_reg_rep_0__0_0),
        .tmp_4_reg_1569_reg_rep_0__1(tmp_4_reg_1569_reg_rep_0__1),
        .tmp_4_reg_1569_reg_rep_0__1_0(tmp_4_reg_1569_reg_rep_0__1_0),
        .tmp_4_reg_1569_reg_rep_1(tmp_4_reg_1569_reg_rep_1),
        .tmp_4_reg_1569_reg_rep_1__0(tmp_4_reg_1569_reg_rep_1__0),
        .tmp_4_reg_1569_reg_rep_1__0_0(tmp_4_reg_1569_reg_rep_1__0_0),
        .tmp_4_reg_1569_reg_rep_1__1(tmp_4_reg_1569_reg_rep_1__1),
        .tmp_4_reg_1569_reg_rep_1__1_0(tmp_4_reg_1569_reg_rep_1__1_0),
        .tmp_4_reg_1569_reg_rep_2(tmp_4_reg_1569_reg_rep_2),
        .tmp_4_reg_1569_reg_rep_2__0(tmp_4_reg_1569_reg_rep_2__0),
        .\tmp_8_reg_1608[3]_i_4 (\tmp_8_reg_1608[3]_i_4 ),
        .\tmp_8_reg_1608_reg[6] (\tmp_8_reg_1608_reg[6] ),
        .\tmp_8_reg_1608_reg[6]_0 (\tmp_8_reg_1608_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hA888A888A888A880)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(cnv_92_V_V_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_4),
        .Q(cnv_92_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(cnv_92_V_V_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__4_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_4),
        .Q(cnv_92_V_V_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400FBFFFBFF0400)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(cnv_92_V_V_empty_n),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6
   (outStr_V_V_full_n,
    outStr_V_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    SR,
    \SRL_SIG_reg[0][7] );
  output outStr_V_V_full_n;
  output outStr_V_V_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SR;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]SR;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__5_n_4;
  wire internal_full_n_i_1__5_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire outStr_V_V_empty_n;
  wire outStr_V_V_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\out_V_V_1_payload_A_reg[0] (\mOutPtr_reg_n_4_[1] ),
        .\out_V_V_1_payload_A_reg[0]_0 (\mOutPtr_reg_n_4_[0] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA888A888A888A880)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(outStr_V_V_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_4),
        .Q(outStr_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(outStr_V_V_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__5_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_4),
        .Q(outStr_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (D,
    \out_V_V_1_payload_A_reg[0] ,
    \out_V_V_1_payload_A_reg[0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \out_V_V_1_payload_A_reg[0] ;
  input \out_V_V_1_payload_A_reg[0]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_4_[0][0] ;
  wire \SRL_SIG_reg_n_4_[0][1] ;
  wire \SRL_SIG_reg_n_4_[0][2] ;
  wire \SRL_SIG_reg_n_4_[0][3] ;
  wire \SRL_SIG_reg_n_4_[0][4] ;
  wire \SRL_SIG_reg_n_4_[0][5] ;
  wire \SRL_SIG_reg_n_4_[0][6] ;
  wire \SRL_SIG_reg_n_4_[0][7] ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \SRL_SIG_reg_n_4_[1][1] ;
  wire \SRL_SIG_reg_n_4_[1][2] ;
  wire \SRL_SIG_reg_n_4_[1][3] ;
  wire \SRL_SIG_reg_n_4_[1][4] ;
  wire \SRL_SIG_reg_n_4_[1][5] ;
  wire \SRL_SIG_reg_n_4_[1][6] ;
  wire \SRL_SIG_reg_n_4_[1][7] ;
  wire ap_clk;
  wire \out_V_V_1_payload_A_reg[0] ;
  wire \out_V_V_1_payload_A_reg[0]_0 ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_4_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_4_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_4_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_4_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_4_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_4_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_4_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_4_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][0] ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][1] ),
        .Q(\SRL_SIG_reg_n_4_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][2] ),
        .Q(\SRL_SIG_reg_n_4_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][3] ),
        .Q(\SRL_SIG_reg_n_4_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][4] ),
        .Q(\SRL_SIG_reg_n_4_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][5] ),
        .Q(\SRL_SIG_reg_n_4_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][6] ),
        .Q(\SRL_SIG_reg_n_4_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][7] ),
        .Q(\SRL_SIG_reg_n_4_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_V_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][0] ),
        .I1(\out_V_V_1_payload_A_reg[0] ),
        .I2(\out_V_V_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_V_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][1] ),
        .I1(\out_V_V_1_payload_A_reg[0] ),
        .I2(\out_V_V_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_V_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][2] ),
        .I1(\out_V_V_1_payload_A_reg[0] ),
        .I2(\out_V_V_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_V_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][3] ),
        .I1(\out_V_V_1_payload_A_reg[0] ),
        .I2(\out_V_V_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_V_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][4] ),
        .I1(\out_V_V_1_payload_A_reg[0] ),
        .I2(\out_V_V_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_V_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][5] ),
        .I1(\out_V_V_1_payload_A_reg[0] ),
        .I2(\out_V_V_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_V_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[0][6] ),
        .I1(\out_V_V_1_payload_A_reg[0] ),
        .I2(\out_V_V_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_V_V_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg_n_4_[0][7] ),
        .I1(\out_V_V_1_payload_A_reg[0] ),
        .I2(\out_V_V_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_4_[1][7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_12
   (tmp_14_fu_642_p2,
    tmp_6_reg_1585_reg_rep_0_0,
    tmp_6_reg_1585_reg_rep_0_3,
    tmp_16_1_fu_712_p2,
    D,
    tmp_6_reg_1585_reg_rep_0_0__0,
    tmp_6_reg_1585_reg_rep_0_3__0,
    tmp_16_2_fu_782_p2,
    tmp_6_reg_1585_reg_rep_0_6__0,
    tmp_6_reg_1585_reg_rep_0_0__1,
    tmp_6_reg_1585_reg_rep_0_3__1,
    tmp_16_3_fu_852_p2,
    tmp_6_reg_1585_reg_0_6,
    tmp_6_reg_1585_reg_0_0,
    tmp_6_reg_1585_reg_0_3,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \SRL_SIG_reg[1][3]_0 ,
    tmp_6_reg_1585_reg_rep_0_0_0,
    tmp_6_reg_1585_reg_rep_0_0_1,
    tmp_6_reg_1585_reg_rep_0_0_2,
    ram_reg_2,
    \SRL_SIG_reg[1][4]_0 ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \SRL_SIG_reg[1][3]_1 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][3]_2 ,
    \SRL_SIG_reg[1][5]_1 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[1][3]_3 ,
    \SRL_SIG_reg[1][5]_2 ,
    \SRL_SIG_reg[1][6]_2 ,
    \SRL_SIG_reg[1][7]_2 ,
    \SRL_SIG_reg[1][3]_4 ,
    \SRL_SIG_reg[1][5]_3 ,
    \SRL_SIG_reg[1][6]_3 ,
    \SRL_SIG_reg[1][7]_3 ,
    \SRL_SIG_reg[1][3]_5 ,
    \SRL_SIG_reg[1][5]_4 ,
    \SRL_SIG_reg[1][6]_4 ,
    \SRL_SIG_reg[1][7]_4 ,
    \SRL_SIG_reg[1][3]_6 ,
    \SRL_SIG_reg[1][5]_5 ,
    \SRL_SIG_reg[1][6]_5 ,
    \SRL_SIG_reg[1][7]_5 ,
    CO,
    O,
    tmp_6_reg_1585_reg_rep_0_5,
    tmp_6_reg_1585_reg_rep_0_0__0_0,
    tmp_6_reg_1585_reg_rep_0_3__0_0,
    tmp_6_reg_1585_reg_rep_0_0__1_0,
    tmp_6_reg_1585_reg_rep_0_3__1_0,
    tmp_6_reg_1585_reg_0_0_0,
    tmp_6_reg_1585_reg_0_3_0,
    ram_reg_6,
    \tmp_14_reg_1634_reg[0] ,
    \tmp_14_reg_1634_reg[0]_0 ,
    \tmp_16_1_reg_1649_reg[0] ,
    \tmp_16_2_reg_1664_reg[0] ,
    \tmp_16_3_reg_1679_reg[0] ,
    out,
    \tmp_35_reg_1669[7]_i_14 ,
    \tmp_35_reg_1669[7]_i_14_0 ,
    \SRL_SIG_reg[1][7]_6 ,
    \tmp_31_reg_1639_reg[3] ,
    \tmp_31_reg_1639_reg[3]_0 ,
    \tmp_31_reg_1639_reg[7] ,
    \tmp_31_reg_1639_reg[3]_1 ,
    \tmp_31_reg_1639_reg[7]_0 ,
    \tmp_31_reg_1639_reg[7]_1 ,
    \tmp_31_reg_1639_reg[7]_2 ,
    \tmp_33_reg_1654_reg[3] ,
    \tmp_33_reg_1654_reg[3]_0 ,
    \tmp_33_reg_1654_reg[7] ,
    \tmp_33_reg_1654_reg[3]_1 ,
    \tmp_33_reg_1654_reg[7]_0 ,
    \tmp_33_reg_1654_reg[7]_1 ,
    \tmp_33_reg_1654_reg[7]_2 ,
    \tmp_35_reg_1669_reg[3] ,
    \tmp_35_reg_1669_reg[3]_0 ,
    \tmp_35_reg_1669_reg[7] ,
    \tmp_35_reg_1669_reg[3]_1 ,
    \tmp_35_reg_1669_reg[7]_0 ,
    \tmp_35_reg_1669_reg[7]_1 ,
    \tmp_35_reg_1669_reg[7]_2 ,
    \tmp_48_reg_1629_reg[0] ,
    \tmp_48_reg_1629_reg[0]_0 ,
    S,
    DI,
    \tmp_28_reg_1624[3]_i_4 ,
    \tmp_28_reg_1624_reg[6] ,
    \tmp_28_reg_1624_reg[6]_0 ,
    \tmp_51_reg_1644_reg[0] ,
    \tmp_51_reg_1644_reg[0]_0 ,
    \tmp_51_reg_1644[0]_i_8 ,
    \tmp_51_reg_1644[0]_i_8_0 ,
    \tmp_31_reg_1639_reg[3]_2 ,
    \tmp_31_reg_1639_reg[3]_3 ,
    \tmp_31_reg_1639_reg[3]_4 ,
    \tmp_54_reg_1659_reg[0] ,
    \tmp_54_reg_1659_reg[0]_0 ,
    \tmp_54_reg_1659[0]_i_8 ,
    \tmp_54_reg_1659[0]_i_8_0 ,
    \tmp_33_reg_1654_reg[3]_2 ,
    \tmp_33_reg_1654_reg[3]_3 ,
    \tmp_33_reg_1654_reg[3]_4 ,
    \tmp_57_reg_1674_reg[0] ,
    \tmp_57_reg_1674_reg[0]_0 ,
    \tmp_57_reg_1674[0]_i_8 ,
    \tmp_57_reg_1674[0]_i_8_0 ,
    \tmp_35_reg_1669_reg[3]_2 ,
    \tmp_35_reg_1669_reg[3]_3 ,
    \tmp_35_reg_1669_reg[3]_4 ,
    shiftReg_ce,
    ap_clk);
  output tmp_14_fu_642_p2;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0;
  output [3:0]tmp_6_reg_1585_reg_rep_0_3;
  output tmp_16_1_fu_712_p2;
  output [7:0]D;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__0;
  output [3:0]tmp_6_reg_1585_reg_rep_0_3__0;
  output tmp_16_2_fu_782_p2;
  output [7:0]tmp_6_reg_1585_reg_rep_0_6__0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__1;
  output [3:0]tmp_6_reg_1585_reg_rep_0_3__1;
  output tmp_16_3_fu_852_p2;
  output [7:0]tmp_6_reg_1585_reg_0_6;
  output [0:0]tmp_6_reg_1585_reg_0_0;
  output [3:0]tmp_6_reg_1585_reg_0_3;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output \SRL_SIG_reg[1][3]_0 ;
  output tmp_6_reg_1585_reg_rep_0_0_0;
  output tmp_6_reg_1585_reg_rep_0_0_1;
  output tmp_6_reg_1585_reg_rep_0_0_2;
  output ram_reg_2;
  output \SRL_SIG_reg[1][4]_0 ;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output \SRL_SIG_reg[1][3]_1 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][3]_2 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output \SRL_SIG_reg[1][6]_1 ;
  output \SRL_SIG_reg[1][7]_1 ;
  output \SRL_SIG_reg[1][3]_3 ;
  output \SRL_SIG_reg[1][5]_2 ;
  output \SRL_SIG_reg[1][6]_2 ;
  output \SRL_SIG_reg[1][7]_2 ;
  output \SRL_SIG_reg[1][3]_4 ;
  output \SRL_SIG_reg[1][5]_3 ;
  output \SRL_SIG_reg[1][6]_3 ;
  output \SRL_SIG_reg[1][7]_3 ;
  output \SRL_SIG_reg[1][3]_5 ;
  output \SRL_SIG_reg[1][5]_4 ;
  output \SRL_SIG_reg[1][6]_4 ;
  output \SRL_SIG_reg[1][7]_4 ;
  output \SRL_SIG_reg[1][3]_6 ;
  output \SRL_SIG_reg[1][5]_5 ;
  output \SRL_SIG_reg[1][6]_5 ;
  output \SRL_SIG_reg[1][7]_5 ;
  output [0:0]CO;
  output [3:0]O;
  output [2:0]tmp_6_reg_1585_reg_rep_0_5;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__0_0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_3__0_0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_0__1_0;
  output [0:0]tmp_6_reg_1585_reg_rep_0_3__1_0;
  output [0:0]tmp_6_reg_1585_reg_0_0_0;
  output [0:0]tmp_6_reg_1585_reg_0_3_0;
  output ram_reg_6;
  input [1:0]\tmp_14_reg_1634_reg[0] ;
  input [0:0]\tmp_14_reg_1634_reg[0]_0 ;
  input [1:0]\tmp_16_1_reg_1649_reg[0] ;
  input [1:0]\tmp_16_2_reg_1664_reg[0] ;
  input [1:0]\tmp_16_3_reg_1679_reg[0] ;
  input [5:0]out;
  input \tmp_35_reg_1669[7]_i_14 ;
  input \tmp_35_reg_1669[7]_i_14_0 ;
  input [7:0]\SRL_SIG_reg[1][7]_6 ;
  input [6:0]\tmp_31_reg_1639_reg[3] ;
  input [1:0]\tmp_31_reg_1639_reg[3]_0 ;
  input [3:0]\tmp_31_reg_1639_reg[7] ;
  input [1:0]\tmp_31_reg_1639_reg[3]_1 ;
  input [0:0]\tmp_31_reg_1639_reg[7]_0 ;
  input [1:0]\tmp_31_reg_1639_reg[7]_1 ;
  input [0:0]\tmp_31_reg_1639_reg[7]_2 ;
  input [6:0]\tmp_33_reg_1654_reg[3] ;
  input [1:0]\tmp_33_reg_1654_reg[3]_0 ;
  input [3:0]\tmp_33_reg_1654_reg[7] ;
  input [1:0]\tmp_33_reg_1654_reg[3]_1 ;
  input [0:0]\tmp_33_reg_1654_reg[7]_0 ;
  input [1:0]\tmp_33_reg_1654_reg[7]_1 ;
  input [0:0]\tmp_33_reg_1654_reg[7]_2 ;
  input [6:0]\tmp_35_reg_1669_reg[3] ;
  input [1:0]\tmp_35_reg_1669_reg[3]_0 ;
  input [3:0]\tmp_35_reg_1669_reg[7] ;
  input [1:0]\tmp_35_reg_1669_reg[3]_1 ;
  input [0:0]\tmp_35_reg_1669_reg[7]_0 ;
  input [1:0]\tmp_35_reg_1669_reg[7]_1 ;
  input [0:0]\tmp_35_reg_1669_reg[7]_2 ;
  input [0:0]\tmp_48_reg_1629_reg[0] ;
  input [1:0]\tmp_48_reg_1629_reg[0]_0 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\tmp_28_reg_1624[3]_i_4 ;
  input [0:0]\tmp_28_reg_1624_reg[6] ;
  input [0:0]\tmp_28_reg_1624_reg[6]_0 ;
  input [1:0]\tmp_51_reg_1644_reg[0] ;
  input [0:0]\tmp_51_reg_1644_reg[0]_0 ;
  input [1:0]\tmp_51_reg_1644[0]_i_8 ;
  input [0:0]\tmp_51_reg_1644[0]_i_8_0 ;
  input [0:0]\tmp_31_reg_1639_reg[3]_2 ;
  input [1:0]\tmp_31_reg_1639_reg[3]_3 ;
  input [0:0]\tmp_31_reg_1639_reg[3]_4 ;
  input [1:0]\tmp_54_reg_1659_reg[0] ;
  input [0:0]\tmp_54_reg_1659_reg[0]_0 ;
  input [1:0]\tmp_54_reg_1659[0]_i_8 ;
  input [0:0]\tmp_54_reg_1659[0]_i_8_0 ;
  input [0:0]\tmp_33_reg_1654_reg[3]_2 ;
  input [1:0]\tmp_33_reg_1654_reg[3]_3 ;
  input [0:0]\tmp_33_reg_1654_reg[3]_4 ;
  input [1:0]\tmp_57_reg_1674_reg[0] ;
  input [0:0]\tmp_57_reg_1674_reg[0]_0 ;
  input [1:0]\tmp_57_reg_1674[0]_i_8 ;
  input [0:0]\tmp_57_reg_1674[0]_i_8_0 ;
  input [0:0]\tmp_35_reg_1669_reg[3]_2 ;
  input [1:0]\tmp_35_reg_1669_reg[3]_3 ;
  input [0:0]\tmp_35_reg_1669_reg[3]_4 ;
  input shiftReg_ce;
  input ap_clk;

  wire [0:0]CO;
  wire [2:0]\Conv1DMac_new_U0/tmp_52_fu_684_p1 ;
  wire [2:0]\Conv1DMac_new_U0/tmp_55_fu_754_p1 ;
  wire [2:0]\Conv1DMac_new_U0/tmp_58_fu_824_p1 ;
  wire [7:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [0:0]S;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][3]_1 ;
  wire \SRL_SIG_reg[1][3]_2 ;
  wire \SRL_SIG_reg[1][3]_3 ;
  wire \SRL_SIG_reg[1][3]_4 ;
  wire \SRL_SIG_reg[1][3]_5 ;
  wire \SRL_SIG_reg[1][3]_6 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][5]_2 ;
  wire \SRL_SIG_reg[1][5]_3 ;
  wire \SRL_SIG_reg[1][5]_4 ;
  wire \SRL_SIG_reg[1][5]_5 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][6]_1 ;
  wire \SRL_SIG_reg[1][6]_2 ;
  wire \SRL_SIG_reg[1][6]_3 ;
  wire \SRL_SIG_reg[1][6]_4 ;
  wire \SRL_SIG_reg[1][6]_5 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][7]_1 ;
  wire \SRL_SIG_reg[1][7]_2 ;
  wire \SRL_SIG_reg[1][7]_3 ;
  wire \SRL_SIG_reg[1][7]_4 ;
  wire \SRL_SIG_reg[1][7]_5 ;
  wire [7:0]\SRL_SIG_reg[1][7]_6 ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \SRL_SIG_reg_n_4_[1][1] ;
  wire \SRL_SIG_reg_n_4_[1][2] ;
  wire \SRL_SIG_reg_n_4_[1][3] ;
  wire \SRL_SIG_reg_n_4_[1][4] ;
  wire \SRL_SIG_reg_n_4_[1][5] ;
  wire \SRL_SIG_reg_n_4_[1][6] ;
  wire \SRL_SIG_reg_n_4_[1][7] ;
  wire ap_clk;
  wire [5:0]out;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire shiftReg_ce;
  wire tmp_14_fu_642_p2;
  wire \tmp_14_reg_1634[0]_i_2_n_4 ;
  wire [1:0]\tmp_14_reg_1634_reg[0] ;
  wire [0:0]\tmp_14_reg_1634_reg[0]_0 ;
  wire tmp_16_1_fu_712_p2;
  wire \tmp_16_1_reg_1649[0]_i_2_n_4 ;
  wire [1:0]\tmp_16_1_reg_1649_reg[0] ;
  wire tmp_16_2_fu_782_p2;
  wire \tmp_16_2_reg_1664[0]_i_2_n_4 ;
  wire [1:0]\tmp_16_2_reg_1664_reg[0] ;
  wire tmp_16_3_fu_852_p2;
  wire \tmp_16_3_reg_1679[0]_i_2_n_4 ;
  wire [1:0]\tmp_16_3_reg_1679_reg[0] ;
  wire [0:0]\tmp_28_reg_1624[3]_i_4 ;
  wire \tmp_28_reg_1624[6]_i_10_n_4 ;
  wire \tmp_28_reg_1624[6]_i_11_n_4 ;
  wire \tmp_28_reg_1624[6]_i_12_n_4 ;
  wire \tmp_28_reg_1624[6]_i_14_n_4 ;
  wire \tmp_28_reg_1624[6]_i_15_n_4 ;
  wire \tmp_28_reg_1624[6]_i_16_n_4 ;
  wire \tmp_28_reg_1624[6]_i_22_n_4 ;
  wire \tmp_28_reg_1624[6]_i_23_n_4 ;
  wire \tmp_28_reg_1624[6]_i_24_n_4 ;
  wire \tmp_28_reg_1624[6]_i_6_n_4 ;
  wire \tmp_28_reg_1624[6]_i_8_n_4 ;
  wire [0:0]\tmp_28_reg_1624_reg[6] ;
  wire [0:0]\tmp_28_reg_1624_reg[6]_0 ;
  wire \tmp_28_reg_1624_reg[6]_i_2_n_6 ;
  wire \tmp_28_reg_1624_reg[6]_i_2_n_7 ;
  wire \tmp_28_reg_1624_reg[6]_i_4_n_4 ;
  wire \tmp_28_reg_1624_reg[6]_i_4_n_5 ;
  wire \tmp_28_reg_1624_reg[6]_i_4_n_6 ;
  wire \tmp_28_reg_1624_reg[6]_i_4_n_7 ;
  wire \tmp_31_reg_1639[3]_i_11_n_4 ;
  wire \tmp_31_reg_1639[3]_i_18_n_4 ;
  wire \tmp_31_reg_1639[3]_i_19_n_4 ;
  wire \tmp_31_reg_1639[3]_i_20_n_4 ;
  wire \tmp_31_reg_1639[3]_i_22_n_4 ;
  wire \tmp_31_reg_1639[3]_i_23_n_4 ;
  wire \tmp_31_reg_1639[3]_i_2_n_4 ;
  wire \tmp_31_reg_1639[3]_i_3_n_4 ;
  wire \tmp_31_reg_1639[3]_i_6_n_4 ;
  wire \tmp_31_reg_1639[3]_i_7_n_4 ;
  wire \tmp_31_reg_1639[3]_i_9_n_4 ;
  wire \tmp_31_reg_1639[7]_i_15_n_4 ;
  wire \tmp_31_reg_1639[7]_i_17_n_4 ;
  wire \tmp_31_reg_1639[7]_i_2_n_4 ;
  wire \tmp_31_reg_1639[7]_i_3_n_4 ;
  wire \tmp_31_reg_1639[7]_i_4_n_4 ;
  wire \tmp_31_reg_1639[7]_i_5_n_4 ;
  wire \tmp_31_reg_1639[7]_i_6_n_4 ;
  wire \tmp_31_reg_1639[7]_i_7_n_4 ;
  wire \tmp_31_reg_1639[7]_i_8_n_4 ;
  wire [6:0]\tmp_31_reg_1639_reg[3] ;
  wire [1:0]\tmp_31_reg_1639_reg[3]_0 ;
  wire [1:0]\tmp_31_reg_1639_reg[3]_1 ;
  wire [0:0]\tmp_31_reg_1639_reg[3]_2 ;
  wire [1:0]\tmp_31_reg_1639_reg[3]_3 ;
  wire [0:0]\tmp_31_reg_1639_reg[3]_4 ;
  wire \tmp_31_reg_1639_reg[3]_i_14_n_5 ;
  wire \tmp_31_reg_1639_reg[3]_i_14_n_6 ;
  wire \tmp_31_reg_1639_reg[3]_i_14_n_7 ;
  wire \tmp_31_reg_1639_reg[3]_i_1_n_4 ;
  wire \tmp_31_reg_1639_reg[3]_i_1_n_5 ;
  wire \tmp_31_reg_1639_reg[3]_i_1_n_6 ;
  wire \tmp_31_reg_1639_reg[3]_i_1_n_7 ;
  wire [3:0]\tmp_31_reg_1639_reg[7] ;
  wire [0:0]\tmp_31_reg_1639_reg[7]_0 ;
  wire [1:0]\tmp_31_reg_1639_reg[7]_1 ;
  wire [0:0]\tmp_31_reg_1639_reg[7]_2 ;
  wire \tmp_31_reg_1639_reg[7]_i_1_n_5 ;
  wire \tmp_31_reg_1639_reg[7]_i_1_n_6 ;
  wire \tmp_31_reg_1639_reg[7]_i_1_n_7 ;
  wire \tmp_33_reg_1654[3]_i_10_n_4 ;
  wire \tmp_33_reg_1654[3]_i_15_n_4 ;
  wire \tmp_33_reg_1654[3]_i_16_n_4 ;
  wire \tmp_33_reg_1654[3]_i_17_n_4 ;
  wire \tmp_33_reg_1654[3]_i_19_n_4 ;
  wire \tmp_33_reg_1654[3]_i_20_n_4 ;
  wire \tmp_33_reg_1654[3]_i_2_n_4 ;
  wire \tmp_33_reg_1654[3]_i_3_n_4 ;
  wire \tmp_33_reg_1654[3]_i_6_n_4 ;
  wire \tmp_33_reg_1654[3]_i_7_n_4 ;
  wire \tmp_33_reg_1654[3]_i_9_n_4 ;
  wire \tmp_33_reg_1654[7]_i_12_n_4 ;
  wire \tmp_33_reg_1654[7]_i_13_n_4 ;
  wire \tmp_33_reg_1654[7]_i_2_n_4 ;
  wire \tmp_33_reg_1654[7]_i_3_n_4 ;
  wire \tmp_33_reg_1654[7]_i_4_n_4 ;
  wire \tmp_33_reg_1654[7]_i_5_n_4 ;
  wire \tmp_33_reg_1654[7]_i_6_n_4 ;
  wire \tmp_33_reg_1654[7]_i_7_n_4 ;
  wire \tmp_33_reg_1654[7]_i_8_n_4 ;
  wire [6:0]\tmp_33_reg_1654_reg[3] ;
  wire [1:0]\tmp_33_reg_1654_reg[3]_0 ;
  wire [1:0]\tmp_33_reg_1654_reg[3]_1 ;
  wire [0:0]\tmp_33_reg_1654_reg[3]_2 ;
  wire [1:0]\tmp_33_reg_1654_reg[3]_3 ;
  wire [0:0]\tmp_33_reg_1654_reg[3]_4 ;
  wire \tmp_33_reg_1654_reg[3]_i_11_n_5 ;
  wire \tmp_33_reg_1654_reg[3]_i_11_n_6 ;
  wire \tmp_33_reg_1654_reg[3]_i_11_n_7 ;
  wire \tmp_33_reg_1654_reg[3]_i_1_n_4 ;
  wire \tmp_33_reg_1654_reg[3]_i_1_n_5 ;
  wire \tmp_33_reg_1654_reg[3]_i_1_n_6 ;
  wire \tmp_33_reg_1654_reg[3]_i_1_n_7 ;
  wire [3:0]\tmp_33_reg_1654_reg[7] ;
  wire [0:0]\tmp_33_reg_1654_reg[7]_0 ;
  wire [1:0]\tmp_33_reg_1654_reg[7]_1 ;
  wire [0:0]\tmp_33_reg_1654_reg[7]_2 ;
  wire \tmp_33_reg_1654_reg[7]_i_1_n_5 ;
  wire \tmp_33_reg_1654_reg[7]_i_1_n_6 ;
  wire \tmp_33_reg_1654_reg[7]_i_1_n_7 ;
  wire \tmp_35_reg_1669[3]_i_10_n_4 ;
  wire \tmp_35_reg_1669[3]_i_15_n_4 ;
  wire \tmp_35_reg_1669[3]_i_16_n_4 ;
  wire \tmp_35_reg_1669[3]_i_17_n_4 ;
  wire \tmp_35_reg_1669[3]_i_19_n_4 ;
  wire \tmp_35_reg_1669[3]_i_20_n_4 ;
  wire \tmp_35_reg_1669[3]_i_2_n_4 ;
  wire \tmp_35_reg_1669[3]_i_3_n_4 ;
  wire \tmp_35_reg_1669[3]_i_6_n_4 ;
  wire \tmp_35_reg_1669[3]_i_7_n_4 ;
  wire \tmp_35_reg_1669[3]_i_9_n_4 ;
  wire \tmp_35_reg_1669[7]_i_12_n_4 ;
  wire \tmp_35_reg_1669[7]_i_13_n_4 ;
  wire \tmp_35_reg_1669[7]_i_14 ;
  wire \tmp_35_reg_1669[7]_i_14_0 ;
  wire \tmp_35_reg_1669[7]_i_2_n_4 ;
  wire \tmp_35_reg_1669[7]_i_3_n_4 ;
  wire \tmp_35_reg_1669[7]_i_4_n_4 ;
  wire \tmp_35_reg_1669[7]_i_5_n_4 ;
  wire \tmp_35_reg_1669[7]_i_6_n_4 ;
  wire \tmp_35_reg_1669[7]_i_7_n_4 ;
  wire \tmp_35_reg_1669[7]_i_8_n_4 ;
  wire [6:0]\tmp_35_reg_1669_reg[3] ;
  wire [1:0]\tmp_35_reg_1669_reg[3]_0 ;
  wire [1:0]\tmp_35_reg_1669_reg[3]_1 ;
  wire [0:0]\tmp_35_reg_1669_reg[3]_2 ;
  wire [1:0]\tmp_35_reg_1669_reg[3]_3 ;
  wire [0:0]\tmp_35_reg_1669_reg[3]_4 ;
  wire \tmp_35_reg_1669_reg[3]_i_11_n_5 ;
  wire \tmp_35_reg_1669_reg[3]_i_11_n_6 ;
  wire \tmp_35_reg_1669_reg[3]_i_11_n_7 ;
  wire \tmp_35_reg_1669_reg[3]_i_1_n_4 ;
  wire \tmp_35_reg_1669_reg[3]_i_1_n_5 ;
  wire \tmp_35_reg_1669_reg[3]_i_1_n_6 ;
  wire \tmp_35_reg_1669_reg[3]_i_1_n_7 ;
  wire [3:0]\tmp_35_reg_1669_reg[7] ;
  wire [0:0]\tmp_35_reg_1669_reg[7]_0 ;
  wire [1:0]\tmp_35_reg_1669_reg[7]_1 ;
  wire [0:0]\tmp_35_reg_1669_reg[7]_2 ;
  wire \tmp_35_reg_1669_reg[7]_i_1_n_5 ;
  wire \tmp_35_reg_1669_reg[7]_i_1_n_6 ;
  wire \tmp_35_reg_1669_reg[7]_i_1_n_7 ;
  wire \tmp_48_reg_1629[0]_i_12_n_4 ;
  wire \tmp_48_reg_1629[0]_i_13_n_4 ;
  wire \tmp_48_reg_1629[0]_i_14_n_4 ;
  wire \tmp_48_reg_1629[0]_i_16_n_4 ;
  wire \tmp_48_reg_1629[0]_i_25_n_4 ;
  wire \tmp_48_reg_1629[0]_i_27_n_4 ;
  wire \tmp_48_reg_1629[0]_i_28_n_4 ;
  wire \tmp_48_reg_1629[0]_i_29_n_4 ;
  wire \tmp_48_reg_1629[0]_i_30_n_4 ;
  wire \tmp_48_reg_1629[0]_i_31_n_4 ;
  wire \tmp_48_reg_1629[0]_i_32_n_4 ;
  wire \tmp_48_reg_1629[0]_i_37_n_4 ;
  wire [0:0]\tmp_48_reg_1629_reg[0] ;
  wire [1:0]\tmp_48_reg_1629_reg[0]_0 ;
  wire \tmp_48_reg_1629_reg[0]_i_3_n_4 ;
  wire \tmp_48_reg_1629_reg[0]_i_3_n_5 ;
  wire \tmp_48_reg_1629_reg[0]_i_3_n_6 ;
  wire \tmp_48_reg_1629_reg[0]_i_3_n_7 ;
  wire \tmp_48_reg_1629_reg[0]_i_5_n_10 ;
  wire \tmp_48_reg_1629_reg[0]_i_5_n_11 ;
  wire \tmp_48_reg_1629_reg[0]_i_5_n_5 ;
  wire \tmp_48_reg_1629_reg[0]_i_5_n_6 ;
  wire \tmp_48_reg_1629_reg[0]_i_5_n_7 ;
  wire \tmp_48_reg_1629_reg[0]_i_5_n_9 ;
  wire \tmp_51_reg_1644[0]_i_19_n_4 ;
  wire \tmp_51_reg_1644[0]_i_20_n_4 ;
  wire \tmp_51_reg_1644[0]_i_21_n_4 ;
  wire \tmp_51_reg_1644[0]_i_23_n_4 ;
  wire \tmp_51_reg_1644[0]_i_29_n_4 ;
  wire [1:0]\tmp_51_reg_1644[0]_i_8 ;
  wire [0:0]\tmp_51_reg_1644[0]_i_8_0 ;
  wire [1:0]\tmp_51_reg_1644_reg[0] ;
  wire [0:0]\tmp_51_reg_1644_reg[0]_0 ;
  wire \tmp_51_reg_1644_reg[0]_i_4_n_5 ;
  wire \tmp_51_reg_1644_reg[0]_i_4_n_6 ;
  wire \tmp_51_reg_1644_reg[0]_i_4_n_7 ;
  wire \tmp_54_reg_1659[0]_i_19_n_4 ;
  wire \tmp_54_reg_1659[0]_i_20_n_4 ;
  wire \tmp_54_reg_1659[0]_i_21_n_4 ;
  wire \tmp_54_reg_1659[0]_i_23_n_4 ;
  wire \tmp_54_reg_1659[0]_i_28_n_4 ;
  wire [1:0]\tmp_54_reg_1659[0]_i_8 ;
  wire [0:0]\tmp_54_reg_1659[0]_i_8_0 ;
  wire [1:0]\tmp_54_reg_1659_reg[0] ;
  wire [0:0]\tmp_54_reg_1659_reg[0]_0 ;
  wire \tmp_54_reg_1659_reg[0]_i_4_n_5 ;
  wire \tmp_54_reg_1659_reg[0]_i_4_n_6 ;
  wire \tmp_54_reg_1659_reg[0]_i_4_n_7 ;
  wire \tmp_57_reg_1674[0]_i_19_n_4 ;
  wire \tmp_57_reg_1674[0]_i_20_n_4 ;
  wire \tmp_57_reg_1674[0]_i_21_n_4 ;
  wire \tmp_57_reg_1674[0]_i_23_n_4 ;
  wire \tmp_57_reg_1674[0]_i_28_n_4 ;
  wire [1:0]\tmp_57_reg_1674[0]_i_8 ;
  wire [0:0]\tmp_57_reg_1674[0]_i_8_0 ;
  wire [1:0]\tmp_57_reg_1674_reg[0] ;
  wire [0:0]\tmp_57_reg_1674_reg[0]_0 ;
  wire \tmp_57_reg_1674_reg[0]_i_4_n_5 ;
  wire \tmp_57_reg_1674_reg[0]_i_4_n_6 ;
  wire \tmp_57_reg_1674_reg[0]_i_4_n_7 ;
  wire [0:0]tmp_6_reg_1585_reg_0_0;
  wire [0:0]tmp_6_reg_1585_reg_0_0_0;
  wire [3:0]tmp_6_reg_1585_reg_0_3;
  wire [0:0]tmp_6_reg_1585_reg_0_3_0;
  wire [7:0]tmp_6_reg_1585_reg_0_6;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0;
  wire tmp_6_reg_1585_reg_rep_0_0_0;
  wire tmp_6_reg_1585_reg_rep_0_0_1;
  wire tmp_6_reg_1585_reg_rep_0_0_2;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__0_0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__1;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_0__1_0;
  wire [3:0]tmp_6_reg_1585_reg_rep_0_3;
  wire [3:0]tmp_6_reg_1585_reg_rep_0_3__0;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_3__0_0;
  wire [3:0]tmp_6_reg_1585_reg_rep_0_3__1;
  wire [0:0]tmp_6_reg_1585_reg_rep_0_3__1_0;
  wire [2:0]tmp_6_reg_1585_reg_rep_0_5;
  wire [7:0]tmp_6_reg_1585_reg_rep_0_6__0;
  wire [3:2]\NLW_tmp_28_reg_1624_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_28_reg_1624_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_31_reg_1639_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_33_reg_1654_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_35_reg_1669_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_6 [0]),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_6 [1]),
        .Q(\SRL_SIG_reg_n_4_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_6 [2]),
        .Q(\SRL_SIG_reg_n_4_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_6 [3]),
        .Q(\SRL_SIG_reg_n_4_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_6 [4]),
        .Q(\SRL_SIG_reg_n_4_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_6 [5]),
        .Q(\SRL_SIG_reg_n_4_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_6 [6]),
        .Q(\SRL_SIG_reg_n_4_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_6 [7]),
        .Q(\SRL_SIG_reg_n_4_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_14_reg_1634[0]_i_1 
       (.I0(\tmp_48_reg_1629_reg[0]_i_5_n_10 ),
        .I1(\tmp_48_reg_1629_reg[0]_i_5_n_9 ),
        .I2(\tmp_14_reg_1634_reg[0] [1]),
        .I3(\tmp_14_reg_1634[0]_i_2_n_4 ),
        .O(tmp_14_fu_642_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_14_reg_1634[0]_i_2 
       (.I0(\tmp_14_reg_1634_reg[0] [0]),
        .I1(\tmp_14_reg_1634_reg[0]_0 ),
        .I2(tmp_6_reg_1585_reg_rep_0_0),
        .I3(tmp_6_reg_1585_reg_rep_0_3[0]),
        .I4(\tmp_48_reg_1629_reg[0]_i_5_n_11 ),
        .O(\tmp_14_reg_1634[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_16_1_reg_1649[0]_i_1 
       (.I0(\Conv1DMac_new_U0/tmp_52_fu_684_p1 [1]),
        .I1(\Conv1DMac_new_U0/tmp_52_fu_684_p1 [2]),
        .I2(\tmp_16_1_reg_1649_reg[0] [1]),
        .I3(\tmp_16_1_reg_1649[0]_i_2_n_4 ),
        .O(tmp_16_1_fu_712_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_16_1_reg_1649[0]_i_2 
       (.I0(\tmp_16_1_reg_1649_reg[0] [0]),
        .I1(D[7]),
        .I2(tmp_6_reg_1585_reg_rep_0_0__0),
        .I3(tmp_6_reg_1585_reg_rep_0_3__0[0]),
        .I4(\Conv1DMac_new_U0/tmp_52_fu_684_p1 [0]),
        .O(\tmp_16_1_reg_1649[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_16_2_reg_1664[0]_i_1 
       (.I0(\Conv1DMac_new_U0/tmp_55_fu_754_p1 [1]),
        .I1(\Conv1DMac_new_U0/tmp_55_fu_754_p1 [2]),
        .I2(\tmp_16_2_reg_1664_reg[0] [1]),
        .I3(\tmp_16_2_reg_1664[0]_i_2_n_4 ),
        .O(tmp_16_2_fu_782_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_16_2_reg_1664[0]_i_2 
       (.I0(\tmp_16_2_reg_1664_reg[0] [0]),
        .I1(tmp_6_reg_1585_reg_rep_0_6__0[7]),
        .I2(tmp_6_reg_1585_reg_rep_0_0__1),
        .I3(tmp_6_reg_1585_reg_rep_0_3__1[0]),
        .I4(\Conv1DMac_new_U0/tmp_55_fu_754_p1 [0]),
        .O(\tmp_16_2_reg_1664[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_16_3_reg_1679[0]_i_1 
       (.I0(\Conv1DMac_new_U0/tmp_58_fu_824_p1 [1]),
        .I1(\Conv1DMac_new_U0/tmp_58_fu_824_p1 [2]),
        .I2(\tmp_16_3_reg_1679_reg[0] [1]),
        .I3(\tmp_16_3_reg_1679[0]_i_2_n_4 ),
        .O(tmp_16_3_fu_852_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_16_3_reg_1679[0]_i_2 
       (.I0(\tmp_16_3_reg_1679_reg[0] [0]),
        .I1(tmp_6_reg_1585_reg_0_6[7]),
        .I2(tmp_6_reg_1585_reg_0_0),
        .I3(tmp_6_reg_1585_reg_0_3[0]),
        .I4(\Conv1DMac_new_U0/tmp_58_fu_824_p1 [0]),
        .O(\tmp_16_3_reg_1679[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_28_reg_1624[6]_i_10 
       (.I0(ram_reg_4),
        .I1(out[3]),
        .I2(out[5]),
        .I3(ram_reg_2),
        .I4(out[4]),
        .I5(ram_reg_3),
        .O(\tmp_28_reg_1624[6]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_28_reg_1624[6]_i_11 
       (.I0(ram_reg_3),
        .I1(out[3]),
        .I2(out[5]),
        .I3(ram_reg),
        .I4(out[4]),
        .I5(ram_reg_2),
        .O(\tmp_28_reg_1624[6]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_28_reg_1624[6]_i_12 
       (.I0(ram_reg_2),
        .I1(out[3]),
        .I2(out[5]),
        .I3(ram_reg_1),
        .I4(out[4]),
        .I5(ram_reg),
        .O(\tmp_28_reg_1624[6]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_28_reg_1624[6]_i_14 
       (.I0(\tmp_28_reg_1624[6]_i_10_n_4 ),
        .I1(ram_reg_5),
        .I2(out[3]),
        .I3(out[5]),
        .I4(ram_reg_3),
        .I5(\tmp_28_reg_1624[6]_i_22_n_4 ),
        .O(\tmp_28_reg_1624[6]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_28_reg_1624[6]_i_15 
       (.I0(\tmp_28_reg_1624[6]_i_11_n_4 ),
        .I1(\tmp_28_reg_1624[6]_i_23_n_4 ),
        .I2(ram_reg_3),
        .I3(out[4]),
        .I4(ram_reg_2),
        .I5(out[5]),
        .O(\tmp_28_reg_1624[6]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_28_reg_1624[6]_i_16 
       (.I0(\tmp_28_reg_1624[6]_i_12_n_4 ),
        .I1(\tmp_28_reg_1624[6]_i_24_n_4 ),
        .I2(ram_reg_2),
        .I3(out[4]),
        .I4(ram_reg),
        .I5(out[5]),
        .O(\tmp_28_reg_1624[6]_i_16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_28_reg_1624[6]_i_22 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [6]),
        .I4(out[4]),
        .O(\tmp_28_reg_1624[6]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_28_reg_1624[6]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [6]),
        .I4(out[3]),
        .O(\tmp_28_reg_1624[6]_i_23_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_28_reg_1624[6]_i_24 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [5]),
        .I4(out[3]),
        .O(\tmp_28_reg_1624[6]_i_24_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_28_reg_1624[6]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][4] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [4]),
        .I4(out[3]),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'h7FFF077707770777)) 
    \tmp_28_reg_1624[6]_i_6 
       (.I0(ram_reg_5),
        .I1(out[3]),
        .I2(out[5]),
        .I3(ram_reg_3),
        .I4(out[4]),
        .I5(ram_reg_4),
        .O(\tmp_28_reg_1624[6]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h70EAE5150F3FCF3F)) 
    \tmp_28_reg_1624[6]_i_8 
       (.I0(ram_reg_3),
        .I1(out[3]),
        .I2(ram_reg_5),
        .I3(out[4]),
        .I4(ram_reg_4),
        .I5(out[5]),
        .O(\tmp_28_reg_1624[6]_i_8_n_4 ));
  CARRY4 \tmp_28_reg_1624_reg[6]_i_2 
       (.CI(\tmp_28_reg_1624_reg[6]_i_4_n_4 ),
        .CO({\NLW_tmp_28_reg_1624_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp_28_reg_1624_reg[6]_i_2_n_6 ,\tmp_28_reg_1624_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_28_reg_1624_reg[6] ,\tmp_28_reg_1624[6]_i_6_n_4 }),
        .O({\NLW_tmp_28_reg_1624_reg[6]_i_2_O_UNCONNECTED [3],tmp_6_reg_1585_reg_rep_0_5}),
        .S({1'b0,1'b1,\tmp_28_reg_1624_reg[6]_0 ,\tmp_28_reg_1624[6]_i_8_n_4 }));
  CARRY4 \tmp_28_reg_1624_reg[6]_i_4 
       (.CI(\tmp_48_reg_1629_reg[0]_i_3_n_4 ),
        .CO({\tmp_28_reg_1624_reg[6]_i_4_n_4 ,\tmp_28_reg_1624_reg[6]_i_4_n_5 ,\tmp_28_reg_1624_reg[6]_i_4_n_6 ,\tmp_28_reg_1624_reg[6]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_reg_1624[6]_i_10_n_4 ,\tmp_28_reg_1624[6]_i_11_n_4 ,\tmp_28_reg_1624[6]_i_12_n_4 ,DI}),
        .O(O),
        .S({\tmp_28_reg_1624[6]_i_14_n_4 ,\tmp_28_reg_1624[6]_i_15_n_4 ,\tmp_28_reg_1624[6]_i_16_n_4 ,\tmp_28_reg_1624[3]_i_4 }));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_31_reg_1639[3]_i_10 
       (.I0(\SRL_SIG_reg[1][7]_6 [3]),
        .I1(\tmp_35_reg_1669[7]_i_14_0 ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\SRL_SIG_reg_n_4_[1][3] ),
        .O(ram_reg));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_31_reg_1639[3]_i_11 
       (.I0(ram_reg_1),
        .I1(\tmp_31_reg_1639_reg[3] [6]),
        .I2(\tmp_31_reg_1639_reg[7] [1]),
        .I3(\tmp_31_reg_1639_reg[3]_1 [0]),
        .O(\tmp_31_reg_1639[3]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_31_reg_1639[3]_i_12 
       (.I0(\SRL_SIG_reg[1][7]_6 [2]),
        .I1(\tmp_35_reg_1669[7]_i_14_0 ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\SRL_SIG_reg_n_4_[1][2] ),
        .O(ram_reg_1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_31_reg_1639[3]_i_13 
       (.I0(\SRL_SIG_reg[1][7]_6 [1]),
        .I1(\tmp_35_reg_1669[7]_i_14_0 ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\SRL_SIG_reg_n_4_[1][1] ),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_31_reg_1639[3]_i_18 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_31_reg_1639_reg[3] [4]),
        .O(\tmp_31_reg_1639[3]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_31_reg_1639[3]_i_19 
       (.I0(ram_reg_1),
        .I1(\tmp_31_reg_1639[3]_i_23_n_4 ),
        .I2(ram_reg_0),
        .I3(\tmp_31_reg_1639_reg[3] [5]),
        .I4(ram_reg_6),
        .I5(\tmp_31_reg_1639_reg[3] [4]),
        .O(\tmp_31_reg_1639[3]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_31_reg_1639[3]_i_2 
       (.I0(\tmp_31_reg_1639_reg[3]_1 [1]),
        .I1(\tmp_31_reg_1639_reg[7] [2]),
        .I2(ram_reg),
        .I3(\tmp_31_reg_1639_reg[3] [6]),
        .I4(\tmp_31_reg_1639[3]_i_11_n_4 ),
        .O(\tmp_31_reg_1639[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_31_reg_1639[3]_i_20 
       (.I0(ram_reg_6),
        .I1(\tmp_31_reg_1639_reg[3] [5]),
        .I2(ram_reg_0),
        .I3(\tmp_31_reg_1639_reg[3] [4]),
        .I4(\tmp_31_reg_1639_reg[3] [3]),
        .I5(ram_reg_1),
        .O(\tmp_31_reg_1639[3]_i_20_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_31_reg_1639[3]_i_22 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_31_reg_1639_reg[3] [3]),
        .O(\tmp_31_reg_1639[3]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_31_reg_1639[3]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_31_reg_1639_reg[3] [3]),
        .O(\tmp_31_reg_1639[3]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_31_reg_1639[3]_i_3 
       (.I0(\tmp_31_reg_1639_reg[3]_0 [1]),
        .I1(\tmp_31_reg_1639_reg[7] [0]),
        .I2(\tmp_31_reg_1639_reg[7] [1]),
        .I3(\tmp_31_reg_1639_reg[3]_1 [0]),
        .I4(ram_reg_1),
        .I5(\tmp_31_reg_1639_reg[3] [6]),
        .O(\tmp_31_reg_1639[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_31_reg_1639[3]_i_6 
       (.I0(\tmp_31_reg_1639[3]_i_2_n_4 ),
        .I1(\tmp_31_reg_1639[7]_i_15_n_4 ),
        .I2(\tmp_31_reg_1639_reg[3] [6]),
        .I3(ram_reg_2),
        .I4(\tmp_31_reg_1639_reg[7] [3]),
        .I5(\tmp_31_reg_1639_reg[7]_0 ),
        .O(\tmp_31_reg_1639[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_31_reg_1639[3]_i_7 
       (.I0(\tmp_31_reg_1639[3]_i_3_n_4 ),
        .I1(\tmp_31_reg_1639[3]_i_11_n_4 ),
        .I2(\tmp_31_reg_1639_reg[3] [6]),
        .I3(ram_reg),
        .I4(\tmp_31_reg_1639_reg[7] [2]),
        .I5(\tmp_31_reg_1639_reg[3]_1 [1]),
        .O(\tmp_31_reg_1639[3]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_31_reg_1639[3]_i_9 
       (.I0(ram_reg_0),
        .I1(\tmp_31_reg_1639_reg[3] [6]),
        .I2(\tmp_31_reg_1639_reg[3]_0 [1]),
        .I3(\tmp_31_reg_1639_reg[7] [0]),
        .I4(\tmp_31_reg_1639_reg[3]_0 [0]),
        .I5(tmp_6_reg_1585_reg_rep_0_3__0[3]),
        .O(\tmp_31_reg_1639[3]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_31_reg_1639[7]_i_11 
       (.I0(\SRL_SIG_reg[1][7]_6 [6]),
        .I1(\tmp_35_reg_1669[7]_i_14_0 ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\SRL_SIG_reg_n_4_[1][6] ),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_31_reg_1639[7]_i_12 
       (.I0(\SRL_SIG_reg[1][7]_6 [4]),
        .I1(\tmp_35_reg_1669[7]_i_14_0 ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\SRL_SIG_reg_n_4_[1][4] ),
        .O(ram_reg_2));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_31_reg_1639[7]_i_15 
       (.I0(\tmp_31_reg_1639_reg[7] [2]),
        .I1(\tmp_31_reg_1639_reg[3]_1 [1]),
        .I2(ram_reg),
        .I3(\tmp_31_reg_1639_reg[3] [6]),
        .O(\tmp_31_reg_1639[7]_i_15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_31_reg_1639[7]_i_16 
       (.I0(\SRL_SIG_reg[1][7]_6 [7]),
        .I1(\tmp_35_reg_1669[7]_i_14_0 ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\SRL_SIG_reg_n_4_[1][7] ),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'h9599959595559595)) 
    \tmp_31_reg_1639[7]_i_17 
       (.I0(\tmp_31_reg_1639_reg[7]_1 [0]),
        .I1(\tmp_31_reg_1639_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_6 [5]),
        .I3(\tmp_35_reg_1669[7]_i_14_0 ),
        .I4(\tmp_35_reg_1669[7]_i_14 ),
        .I5(\SRL_SIG_reg_n_4_[1][5] ),
        .O(\tmp_31_reg_1639[7]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_31_reg_1639[7]_i_2 
       (.I0(ram_reg_3),
        .I1(\tmp_31_reg_1639_reg[7]_1 [0]),
        .I2(ram_reg_4),
        .I3(\tmp_31_reg_1639_reg[3] [6]),
        .I4(\tmp_31_reg_1639_reg[7]_1 [1]),
        .O(\tmp_31_reg_1639[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_31_reg_1639[7]_i_3 
       (.I0(ram_reg_3),
        .I1(\tmp_31_reg_1639_reg[7]_1 [0]),
        .I2(\tmp_31_reg_1639_reg[3] [6]),
        .I3(ram_reg_2),
        .I4(\tmp_31_reg_1639_reg[7]_0 ),
        .I5(\tmp_31_reg_1639_reg[7] [3]),
        .O(\tmp_31_reg_1639[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_31_reg_1639[7]_i_34 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [7]),
        .I4(\tmp_31_reg_1639_reg[3] [3]),
        .O(\SRL_SIG_reg[1][7]_1 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_31_reg_1639[7]_i_35 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [6]),
        .I4(\tmp_31_reg_1639_reg[3] [3]),
        .O(\SRL_SIG_reg[1][6]_1 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_31_reg_1639[7]_i_36 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [5]),
        .I4(\tmp_31_reg_1639_reg[3] [3]),
        .O(\SRL_SIG_reg[1][5]_1 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_31_reg_1639[7]_i_37 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_31_reg_1639_reg[3] [4]),
        .O(\SRL_SIG_reg[1][3]_2 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_31_reg_1639[7]_i_4 
       (.I0(\tmp_31_reg_1639_reg[7]_0 ),
        .I1(\tmp_31_reg_1639_reg[7] [3]),
        .I2(ram_reg_2),
        .I3(\tmp_31_reg_1639_reg[3] [6]),
        .I4(\tmp_31_reg_1639[7]_i_15_n_4 ),
        .O(\tmp_31_reg_1639[7]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_31_reg_1639[7]_i_5 
       (.I0(\tmp_31_reg_1639_reg[7]_2 ),
        .I1(\tmp_31_reg_1639_reg[3] [6]),
        .I2(ram_reg_5),
        .I3(\tmp_31_reg_1639_reg[7]_1 [1]),
        .I4(ram_reg_4),
        .O(\tmp_31_reg_1639[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_31_reg_1639[7]_i_6 
       (.I0(\tmp_31_reg_1639[7]_i_2_n_4 ),
        .I1(\tmp_31_reg_1639_reg[7]_2 ),
        .I2(\tmp_31_reg_1639_reg[3] [6]),
        .I3(ram_reg_5),
        .I4(\tmp_31_reg_1639_reg[7]_1 [1]),
        .I5(ram_reg_4),
        .O(\tmp_31_reg_1639[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_31_reg_1639[7]_i_7 
       (.I0(\tmp_31_reg_1639[7]_i_3_n_4 ),
        .I1(\tmp_31_reg_1639_reg[7]_1 [1]),
        .I2(\tmp_31_reg_1639_reg[3] [6]),
        .I3(ram_reg_4),
        .I4(\tmp_31_reg_1639_reg[7]_1 [0]),
        .I5(ram_reg_3),
        .O(\tmp_31_reg_1639[7]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_31_reg_1639[7]_i_8 
       (.I0(\tmp_31_reg_1639[7]_i_4_n_4 ),
        .I1(\tmp_31_reg_1639_reg[7] [3]),
        .I2(\tmp_31_reg_1639_reg[7]_0 ),
        .I3(ram_reg_2),
        .I4(\tmp_31_reg_1639_reg[3] [6]),
        .I5(\tmp_31_reg_1639[7]_i_17_n_4 ),
        .O(\tmp_31_reg_1639[7]_i_8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_31_reg_1639[7]_i_9 
       (.I0(\SRL_SIG_reg[1][7]_6 [5]),
        .I1(\tmp_35_reg_1669[7]_i_14_0 ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\SRL_SIG_reg_n_4_[1][5] ),
        .O(ram_reg_3));
  CARRY4 \tmp_31_reg_1639_reg[3]_i_1 
       (.CI(\tmp_31_reg_1639_reg[3]_2 ),
        .CO({\tmp_31_reg_1639_reg[3]_i_1_n_4 ,\tmp_31_reg_1639_reg[3]_i_1_n_5 ,\tmp_31_reg_1639_reg[3]_i_1_n_6 ,\tmp_31_reg_1639_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_31_reg_1639[3]_i_2_n_4 ,\tmp_31_reg_1639[3]_i_3_n_4 ,\tmp_31_reg_1639_reg[3]_3 }),
        .O(D[3:0]),
        .S({\tmp_31_reg_1639[3]_i_6_n_4 ,\tmp_31_reg_1639[3]_i_7_n_4 ,\tmp_31_reg_1639_reg[3]_4 ,\tmp_31_reg_1639[3]_i_9_n_4 }));
  CARRY4 \tmp_31_reg_1639_reg[3]_i_14 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_rep_0_3__0_0,\tmp_31_reg_1639_reg[3]_i_14_n_5 ,\tmp_31_reg_1639_reg[3]_i_14_n_6 ,\tmp_31_reg_1639_reg[3]_i_14_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_51_reg_1644[0]_i_8 ,\tmp_31_reg_1639[3]_i_18_n_4 ,1'b0}),
        .O(tmp_6_reg_1585_reg_rep_0_3__0),
        .S({\tmp_31_reg_1639[3]_i_19_n_4 ,\tmp_31_reg_1639[3]_i_20_n_4 ,\tmp_51_reg_1644[0]_i_8_0 ,\tmp_31_reg_1639[3]_i_22_n_4 }));
  CARRY4 \tmp_31_reg_1639_reg[7]_i_1 
       (.CI(\tmp_31_reg_1639_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_31_reg_1639_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_31_reg_1639_reg[7]_i_1_n_5 ,\tmp_31_reg_1639_reg[7]_i_1_n_6 ,\tmp_31_reg_1639_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_31_reg_1639[7]_i_2_n_4 ,\tmp_31_reg_1639[7]_i_3_n_4 ,\tmp_31_reg_1639[7]_i_4_n_4 }),
        .O(D[7:4]),
        .S({\tmp_31_reg_1639[7]_i_5_n_4 ,\tmp_31_reg_1639[7]_i_6_n_4 ,\tmp_31_reg_1639[7]_i_7_n_4 ,\tmp_31_reg_1639[7]_i_8_n_4 }));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_33_reg_1654[3]_i_10 
       (.I0(ram_reg_1),
        .I1(\tmp_33_reg_1654_reg[3] [6]),
        .I2(\tmp_33_reg_1654_reg[7] [1]),
        .I3(\tmp_33_reg_1654_reg[3]_1 [0]),
        .O(\tmp_33_reg_1654[3]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_33_reg_1654[3]_i_15 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_33_reg_1654_reg[3] [4]),
        .O(\tmp_33_reg_1654[3]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_33_reg_1654[3]_i_16 
       (.I0(ram_reg_1),
        .I1(\tmp_33_reg_1654[3]_i_20_n_4 ),
        .I2(ram_reg_0),
        .I3(\tmp_33_reg_1654_reg[3] [5]),
        .I4(ram_reg_6),
        .I5(\tmp_33_reg_1654_reg[3] [4]),
        .O(\tmp_33_reg_1654[3]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_33_reg_1654[3]_i_17 
       (.I0(ram_reg_6),
        .I1(\tmp_33_reg_1654_reg[3] [5]),
        .I2(ram_reg_0),
        .I3(\tmp_33_reg_1654_reg[3] [4]),
        .I4(\tmp_33_reg_1654_reg[3] [3]),
        .I5(ram_reg_1),
        .O(\tmp_33_reg_1654[3]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_33_reg_1654[3]_i_19 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_33_reg_1654_reg[3] [3]),
        .O(\tmp_33_reg_1654[3]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_33_reg_1654[3]_i_2 
       (.I0(\tmp_33_reg_1654_reg[3]_1 [1]),
        .I1(\tmp_33_reg_1654_reg[7] [2]),
        .I2(ram_reg),
        .I3(\tmp_33_reg_1654_reg[3] [6]),
        .I4(\tmp_33_reg_1654[3]_i_10_n_4 ),
        .O(\tmp_33_reg_1654[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_33_reg_1654[3]_i_20 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_33_reg_1654_reg[3] [3]),
        .O(\tmp_33_reg_1654[3]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_33_reg_1654[3]_i_3 
       (.I0(\tmp_33_reg_1654_reg[3]_0 [1]),
        .I1(\tmp_33_reg_1654_reg[7] [0]),
        .I2(\tmp_33_reg_1654_reg[7] [1]),
        .I3(\tmp_33_reg_1654_reg[3]_1 [0]),
        .I4(ram_reg_1),
        .I5(\tmp_33_reg_1654_reg[3] [6]),
        .O(\tmp_33_reg_1654[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_33_reg_1654[3]_i_6 
       (.I0(\tmp_33_reg_1654[3]_i_2_n_4 ),
        .I1(\tmp_33_reg_1654[7]_i_12_n_4 ),
        .I2(\tmp_33_reg_1654_reg[3] [6]),
        .I3(ram_reg_2),
        .I4(\tmp_33_reg_1654_reg[7] [3]),
        .I5(\tmp_33_reg_1654_reg[7]_0 ),
        .O(\tmp_33_reg_1654[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_33_reg_1654[3]_i_7 
       (.I0(\tmp_33_reg_1654[3]_i_3_n_4 ),
        .I1(\tmp_33_reg_1654[3]_i_10_n_4 ),
        .I2(\tmp_33_reg_1654_reg[3] [6]),
        .I3(ram_reg),
        .I4(\tmp_33_reg_1654_reg[7] [2]),
        .I5(\tmp_33_reg_1654_reg[3]_1 [1]),
        .O(\tmp_33_reg_1654[3]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_33_reg_1654[3]_i_9 
       (.I0(ram_reg_0),
        .I1(\tmp_33_reg_1654_reg[3] [6]),
        .I2(\tmp_33_reg_1654_reg[3]_0 [1]),
        .I3(\tmp_33_reg_1654_reg[7] [0]),
        .I4(\tmp_33_reg_1654_reg[3]_0 [0]),
        .I5(tmp_6_reg_1585_reg_rep_0_3__1[3]),
        .O(\tmp_33_reg_1654[3]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_33_reg_1654[7]_i_12 
       (.I0(\tmp_33_reg_1654_reg[7] [2]),
        .I1(\tmp_33_reg_1654_reg[3]_1 [1]),
        .I2(ram_reg),
        .I3(\tmp_33_reg_1654_reg[3] [6]),
        .O(\tmp_33_reg_1654[7]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9599959595559595)) 
    \tmp_33_reg_1654[7]_i_13 
       (.I0(\tmp_33_reg_1654_reg[7]_1 [0]),
        .I1(\tmp_33_reg_1654_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_6 [5]),
        .I3(\tmp_35_reg_1669[7]_i_14_0 ),
        .I4(\tmp_35_reg_1669[7]_i_14 ),
        .I5(\SRL_SIG_reg_n_4_[1][5] ),
        .O(\tmp_33_reg_1654[7]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_33_reg_1654[7]_i_2 
       (.I0(ram_reg_3),
        .I1(\tmp_33_reg_1654_reg[7]_1 [0]),
        .I2(ram_reg_4),
        .I3(\tmp_33_reg_1654_reg[3] [6]),
        .I4(\tmp_33_reg_1654_reg[7]_1 [1]),
        .O(\tmp_33_reg_1654[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_33_reg_1654[7]_i_3 
       (.I0(ram_reg_3),
        .I1(\tmp_33_reg_1654_reg[7]_1 [0]),
        .I2(\tmp_33_reg_1654_reg[3] [6]),
        .I3(ram_reg_2),
        .I4(\tmp_33_reg_1654_reg[7]_0 ),
        .I5(\tmp_33_reg_1654_reg[7] [3]),
        .O(\tmp_33_reg_1654[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_33_reg_1654[7]_i_30 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [7]),
        .I4(\tmp_33_reg_1654_reg[3] [3]),
        .O(\SRL_SIG_reg[1][7]_3 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_33_reg_1654[7]_i_31 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [6]),
        .I4(\tmp_33_reg_1654_reg[3] [3]),
        .O(\SRL_SIG_reg[1][6]_3 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_33_reg_1654[7]_i_32 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [5]),
        .I4(\tmp_33_reg_1654_reg[3] [3]),
        .O(\SRL_SIG_reg[1][5]_3 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_33_reg_1654[7]_i_33 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_33_reg_1654_reg[3] [4]),
        .O(\SRL_SIG_reg[1][3]_4 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_33_reg_1654[7]_i_4 
       (.I0(\tmp_33_reg_1654_reg[7]_0 ),
        .I1(\tmp_33_reg_1654_reg[7] [3]),
        .I2(ram_reg_2),
        .I3(\tmp_33_reg_1654_reg[3] [6]),
        .I4(\tmp_33_reg_1654[7]_i_12_n_4 ),
        .O(\tmp_33_reg_1654[7]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_33_reg_1654[7]_i_5 
       (.I0(\tmp_33_reg_1654_reg[7]_2 ),
        .I1(\tmp_33_reg_1654_reg[3] [6]),
        .I2(ram_reg_5),
        .I3(\tmp_33_reg_1654_reg[7]_1 [1]),
        .I4(ram_reg_4),
        .O(\tmp_33_reg_1654[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_33_reg_1654[7]_i_6 
       (.I0(\tmp_33_reg_1654[7]_i_2_n_4 ),
        .I1(\tmp_33_reg_1654_reg[7]_2 ),
        .I2(\tmp_33_reg_1654_reg[3] [6]),
        .I3(ram_reg_5),
        .I4(\tmp_33_reg_1654_reg[7]_1 [1]),
        .I5(ram_reg_4),
        .O(\tmp_33_reg_1654[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_33_reg_1654[7]_i_7 
       (.I0(\tmp_33_reg_1654[7]_i_3_n_4 ),
        .I1(\tmp_33_reg_1654_reg[7]_1 [1]),
        .I2(\tmp_33_reg_1654_reg[3] [6]),
        .I3(ram_reg_4),
        .I4(\tmp_33_reg_1654_reg[7]_1 [0]),
        .I5(ram_reg_3),
        .O(\tmp_33_reg_1654[7]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_33_reg_1654[7]_i_8 
       (.I0(\tmp_33_reg_1654[7]_i_4_n_4 ),
        .I1(\tmp_33_reg_1654_reg[7] [3]),
        .I2(\tmp_33_reg_1654_reg[7]_0 ),
        .I3(ram_reg_2),
        .I4(\tmp_33_reg_1654_reg[3] [6]),
        .I5(\tmp_33_reg_1654[7]_i_13_n_4 ),
        .O(\tmp_33_reg_1654[7]_i_8_n_4 ));
  CARRY4 \tmp_33_reg_1654_reg[3]_i_1 
       (.CI(\tmp_33_reg_1654_reg[3]_2 ),
        .CO({\tmp_33_reg_1654_reg[3]_i_1_n_4 ,\tmp_33_reg_1654_reg[3]_i_1_n_5 ,\tmp_33_reg_1654_reg[3]_i_1_n_6 ,\tmp_33_reg_1654_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_33_reg_1654[3]_i_2_n_4 ,\tmp_33_reg_1654[3]_i_3_n_4 ,\tmp_33_reg_1654_reg[3]_3 }),
        .O(tmp_6_reg_1585_reg_rep_0_6__0[3:0]),
        .S({\tmp_33_reg_1654[3]_i_6_n_4 ,\tmp_33_reg_1654[3]_i_7_n_4 ,\tmp_33_reg_1654_reg[3]_4 ,\tmp_33_reg_1654[3]_i_9_n_4 }));
  CARRY4 \tmp_33_reg_1654_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_rep_0_3__1_0,\tmp_33_reg_1654_reg[3]_i_11_n_5 ,\tmp_33_reg_1654_reg[3]_i_11_n_6 ,\tmp_33_reg_1654_reg[3]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_54_reg_1659[0]_i_8 ,\tmp_33_reg_1654[3]_i_15_n_4 ,1'b0}),
        .O(tmp_6_reg_1585_reg_rep_0_3__1),
        .S({\tmp_33_reg_1654[3]_i_16_n_4 ,\tmp_33_reg_1654[3]_i_17_n_4 ,\tmp_54_reg_1659[0]_i_8_0 ,\tmp_33_reg_1654[3]_i_19_n_4 }));
  CARRY4 \tmp_33_reg_1654_reg[7]_i_1 
       (.CI(\tmp_33_reg_1654_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_33_reg_1654_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_33_reg_1654_reg[7]_i_1_n_5 ,\tmp_33_reg_1654_reg[7]_i_1_n_6 ,\tmp_33_reg_1654_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_33_reg_1654[7]_i_2_n_4 ,\tmp_33_reg_1654[7]_i_3_n_4 ,\tmp_33_reg_1654[7]_i_4_n_4 }),
        .O(tmp_6_reg_1585_reg_rep_0_6__0[7:4]),
        .S({\tmp_33_reg_1654[7]_i_5_n_4 ,\tmp_33_reg_1654[7]_i_6_n_4 ,\tmp_33_reg_1654[7]_i_7_n_4 ,\tmp_33_reg_1654[7]_i_8_n_4 }));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_35_reg_1669[3]_i_10 
       (.I0(ram_reg_1),
        .I1(\tmp_35_reg_1669_reg[3] [6]),
        .I2(\tmp_35_reg_1669_reg[7] [1]),
        .I3(\tmp_35_reg_1669_reg[3]_1 [0]),
        .O(\tmp_35_reg_1669[3]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_35_reg_1669[3]_i_15 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_35_reg_1669_reg[3] [4]),
        .O(\tmp_35_reg_1669[3]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_35_reg_1669[3]_i_16 
       (.I0(ram_reg_1),
        .I1(\tmp_35_reg_1669[3]_i_20_n_4 ),
        .I2(ram_reg_0),
        .I3(\tmp_35_reg_1669_reg[3] [5]),
        .I4(ram_reg_6),
        .I5(\tmp_35_reg_1669_reg[3] [4]),
        .O(\tmp_35_reg_1669[3]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_35_reg_1669[3]_i_17 
       (.I0(ram_reg_6),
        .I1(\tmp_35_reg_1669_reg[3] [5]),
        .I2(ram_reg_0),
        .I3(\tmp_35_reg_1669_reg[3] [4]),
        .I4(\tmp_35_reg_1669_reg[3] [3]),
        .I5(ram_reg_1),
        .O(\tmp_35_reg_1669[3]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_35_reg_1669[3]_i_19 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_35_reg_1669_reg[3] [3]),
        .O(\tmp_35_reg_1669[3]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_35_reg_1669[3]_i_2 
       (.I0(\tmp_35_reg_1669_reg[3]_1 [1]),
        .I1(\tmp_35_reg_1669_reg[7] [2]),
        .I2(ram_reg),
        .I3(\tmp_35_reg_1669_reg[3] [6]),
        .I4(\tmp_35_reg_1669[3]_i_10_n_4 ),
        .O(\tmp_35_reg_1669[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_35_reg_1669[3]_i_20 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_35_reg_1669_reg[3] [3]),
        .O(\tmp_35_reg_1669[3]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_35_reg_1669[3]_i_3 
       (.I0(\tmp_35_reg_1669_reg[3]_0 [1]),
        .I1(\tmp_35_reg_1669_reg[7] [0]),
        .I2(\tmp_35_reg_1669_reg[7] [1]),
        .I3(\tmp_35_reg_1669_reg[3]_1 [0]),
        .I4(ram_reg_1),
        .I5(\tmp_35_reg_1669_reg[3] [6]),
        .O(\tmp_35_reg_1669[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_35_reg_1669[3]_i_6 
       (.I0(\tmp_35_reg_1669[3]_i_2_n_4 ),
        .I1(\tmp_35_reg_1669[7]_i_12_n_4 ),
        .I2(\tmp_35_reg_1669_reg[3] [6]),
        .I3(ram_reg_2),
        .I4(\tmp_35_reg_1669_reg[7] [3]),
        .I5(\tmp_35_reg_1669_reg[7]_0 ),
        .O(\tmp_35_reg_1669[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_35_reg_1669[3]_i_7 
       (.I0(\tmp_35_reg_1669[3]_i_3_n_4 ),
        .I1(\tmp_35_reg_1669[3]_i_10_n_4 ),
        .I2(\tmp_35_reg_1669_reg[3] [6]),
        .I3(ram_reg),
        .I4(\tmp_35_reg_1669_reg[7] [2]),
        .I5(\tmp_35_reg_1669_reg[3]_1 [1]),
        .O(\tmp_35_reg_1669[3]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_35_reg_1669[3]_i_9 
       (.I0(ram_reg_0),
        .I1(\tmp_35_reg_1669_reg[3] [6]),
        .I2(\tmp_35_reg_1669_reg[3]_0 [1]),
        .I3(\tmp_35_reg_1669_reg[7] [0]),
        .I4(\tmp_35_reg_1669_reg[3]_0 [0]),
        .I5(tmp_6_reg_1585_reg_0_3[3]),
        .O(\tmp_35_reg_1669[3]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_35_reg_1669[7]_i_12 
       (.I0(\tmp_35_reg_1669_reg[7] [2]),
        .I1(\tmp_35_reg_1669_reg[3]_1 [1]),
        .I2(ram_reg),
        .I3(\tmp_35_reg_1669_reg[3] [6]),
        .O(\tmp_35_reg_1669[7]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9599959595559595)) 
    \tmp_35_reg_1669[7]_i_13 
       (.I0(\tmp_35_reg_1669_reg[7]_1 [0]),
        .I1(\tmp_35_reg_1669_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_6 [5]),
        .I3(\tmp_35_reg_1669[7]_i_14_0 ),
        .I4(\tmp_35_reg_1669[7]_i_14 ),
        .I5(\SRL_SIG_reg_n_4_[1][5] ),
        .O(\tmp_35_reg_1669[7]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_35_reg_1669[7]_i_2 
       (.I0(ram_reg_3),
        .I1(\tmp_35_reg_1669_reg[7]_1 [0]),
        .I2(ram_reg_4),
        .I3(\tmp_35_reg_1669_reg[3] [6]),
        .I4(\tmp_35_reg_1669_reg[7]_1 [1]),
        .O(\tmp_35_reg_1669[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_35_reg_1669[7]_i_3 
       (.I0(ram_reg_3),
        .I1(\tmp_35_reg_1669_reg[7]_1 [0]),
        .I2(\tmp_35_reg_1669_reg[3] [6]),
        .I3(ram_reg_2),
        .I4(\tmp_35_reg_1669_reg[7]_0 ),
        .I5(\tmp_35_reg_1669_reg[7] [3]),
        .O(\tmp_35_reg_1669[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_35_reg_1669[7]_i_30 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [7]),
        .I4(\tmp_35_reg_1669_reg[3] [3]),
        .O(\SRL_SIG_reg[1][7]_5 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_35_reg_1669[7]_i_31 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [6]),
        .I4(\tmp_35_reg_1669_reg[3] [3]),
        .O(\SRL_SIG_reg[1][6]_5 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_35_reg_1669[7]_i_32 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [5]),
        .I4(\tmp_35_reg_1669_reg[3] [3]),
        .O(\SRL_SIG_reg[1][5]_5 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_35_reg_1669[7]_i_33 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_35_reg_1669_reg[3] [4]),
        .O(\SRL_SIG_reg[1][3]_6 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_35_reg_1669[7]_i_4 
       (.I0(\tmp_35_reg_1669_reg[7]_0 ),
        .I1(\tmp_35_reg_1669_reg[7] [3]),
        .I2(ram_reg_2),
        .I3(\tmp_35_reg_1669_reg[3] [6]),
        .I4(\tmp_35_reg_1669[7]_i_12_n_4 ),
        .O(\tmp_35_reg_1669[7]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_35_reg_1669[7]_i_5 
       (.I0(\tmp_35_reg_1669_reg[7]_2 ),
        .I1(\tmp_35_reg_1669_reg[3] [6]),
        .I2(ram_reg_5),
        .I3(\tmp_35_reg_1669_reg[7]_1 [1]),
        .I4(ram_reg_4),
        .O(\tmp_35_reg_1669[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_35_reg_1669[7]_i_6 
       (.I0(\tmp_35_reg_1669[7]_i_2_n_4 ),
        .I1(\tmp_35_reg_1669_reg[7]_2 ),
        .I2(\tmp_35_reg_1669_reg[3] [6]),
        .I3(ram_reg_5),
        .I4(\tmp_35_reg_1669_reg[7]_1 [1]),
        .I5(ram_reg_4),
        .O(\tmp_35_reg_1669[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_35_reg_1669[7]_i_7 
       (.I0(\tmp_35_reg_1669[7]_i_3_n_4 ),
        .I1(\tmp_35_reg_1669_reg[7]_1 [1]),
        .I2(\tmp_35_reg_1669_reg[3] [6]),
        .I3(ram_reg_4),
        .I4(\tmp_35_reg_1669_reg[7]_1 [0]),
        .I5(ram_reg_3),
        .O(\tmp_35_reg_1669[7]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_35_reg_1669[7]_i_8 
       (.I0(\tmp_35_reg_1669[7]_i_4_n_4 ),
        .I1(\tmp_35_reg_1669_reg[7] [3]),
        .I2(\tmp_35_reg_1669_reg[7]_0 ),
        .I3(ram_reg_2),
        .I4(\tmp_35_reg_1669_reg[3] [6]),
        .I5(\tmp_35_reg_1669[7]_i_13_n_4 ),
        .O(\tmp_35_reg_1669[7]_i_8_n_4 ));
  CARRY4 \tmp_35_reg_1669_reg[3]_i_1 
       (.CI(\tmp_35_reg_1669_reg[3]_2 ),
        .CO({\tmp_35_reg_1669_reg[3]_i_1_n_4 ,\tmp_35_reg_1669_reg[3]_i_1_n_5 ,\tmp_35_reg_1669_reg[3]_i_1_n_6 ,\tmp_35_reg_1669_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_35_reg_1669[3]_i_2_n_4 ,\tmp_35_reg_1669[3]_i_3_n_4 ,\tmp_35_reg_1669_reg[3]_3 }),
        .O(tmp_6_reg_1585_reg_0_6[3:0]),
        .S({\tmp_35_reg_1669[3]_i_6_n_4 ,\tmp_35_reg_1669[3]_i_7_n_4 ,\tmp_35_reg_1669_reg[3]_4 ,\tmp_35_reg_1669[3]_i_9_n_4 }));
  CARRY4 \tmp_35_reg_1669_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_0_3_0,\tmp_35_reg_1669_reg[3]_i_11_n_5 ,\tmp_35_reg_1669_reg[3]_i_11_n_6 ,\tmp_35_reg_1669_reg[3]_i_11_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_57_reg_1674[0]_i_8 ,\tmp_35_reg_1669[3]_i_15_n_4 ,1'b0}),
        .O(tmp_6_reg_1585_reg_0_3),
        .S({\tmp_35_reg_1669[3]_i_16_n_4 ,\tmp_35_reg_1669[3]_i_17_n_4 ,\tmp_57_reg_1674[0]_i_8_0 ,\tmp_35_reg_1669[3]_i_19_n_4 }));
  CARRY4 \tmp_35_reg_1669_reg[7]_i_1 
       (.CI(\tmp_35_reg_1669_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_35_reg_1669_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_35_reg_1669_reg[7]_i_1_n_5 ,\tmp_35_reg_1669_reg[7]_i_1_n_6 ,\tmp_35_reg_1669_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_35_reg_1669[7]_i_2_n_4 ,\tmp_35_reg_1669[7]_i_3_n_4 ,\tmp_35_reg_1669[7]_i_4_n_4 }),
        .O(tmp_6_reg_1585_reg_0_6[7:4]),
        .S({\tmp_35_reg_1669[7]_i_5_n_4 ,\tmp_35_reg_1669[7]_i_6_n_4 ,\tmp_35_reg_1669[7]_i_7_n_4 ,\tmp_35_reg_1669[7]_i_8_n_4 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_48_reg_1629[0]_i_12 
       (.I0(\SRL_SIG_reg_n_4_[1][1] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [1]),
        .I4(out[3]),
        .O(\tmp_48_reg_1629[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h963C663C96CC96CC)) 
    \tmp_48_reg_1629[0]_i_13 
       (.I0(ram_reg_1),
        .I1(\tmp_48_reg_1629[0]_i_32_n_4 ),
        .I2(ram_reg_0),
        .I3(out[4]),
        .I4(ram_reg_6),
        .I5(out[5]),
        .O(\tmp_48_reg_1629[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_48_reg_1629[0]_i_14 
       (.I0(ram_reg_0),
        .I1(out[4]),
        .I2(ram_reg_6),
        .I3(out[5]),
        .I4(out[3]),
        .I5(ram_reg_1),
        .O(\tmp_48_reg_1629[0]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_48_reg_1629[0]_i_16 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(out[3]),
        .O(\tmp_48_reg_1629[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_48_reg_1629[0]_i_25 
       (.I0(ram_reg),
        .I1(out[0]),
        .I2(out[2]),
        .I3(ram_reg_0),
        .I4(out[1]),
        .I5(ram_reg_1),
        .O(\tmp_48_reg_1629[0]_i_25_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_48_reg_1629[0]_i_27 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(out[1]),
        .O(\tmp_48_reg_1629[0]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_48_reg_1629[0]_i_28 
       (.I0(ram_reg_1),
        .I1(\tmp_48_reg_1629[0]_i_37_n_4 ),
        .I2(ram_reg_0),
        .I3(out[2]),
        .I4(ram_reg_6),
        .I5(out[1]),
        .O(\tmp_48_reg_1629[0]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_48_reg_1629[0]_i_29 
       (.I0(ram_reg_6),
        .I1(out[2]),
        .I2(ram_reg_0),
        .I3(out[1]),
        .I4(ram_reg_1),
        .I5(out[0]),
        .O(\tmp_48_reg_1629[0]_i_29_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_48_reg_1629[0]_i_30 
       (.I0(ram_reg_0),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_reg_6),
        .O(\tmp_48_reg_1629[0]_i_30_n_4 ));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_48_reg_1629[0]_i_31 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\tmp_35_reg_1669[7]_i_14_0 ),
        .I4(\SRL_SIG_reg[1][7]_6 [0]),
        .O(\tmp_48_reg_1629[0]_i_31_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_48_reg_1629[0]_i_32 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(out[3]),
        .O(\tmp_48_reg_1629[0]_i_32_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_48_reg_1629[0]_i_33 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][7] ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\tmp_35_reg_1669[7]_i_14_0 ),
        .I4(\SRL_SIG_reg[1][7]_6 [7]),
        .O(tmp_6_reg_1585_reg_rep_0_0_2));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_48_reg_1629[0]_i_34 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][6] ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\tmp_35_reg_1669[7]_i_14_0 ),
        .I4(\SRL_SIG_reg[1][7]_6 [6]),
        .O(tmp_6_reg_1585_reg_rep_0_0_1));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_48_reg_1629[0]_i_35 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][5] ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\tmp_35_reg_1669[7]_i_14_0 ),
        .I4(\SRL_SIG_reg[1][7]_6 [5]),
        .O(tmp_6_reg_1585_reg_rep_0_0_0));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_48_reg_1629[0]_i_36 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_48_reg_1629[0]_i_37 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][3] ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\tmp_35_reg_1669[7]_i_14_0 ),
        .I4(\SRL_SIG_reg[1][7]_6 [3]),
        .O(\tmp_48_reg_1629[0]_i_37_n_4 ));
  CARRY4 \tmp_48_reg_1629_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_48_reg_1629_reg[0]_i_3_n_4 ,\tmp_48_reg_1629_reg[0]_i_3_n_5 ,\tmp_48_reg_1629_reg[0]_i_3_n_6 ,\tmp_48_reg_1629_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_48_reg_1629_reg[0]_0 ,\tmp_48_reg_1629[0]_i_12_n_4 ,1'b0}),
        .O(tmp_6_reg_1585_reg_rep_0_3),
        .S({\tmp_48_reg_1629[0]_i_13_n_4 ,\tmp_48_reg_1629[0]_i_14_n_4 ,S,\tmp_48_reg_1629[0]_i_16_n_4 }));
  CARRY4 \tmp_48_reg_1629_reg[0]_i_5 
       (.CI(1'b0),
        .CO({CO,\tmp_48_reg_1629_reg[0]_i_5_n_5 ,\tmp_48_reg_1629_reg[0]_i_5_n_6 ,\tmp_48_reg_1629_reg[0]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_48_reg_1629[0]_i_25_n_4 ,\tmp_48_reg_1629_reg[0] ,\tmp_48_reg_1629[0]_i_27_n_4 ,1'b0}),
        .O({tmp_6_reg_1585_reg_rep_0_0,\tmp_48_reg_1629_reg[0]_i_5_n_9 ,\tmp_48_reg_1629_reg[0]_i_5_n_10 ,\tmp_48_reg_1629_reg[0]_i_5_n_11 }),
        .S({\tmp_48_reg_1629[0]_i_28_n_4 ,\tmp_48_reg_1629[0]_i_29_n_4 ,\tmp_48_reg_1629[0]_i_30_n_4 ,\tmp_48_reg_1629[0]_i_31_n_4 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_51_reg_1644[0]_i_19 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_31_reg_1639_reg[3] [1]),
        .O(\tmp_51_reg_1644[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_51_reg_1644[0]_i_20 
       (.I0(ram_reg_1),
        .I1(\tmp_51_reg_1644[0]_i_29_n_4 ),
        .I2(ram_reg_0),
        .I3(\tmp_31_reg_1639_reg[3] [2]),
        .I4(ram_reg_6),
        .I5(\tmp_31_reg_1639_reg[3] [1]),
        .O(\tmp_51_reg_1644[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_51_reg_1644[0]_i_21 
       (.I0(ram_reg_6),
        .I1(\tmp_31_reg_1639_reg[3] [2]),
        .I2(ram_reg_0),
        .I3(\tmp_31_reg_1639_reg[3] [1]),
        .I4(\tmp_31_reg_1639_reg[3] [0]),
        .I5(ram_reg_1),
        .O(\tmp_51_reg_1644[0]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_51_reg_1644[0]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_31_reg_1639_reg[3] [0]),
        .O(\tmp_51_reg_1644[0]_i_23_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_51_reg_1644[0]_i_24 
       (.I0(\SRL_SIG_reg[1][7]_6 [0]),
        .I1(\tmp_35_reg_1669[7]_i_14_0 ),
        .I2(\tmp_35_reg_1669[7]_i_14 ),
        .I3(\SRL_SIG_reg_n_4_[1][0] ),
        .O(ram_reg_6));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_51_reg_1644[0]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [7]),
        .I4(\tmp_31_reg_1639_reg[3] [0]),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_51_reg_1644[0]_i_26 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [6]),
        .I4(\tmp_31_reg_1639_reg[3] [0]),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_51_reg_1644[0]_i_27 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [5]),
        .I4(\tmp_31_reg_1639_reg[3] [0]),
        .O(\SRL_SIG_reg[1][5]_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_51_reg_1644[0]_i_28 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_31_reg_1639_reg[3] [1]),
        .O(\SRL_SIG_reg[1][3]_1 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_51_reg_1644[0]_i_29 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_31_reg_1639_reg[3] [0]),
        .O(\tmp_51_reg_1644[0]_i_29_n_4 ));
  CARRY4 \tmp_51_reg_1644_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_rep_0_0__0_0,\tmp_51_reg_1644_reg[0]_i_4_n_5 ,\tmp_51_reg_1644_reg[0]_i_4_n_6 ,\tmp_51_reg_1644_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_51_reg_1644_reg[0] ,\tmp_51_reg_1644[0]_i_19_n_4 ,1'b0}),
        .O({tmp_6_reg_1585_reg_rep_0_0__0,\Conv1DMac_new_U0/tmp_52_fu_684_p1 }),
        .S({\tmp_51_reg_1644[0]_i_20_n_4 ,\tmp_51_reg_1644[0]_i_21_n_4 ,\tmp_51_reg_1644_reg[0]_0 ,\tmp_51_reg_1644[0]_i_23_n_4 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_54_reg_1659[0]_i_19 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_33_reg_1654_reg[3] [1]),
        .O(\tmp_54_reg_1659[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_54_reg_1659[0]_i_20 
       (.I0(ram_reg_1),
        .I1(\tmp_54_reg_1659[0]_i_28_n_4 ),
        .I2(ram_reg_0),
        .I3(\tmp_33_reg_1654_reg[3] [2]),
        .I4(ram_reg_6),
        .I5(\tmp_33_reg_1654_reg[3] [1]),
        .O(\tmp_54_reg_1659[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_54_reg_1659[0]_i_21 
       (.I0(ram_reg_6),
        .I1(\tmp_33_reg_1654_reg[3] [2]),
        .I2(ram_reg_0),
        .I3(\tmp_33_reg_1654_reg[3] [1]),
        .I4(\tmp_33_reg_1654_reg[3] [0]),
        .I5(ram_reg_1),
        .O(\tmp_54_reg_1659[0]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_54_reg_1659[0]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_33_reg_1654_reg[3] [0]),
        .O(\tmp_54_reg_1659[0]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_54_reg_1659[0]_i_24 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [7]),
        .I4(\tmp_33_reg_1654_reg[3] [0]),
        .O(\SRL_SIG_reg[1][7]_2 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_54_reg_1659[0]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [6]),
        .I4(\tmp_33_reg_1654_reg[3] [0]),
        .O(\SRL_SIG_reg[1][6]_2 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_54_reg_1659[0]_i_26 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [5]),
        .I4(\tmp_33_reg_1654_reg[3] [0]),
        .O(\SRL_SIG_reg[1][5]_2 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_54_reg_1659[0]_i_27 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_33_reg_1654_reg[3] [1]),
        .O(\SRL_SIG_reg[1][3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_54_reg_1659[0]_i_28 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_33_reg_1654_reg[3] [0]),
        .O(\tmp_54_reg_1659[0]_i_28_n_4 ));
  CARRY4 \tmp_54_reg_1659_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_rep_0_0__1_0,\tmp_54_reg_1659_reg[0]_i_4_n_5 ,\tmp_54_reg_1659_reg[0]_i_4_n_6 ,\tmp_54_reg_1659_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_54_reg_1659_reg[0] ,\tmp_54_reg_1659[0]_i_19_n_4 ,1'b0}),
        .O({tmp_6_reg_1585_reg_rep_0_0__1,\Conv1DMac_new_U0/tmp_55_fu_754_p1 }),
        .S({\tmp_54_reg_1659[0]_i_20_n_4 ,\tmp_54_reg_1659[0]_i_21_n_4 ,\tmp_54_reg_1659_reg[0]_0 ,\tmp_54_reg_1659[0]_i_23_n_4 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_57_reg_1674[0]_i_19 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_35_reg_1669_reg[3] [1]),
        .O(\tmp_57_reg_1674[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_57_reg_1674[0]_i_20 
       (.I0(ram_reg_1),
        .I1(\tmp_57_reg_1674[0]_i_28_n_4 ),
        .I2(ram_reg_0),
        .I3(\tmp_35_reg_1669_reg[3] [2]),
        .I4(ram_reg_6),
        .I5(\tmp_35_reg_1669_reg[3] [1]),
        .O(\tmp_57_reg_1674[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_57_reg_1674[0]_i_21 
       (.I0(ram_reg_6),
        .I1(\tmp_35_reg_1669_reg[3] [2]),
        .I2(ram_reg_0),
        .I3(\tmp_35_reg_1669_reg[3] [1]),
        .I4(\tmp_35_reg_1669_reg[3] [0]),
        .I5(ram_reg_1),
        .O(\tmp_57_reg_1674[0]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_57_reg_1674[0]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [0]),
        .I4(\tmp_35_reg_1669_reg[3] [0]),
        .O(\tmp_57_reg_1674[0]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_57_reg_1674[0]_i_24 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [7]),
        .I4(\tmp_35_reg_1669_reg[3] [0]),
        .O(\SRL_SIG_reg[1][7]_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_57_reg_1674[0]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [6]),
        .I4(\tmp_35_reg_1669_reg[3] [0]),
        .O(\SRL_SIG_reg[1][6]_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_57_reg_1674[0]_i_26 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [5]),
        .I4(\tmp_35_reg_1669_reg[3] [0]),
        .O(\SRL_SIG_reg[1][5]_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_57_reg_1674[0]_i_27 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_35_reg_1669_reg[3] [1]),
        .O(\SRL_SIG_reg[1][3]_5 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_57_reg_1674[0]_i_28 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_35_reg_1669[7]_i_14 ),
        .I2(\tmp_35_reg_1669[7]_i_14_0 ),
        .I3(\SRL_SIG_reg[1][7]_6 [3]),
        .I4(\tmp_35_reg_1669_reg[3] [0]),
        .O(\tmp_57_reg_1674[0]_i_28_n_4 ));
  CARRY4 \tmp_57_reg_1674_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_6_reg_1585_reg_0_0_0,\tmp_57_reg_1674_reg[0]_i_4_n_5 ,\tmp_57_reg_1674_reg[0]_i_4_n_6 ,\tmp_57_reg_1674_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_57_reg_1674_reg[0] ,\tmp_57_reg_1674[0]_i_19_n_4 ,1'b0}),
        .O({tmp_6_reg_1585_reg_0_0,\Conv1DMac_new_U0/tmp_58_fu_824_p1 }),
        .S({\tmp_57_reg_1674[0]_i_20_n_4 ,\tmp_57_reg_1674[0]_i_21_n_4 ,\tmp_57_reg_1674_reg[0]_0 ,\tmp_57_reg_1674[0]_i_23_n_4 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13
   (DIADI,
    ram_reg,
    ram_reg_0,
    ResizeStream_1_U0_out_V_V_write,
    D,
    ap_clk);
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input ResizeStream_1_U0_out_V_V_write;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire ResizeStream_1_U0_out_V_V_write;
  wire [7:0]\SRL_SIG_reg[0] ;
  wire [7:0]\SRL_SIG_reg[1] ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ResizeStream_1_U0_out_V_V_write),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_13
       (.I0(\SRL_SIG_reg[0] [7]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1] [7]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_14
       (.I0(\SRL_SIG_reg[0] [6]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1] [6]),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_15
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1] [5]),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_16
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1] [4]),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_17
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1] [3]),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_18
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1] [2]),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_19
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_20__0
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg[1] [0]),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_8
   (CO,
    tmp_4_reg_1569_reg_rep_0,
    O,
    tmp_4_reg_1569_reg_rep_1,
    tmp_4_reg_1569_reg_rep_2,
    tmp_4_reg_1569_reg_rep_0__0,
    tmp_4_reg_1569_reg_rep_0__0_0,
    tmp_4_reg_1569_reg_rep_1__0,
    tmp_4_reg_1569_reg_rep_1__0_0,
    tmp_4_reg_1569_reg_rep_2__0,
    tmp_4_reg_1569_reg_rep_0__1,
    tmp_4_reg_1569_reg_rep_0__1_0,
    tmp_4_reg_1569_reg_rep_1__1,
    tmp_4_reg_1569_reg_rep_1__1_0,
    D,
    tmp_4_reg_1569_reg_0,
    tmp_4_reg_1569_reg_0_0,
    tmp_4_reg_1569_reg_1,
    tmp_4_reg_1569_reg_1_0,
    tmp_4_reg_1569_reg_2,
    \SRL_SIG_reg[1][3]_0 ,
    tmp_4_reg_1569_reg_rep_0_0,
    tmp_4_reg_1569_reg_rep_0_1,
    tmp_4_reg_1569_reg_rep_0_2,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \SRL_SIG_reg[1][4]_0 ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    \SRL_SIG_reg[1][3]_1 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][4]_1 ,
    \SRL_SIG_reg[1][3]_2 ,
    \SRL_SIG_reg[1][5]_1 ,
    \SRL_SIG_reg[1][6]_1 ,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[1][3]_3 ,
    \SRL_SIG_reg[1][5]_2 ,
    \SRL_SIG_reg[1][6]_2 ,
    \SRL_SIG_reg[1][7]_2 ,
    \SRL_SIG_reg[1][3]_4 ,
    \SRL_SIG_reg[1][5]_3 ,
    \SRL_SIG_reg[1][6]_3 ,
    \SRL_SIG_reg[1][7]_3 ,
    \SRL_SIG_reg[1][4]_2 ,
    ram_reg_5,
    ram_reg_6,
    \tmp_23_reg_1613_reg[0] ,
    \tmp_23_reg_1613_reg[0]_0 ,
    S,
    DI,
    \tmp_8_reg_1608[3]_i_4 ,
    \tmp_8_reg_1608_reg[6] ,
    \tmp_8_reg_1608_reg[6]_0 ,
    \tmp_38_reg_1628_reg[0] ,
    \tmp_38_reg_1628_reg[0]_0 ,
    \tmp_38_reg_1628_reg[0]_1 ,
    \tmp_38_reg_1628_reg[0]_2 ,
    \tmp_15_reg_1623[3]_i_4 ,
    \tmp_15_reg_1623[3]_i_4_0 ,
    \tmp_15_reg_1623_reg[6] ,
    \tmp_15_reg_1623_reg[6]_0 ,
    \tmp_41_reg_1643_reg[0] ,
    \tmp_41_reg_1643_reg[0]_0 ,
    \tmp_41_reg_1643[0]_i_8 ,
    \tmp_41_reg_1643[0]_i_8_0 ,
    \tmp_21_reg_1638_reg[3] ,
    \tmp_21_reg_1638_reg[3]_0 ,
    \tmp_21_reg_1638_reg[3]_1 ,
    \tmp_44_reg_1658_reg[0] ,
    \tmp_44_reg_1658_reg[0]_0 ,
    \tmp_44_reg_1658_reg[0]_1 ,
    \tmp_44_reg_1658_reg[0]_2 ,
    \tmp_26_reg_1653[3]_i_4 ,
    \tmp_26_reg_1653[3]_i_4_0 ,
    \tmp_26_reg_1653_reg[6] ,
    \tmp_26_reg_1653_reg[6]_0 ,
    \tmp_26_reg_1653[6]_i_5 ,
    \tmp_26_reg_1653[6]_i_5_0 ,
    \SRL_SIG_reg[1][7]_4 ,
    out,
    \tmp_15_reg_1623_reg[6]_i_2_0 ,
    \tmp_21_reg_1638_reg[3]_2 ,
    \tmp_21_reg_1638_reg[3]_3 ,
    \tmp_21_reg_1638_reg[7] ,
    \tmp_21_reg_1638_reg[3]_4 ,
    \tmp_21_reg_1638_reg[7]_0 ,
    \tmp_21_reg_1638_reg[7]_1 ,
    \tmp_21_reg_1638_reg[7]_2 ,
    \tmp_26_reg_1653_reg[6]_i_2_0 ,
    shiftReg_ce,
    ap_clk);
  output [0:0]CO;
  output [3:0]tmp_4_reg_1569_reg_rep_0;
  output [3:0]O;
  output [3:0]tmp_4_reg_1569_reg_rep_1;
  output [2:0]tmp_4_reg_1569_reg_rep_2;
  output [0:0]tmp_4_reg_1569_reg_rep_0__0;
  output [3:0]tmp_4_reg_1569_reg_rep_0__0_0;
  output [3:0]tmp_4_reg_1569_reg_rep_1__0;
  output [3:0]tmp_4_reg_1569_reg_rep_1__0_0;
  output [2:0]tmp_4_reg_1569_reg_rep_2__0;
  output [0:0]tmp_4_reg_1569_reg_rep_0__1;
  output [3:0]tmp_4_reg_1569_reg_rep_0__1_0;
  output [0:0]tmp_4_reg_1569_reg_rep_1__1;
  output [3:0]tmp_4_reg_1569_reg_rep_1__1_0;
  output [7:0]D;
  output [0:0]tmp_4_reg_1569_reg_0;
  output [3:0]tmp_4_reg_1569_reg_0_0;
  output [3:0]tmp_4_reg_1569_reg_1;
  output [3:0]tmp_4_reg_1569_reg_1_0;
  output [2:0]tmp_4_reg_1569_reg_2;
  output \SRL_SIG_reg[1][3]_0 ;
  output tmp_4_reg_1569_reg_rep_0_0;
  output tmp_4_reg_1569_reg_rep_0_1;
  output tmp_4_reg_1569_reg_rep_0_2;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output \SRL_SIG_reg[1][4]_0 ;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output \SRL_SIG_reg[1][3]_1 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][4]_1 ;
  output \SRL_SIG_reg[1][3]_2 ;
  output \SRL_SIG_reg[1][5]_1 ;
  output \SRL_SIG_reg[1][6]_1 ;
  output \SRL_SIG_reg[1][7]_1 ;
  output \SRL_SIG_reg[1][3]_3 ;
  output \SRL_SIG_reg[1][5]_2 ;
  output \SRL_SIG_reg[1][6]_2 ;
  output \SRL_SIG_reg[1][7]_2 ;
  output \SRL_SIG_reg[1][3]_4 ;
  output \SRL_SIG_reg[1][5]_3 ;
  output \SRL_SIG_reg[1][6]_3 ;
  output \SRL_SIG_reg[1][7]_3 ;
  output \SRL_SIG_reg[1][4]_2 ;
  output ram_reg_5;
  output ram_reg_6;
  input [0:0]\tmp_23_reg_1613_reg[0] ;
  input [1:0]\tmp_23_reg_1613_reg[0]_0 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\tmp_8_reg_1608[3]_i_4 ;
  input [0:0]\tmp_8_reg_1608_reg[6] ;
  input [0:0]\tmp_8_reg_1608_reg[6]_0 ;
  input [1:0]\tmp_38_reg_1628_reg[0] ;
  input [0:0]\tmp_38_reg_1628_reg[0]_0 ;
  input [1:0]\tmp_38_reg_1628_reg[0]_1 ;
  input [0:0]\tmp_38_reg_1628_reg[0]_2 ;
  input [0:0]\tmp_15_reg_1623[3]_i_4 ;
  input [0:0]\tmp_15_reg_1623[3]_i_4_0 ;
  input [0:0]\tmp_15_reg_1623_reg[6] ;
  input [0:0]\tmp_15_reg_1623_reg[6]_0 ;
  input [1:0]\tmp_41_reg_1643_reg[0] ;
  input [0:0]\tmp_41_reg_1643_reg[0]_0 ;
  input [1:0]\tmp_41_reg_1643[0]_i_8 ;
  input [0:0]\tmp_41_reg_1643[0]_i_8_0 ;
  input [0:0]\tmp_21_reg_1638_reg[3] ;
  input [1:0]\tmp_21_reg_1638_reg[3]_0 ;
  input [0:0]\tmp_21_reg_1638_reg[3]_1 ;
  input [1:0]\tmp_44_reg_1658_reg[0] ;
  input [0:0]\tmp_44_reg_1658_reg[0]_0 ;
  input [1:0]\tmp_44_reg_1658_reg[0]_1 ;
  input [0:0]\tmp_44_reg_1658_reg[0]_2 ;
  input [0:0]\tmp_26_reg_1653[3]_i_4 ;
  input [0:0]\tmp_26_reg_1653[3]_i_4_0 ;
  input [0:0]\tmp_26_reg_1653_reg[6] ;
  input [0:0]\tmp_26_reg_1653_reg[6]_0 ;
  input \tmp_26_reg_1653[6]_i_5 ;
  input \tmp_26_reg_1653[6]_i_5_0 ;
  input [7:0]\SRL_SIG_reg[1][7]_4 ;
  input [5:0]out;
  input [5:0]\tmp_15_reg_1623_reg[6]_i_2_0 ;
  input [6:0]\tmp_21_reg_1638_reg[3]_2 ;
  input [1:0]\tmp_21_reg_1638_reg[3]_3 ;
  input [3:0]\tmp_21_reg_1638_reg[7] ;
  input [1:0]\tmp_21_reg_1638_reg[3]_4 ;
  input [0:0]\tmp_21_reg_1638_reg[7]_0 ;
  input [1:0]\tmp_21_reg_1638_reg[7]_1 ;
  input [0:0]\tmp_21_reg_1638_reg[7]_2 ;
  input [5:0]\tmp_26_reg_1653_reg[6]_i_2_0 ;
  input shiftReg_ce;
  input ap_clk;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [0:0]S;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][3]_1 ;
  wire \SRL_SIG_reg[1][3]_2 ;
  wire \SRL_SIG_reg[1][3]_3 ;
  wire \SRL_SIG_reg[1][3]_4 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][4]_1 ;
  wire \SRL_SIG_reg[1][4]_2 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][5]_1 ;
  wire \SRL_SIG_reg[1][5]_2 ;
  wire \SRL_SIG_reg[1][5]_3 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][6]_1 ;
  wire \SRL_SIG_reg[1][6]_2 ;
  wire \SRL_SIG_reg[1][6]_3 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][7]_1 ;
  wire \SRL_SIG_reg[1][7]_2 ;
  wire \SRL_SIG_reg[1][7]_3 ;
  wire [7:0]\SRL_SIG_reg[1][7]_4 ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \SRL_SIG_reg_n_4_[1][1] ;
  wire \SRL_SIG_reg_n_4_[1][2] ;
  wire \SRL_SIG_reg_n_4_[1][3] ;
  wire \SRL_SIG_reg_n_4_[1][4] ;
  wire \SRL_SIG_reg_n_4_[1][5] ;
  wire \SRL_SIG_reg_n_4_[1][6] ;
  wire \SRL_SIG_reg_n_4_[1][7] ;
  wire ap_clk;
  wire [5:0]out;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire shiftReg_ce;
  wire [0:0]\tmp_15_reg_1623[3]_i_4 ;
  wire [0:0]\tmp_15_reg_1623[3]_i_4_0 ;
  wire \tmp_15_reg_1623[6]_i_10_n_4 ;
  wire \tmp_15_reg_1623[6]_i_11_n_4 ;
  wire \tmp_15_reg_1623[6]_i_12_n_4 ;
  wire \tmp_15_reg_1623[6]_i_14_n_4 ;
  wire \tmp_15_reg_1623[6]_i_15_n_4 ;
  wire \tmp_15_reg_1623[6]_i_16_n_4 ;
  wire \tmp_15_reg_1623[6]_i_22_n_4 ;
  wire \tmp_15_reg_1623[6]_i_23_n_4 ;
  wire \tmp_15_reg_1623[6]_i_24_n_4 ;
  wire \tmp_15_reg_1623[6]_i_6_n_4 ;
  wire \tmp_15_reg_1623[6]_i_8_n_4 ;
  wire [0:0]\tmp_15_reg_1623_reg[6] ;
  wire [0:0]\tmp_15_reg_1623_reg[6]_0 ;
  wire [5:0]\tmp_15_reg_1623_reg[6]_i_2_0 ;
  wire \tmp_15_reg_1623_reg[6]_i_2_n_6 ;
  wire \tmp_15_reg_1623_reg[6]_i_2_n_7 ;
  wire \tmp_15_reg_1623_reg[6]_i_4_n_4 ;
  wire \tmp_15_reg_1623_reg[6]_i_4_n_5 ;
  wire \tmp_15_reg_1623_reg[6]_i_4_n_6 ;
  wire \tmp_15_reg_1623_reg[6]_i_4_n_7 ;
  wire \tmp_21_reg_1638[3]_i_11_n_4 ;
  wire \tmp_21_reg_1638[3]_i_18_n_4 ;
  wire \tmp_21_reg_1638[3]_i_19_n_4 ;
  wire \tmp_21_reg_1638[3]_i_20_n_4 ;
  wire \tmp_21_reg_1638[3]_i_22_n_4 ;
  wire \tmp_21_reg_1638[3]_i_23_n_4 ;
  wire \tmp_21_reg_1638[3]_i_2_n_4 ;
  wire \tmp_21_reg_1638[3]_i_3_n_4 ;
  wire \tmp_21_reg_1638[3]_i_6_n_4 ;
  wire \tmp_21_reg_1638[3]_i_7_n_4 ;
  wire \tmp_21_reg_1638[3]_i_9_n_4 ;
  wire \tmp_21_reg_1638[7]_i_15_n_4 ;
  wire \tmp_21_reg_1638[7]_i_17_n_4 ;
  wire \tmp_21_reg_1638[7]_i_2_n_4 ;
  wire \tmp_21_reg_1638[7]_i_3_n_4 ;
  wire \tmp_21_reg_1638[7]_i_4_n_4 ;
  wire \tmp_21_reg_1638[7]_i_5_n_4 ;
  wire \tmp_21_reg_1638[7]_i_6_n_4 ;
  wire \tmp_21_reg_1638[7]_i_7_n_4 ;
  wire \tmp_21_reg_1638[7]_i_8_n_4 ;
  wire [0:0]\tmp_21_reg_1638_reg[3] ;
  wire [1:0]\tmp_21_reg_1638_reg[3]_0 ;
  wire [0:0]\tmp_21_reg_1638_reg[3]_1 ;
  wire [6:0]\tmp_21_reg_1638_reg[3]_2 ;
  wire [1:0]\tmp_21_reg_1638_reg[3]_3 ;
  wire [1:0]\tmp_21_reg_1638_reg[3]_4 ;
  wire \tmp_21_reg_1638_reg[3]_i_14_n_5 ;
  wire \tmp_21_reg_1638_reg[3]_i_14_n_6 ;
  wire \tmp_21_reg_1638_reg[3]_i_14_n_7 ;
  wire \tmp_21_reg_1638_reg[3]_i_1_n_4 ;
  wire \tmp_21_reg_1638_reg[3]_i_1_n_5 ;
  wire \tmp_21_reg_1638_reg[3]_i_1_n_6 ;
  wire \tmp_21_reg_1638_reg[3]_i_1_n_7 ;
  wire [3:0]\tmp_21_reg_1638_reg[7] ;
  wire [0:0]\tmp_21_reg_1638_reg[7]_0 ;
  wire [1:0]\tmp_21_reg_1638_reg[7]_1 ;
  wire [0:0]\tmp_21_reg_1638_reg[7]_2 ;
  wire \tmp_21_reg_1638_reg[7]_i_1_n_5 ;
  wire \tmp_21_reg_1638_reg[7]_i_1_n_6 ;
  wire \tmp_21_reg_1638_reg[7]_i_1_n_7 ;
  wire \tmp_23_reg_1613[0]_i_12_n_4 ;
  wire \tmp_23_reg_1613[0]_i_13_n_4 ;
  wire \tmp_23_reg_1613[0]_i_14_n_4 ;
  wire \tmp_23_reg_1613[0]_i_16_n_4 ;
  wire \tmp_23_reg_1613[0]_i_25_n_4 ;
  wire \tmp_23_reg_1613[0]_i_27_n_4 ;
  wire \tmp_23_reg_1613[0]_i_28_n_4 ;
  wire \tmp_23_reg_1613[0]_i_29_n_4 ;
  wire \tmp_23_reg_1613[0]_i_30_n_4 ;
  wire \tmp_23_reg_1613[0]_i_31_n_4 ;
  wire \tmp_23_reg_1613[0]_i_32_n_4 ;
  wire \tmp_23_reg_1613[0]_i_37_n_4 ;
  wire [0:0]\tmp_23_reg_1613_reg[0] ;
  wire [1:0]\tmp_23_reg_1613_reg[0]_0 ;
  wire \tmp_23_reg_1613_reg[0]_i_3_n_4 ;
  wire \tmp_23_reg_1613_reg[0]_i_3_n_5 ;
  wire \tmp_23_reg_1613_reg[0]_i_3_n_6 ;
  wire \tmp_23_reg_1613_reg[0]_i_3_n_7 ;
  wire \tmp_23_reg_1613_reg[0]_i_5_n_5 ;
  wire \tmp_23_reg_1613_reg[0]_i_5_n_6 ;
  wire \tmp_23_reg_1613_reg[0]_i_5_n_7 ;
  wire [0:0]\tmp_26_reg_1653[3]_i_4 ;
  wire [0:0]\tmp_26_reg_1653[3]_i_4_0 ;
  wire \tmp_26_reg_1653[6]_i_10_n_4 ;
  wire \tmp_26_reg_1653[6]_i_11_n_4 ;
  wire \tmp_26_reg_1653[6]_i_12_n_4 ;
  wire \tmp_26_reg_1653[6]_i_14_n_4 ;
  wire \tmp_26_reg_1653[6]_i_15_n_4 ;
  wire \tmp_26_reg_1653[6]_i_16_n_4 ;
  wire \tmp_26_reg_1653[6]_i_22_n_4 ;
  wire \tmp_26_reg_1653[6]_i_23_n_4 ;
  wire \tmp_26_reg_1653[6]_i_24_n_4 ;
  wire \tmp_26_reg_1653[6]_i_5 ;
  wire \tmp_26_reg_1653[6]_i_5_0 ;
  wire \tmp_26_reg_1653[6]_i_6_n_4 ;
  wire \tmp_26_reg_1653[6]_i_8_n_4 ;
  wire [0:0]\tmp_26_reg_1653_reg[6] ;
  wire [0:0]\tmp_26_reg_1653_reg[6]_0 ;
  wire [5:0]\tmp_26_reg_1653_reg[6]_i_2_0 ;
  wire \tmp_26_reg_1653_reg[6]_i_2_n_6 ;
  wire \tmp_26_reg_1653_reg[6]_i_2_n_7 ;
  wire \tmp_26_reg_1653_reg[6]_i_4_n_4 ;
  wire \tmp_26_reg_1653_reg[6]_i_4_n_5 ;
  wire \tmp_26_reg_1653_reg[6]_i_4_n_6 ;
  wire \tmp_26_reg_1653_reg[6]_i_4_n_7 ;
  wire \tmp_38_reg_1628[0]_i_10_n_4 ;
  wire \tmp_38_reg_1628[0]_i_11_n_4 ;
  wire \tmp_38_reg_1628[0]_i_12_n_4 ;
  wire \tmp_38_reg_1628[0]_i_14_n_4 ;
  wire \tmp_38_reg_1628[0]_i_23_n_4 ;
  wire [1:0]\tmp_38_reg_1628_reg[0] ;
  wire [0:0]\tmp_38_reg_1628_reg[0]_0 ;
  wire [1:0]\tmp_38_reg_1628_reg[0]_1 ;
  wire [0:0]\tmp_38_reg_1628_reg[0]_2 ;
  wire \tmp_38_reg_1628_reg[0]_i_2_n_4 ;
  wire \tmp_38_reg_1628_reg[0]_i_2_n_5 ;
  wire \tmp_38_reg_1628_reg[0]_i_2_n_6 ;
  wire \tmp_38_reg_1628_reg[0]_i_2_n_7 ;
  wire \tmp_40_1_reg_1633[0]_i_10_n_4 ;
  wire \tmp_40_1_reg_1633[0]_i_11_n_4 ;
  wire \tmp_40_1_reg_1633[0]_i_6_n_4 ;
  wire \tmp_40_1_reg_1633[0]_i_7_n_4 ;
  wire \tmp_40_1_reg_1633[0]_i_8_n_4 ;
  wire \tmp_40_1_reg_1633_reg[0]_i_2_n_5 ;
  wire \tmp_40_1_reg_1633_reg[0]_i_2_n_6 ;
  wire \tmp_40_1_reg_1633_reg[0]_i_2_n_7 ;
  wire \tmp_41_reg_1643[0]_i_19_n_4 ;
  wire \tmp_41_reg_1643[0]_i_20_n_4 ;
  wire \tmp_41_reg_1643[0]_i_21_n_4 ;
  wire \tmp_41_reg_1643[0]_i_23_n_4 ;
  wire \tmp_41_reg_1643[0]_i_29_n_4 ;
  wire [1:0]\tmp_41_reg_1643[0]_i_8 ;
  wire [0:0]\tmp_41_reg_1643[0]_i_8_0 ;
  wire [1:0]\tmp_41_reg_1643_reg[0] ;
  wire [0:0]\tmp_41_reg_1643_reg[0]_0 ;
  wire \tmp_41_reg_1643_reg[0]_i_4_n_5 ;
  wire \tmp_41_reg_1643_reg[0]_i_4_n_6 ;
  wire \tmp_41_reg_1643_reg[0]_i_4_n_7 ;
  wire \tmp_44_reg_1658[0]_i_11_n_4 ;
  wire \tmp_44_reg_1658[0]_i_12_n_4 ;
  wire \tmp_44_reg_1658[0]_i_13_n_4 ;
  wire \tmp_44_reg_1658[0]_i_15_n_4 ;
  wire \tmp_44_reg_1658[0]_i_26_n_4 ;
  wire \tmp_44_reg_1658[0]_i_27_n_4 ;
  wire \tmp_44_reg_1658[0]_i_28_n_4 ;
  wire \tmp_44_reg_1658[0]_i_30_n_4 ;
  wire \tmp_44_reg_1658[0]_i_31_n_4 ;
  wire \tmp_44_reg_1658[0]_i_36_n_4 ;
  wire [1:0]\tmp_44_reg_1658_reg[0] ;
  wire [0:0]\tmp_44_reg_1658_reg[0]_0 ;
  wire [1:0]\tmp_44_reg_1658_reg[0]_1 ;
  wire [0:0]\tmp_44_reg_1658_reg[0]_2 ;
  wire \tmp_44_reg_1658_reg[0]_i_2_n_4 ;
  wire \tmp_44_reg_1658_reg[0]_i_2_n_5 ;
  wire \tmp_44_reg_1658_reg[0]_i_2_n_6 ;
  wire \tmp_44_reg_1658_reg[0]_i_2_n_7 ;
  wire \tmp_44_reg_1658_reg[0]_i_4_n_5 ;
  wire \tmp_44_reg_1658_reg[0]_i_4_n_6 ;
  wire \tmp_44_reg_1658_reg[0]_i_4_n_7 ;
  wire [0:0]tmp_4_reg_1569_reg_0;
  wire [3:0]tmp_4_reg_1569_reg_0_0;
  wire [3:0]tmp_4_reg_1569_reg_1;
  wire [3:0]tmp_4_reg_1569_reg_1_0;
  wire [2:0]tmp_4_reg_1569_reg_2;
  wire [3:0]tmp_4_reg_1569_reg_rep_0;
  wire tmp_4_reg_1569_reg_rep_0_0;
  wire tmp_4_reg_1569_reg_rep_0_1;
  wire tmp_4_reg_1569_reg_rep_0_2;
  wire [0:0]tmp_4_reg_1569_reg_rep_0__0;
  wire [3:0]tmp_4_reg_1569_reg_rep_0__0_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_0__1;
  wire [3:0]tmp_4_reg_1569_reg_rep_0__1_0;
  wire [3:0]tmp_4_reg_1569_reg_rep_1;
  wire [3:0]tmp_4_reg_1569_reg_rep_1__0;
  wire [3:0]tmp_4_reg_1569_reg_rep_1__0_0;
  wire [0:0]tmp_4_reg_1569_reg_rep_1__1;
  wire [3:0]tmp_4_reg_1569_reg_rep_1__1_0;
  wire [2:0]tmp_4_reg_1569_reg_rep_2;
  wire [2:0]tmp_4_reg_1569_reg_rep_2__0;
  wire [0:0]\tmp_8_reg_1608[3]_i_4 ;
  wire \tmp_8_reg_1608[6]_i_10_n_4 ;
  wire \tmp_8_reg_1608[6]_i_11_n_4 ;
  wire \tmp_8_reg_1608[6]_i_12_n_4 ;
  wire \tmp_8_reg_1608[6]_i_14_n_4 ;
  wire \tmp_8_reg_1608[6]_i_15_n_4 ;
  wire \tmp_8_reg_1608[6]_i_16_n_4 ;
  wire \tmp_8_reg_1608[6]_i_22_n_4 ;
  wire \tmp_8_reg_1608[6]_i_23_n_4 ;
  wire \tmp_8_reg_1608[6]_i_24_n_4 ;
  wire \tmp_8_reg_1608[6]_i_6_n_4 ;
  wire \tmp_8_reg_1608[6]_i_8_n_4 ;
  wire [0:0]\tmp_8_reg_1608_reg[6] ;
  wire [0:0]\tmp_8_reg_1608_reg[6]_0 ;
  wire \tmp_8_reg_1608_reg[6]_i_2_n_6 ;
  wire \tmp_8_reg_1608_reg[6]_i_2_n_7 ;
  wire \tmp_8_reg_1608_reg[6]_i_4_n_4 ;
  wire \tmp_8_reg_1608_reg[6]_i_4_n_5 ;
  wire \tmp_8_reg_1608_reg[6]_i_4_n_6 ;
  wire \tmp_8_reg_1608_reg[6]_i_4_n_7 ;
  wire [3:2]\NLW_tmp_15_reg_1623_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_15_reg_1623_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_21_reg_1638_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_26_reg_1653_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_26_reg_1653_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_8_reg_1608_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_8_reg_1608_reg[6]_i_2_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_4 [0]),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_4 [1]),
        .Q(\SRL_SIG_reg_n_4_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_4 [2]),
        .Q(\SRL_SIG_reg_n_4_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_4 [3]),
        .Q(\SRL_SIG_reg_n_4_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_4 [4]),
        .Q(\SRL_SIG_reg_n_4_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_4 [5]),
        .Q(\SRL_SIG_reg_n_4_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_4 [6]),
        .Q(\SRL_SIG_reg_n_4_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][7]_4 [7]),
        .Q(\SRL_SIG_reg_n_4_[1][7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_15_reg_1623[6]_i_10 
       (.I0(ram_reg_3),
        .I1(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .I2(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .I3(ram_reg),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I5(ram_reg_2),
        .O(\tmp_15_reg_1623[6]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_15_reg_1623[6]_i_11 
       (.I0(ram_reg_2),
        .I1(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .I2(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .I3(ram_reg_1),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I5(ram_reg),
        .O(\tmp_15_reg_1623[6]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_15_reg_1623[6]_i_12 
       (.I0(ram_reg),
        .I1(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .I2(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .I3(ram_reg_0),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I5(ram_reg_1),
        .O(\tmp_15_reg_1623[6]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_15_reg_1623[6]_i_14 
       (.I0(\tmp_15_reg_1623[6]_i_10_n_4 ),
        .I1(ram_reg_4),
        .I2(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .I3(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .I4(ram_reg_2),
        .I5(\tmp_15_reg_1623[6]_i_22_n_4 ),
        .O(\tmp_15_reg_1623[6]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_15_reg_1623[6]_i_15 
       (.I0(\tmp_15_reg_1623[6]_i_11_n_4 ),
        .I1(\tmp_15_reg_1623[6]_i_23_n_4 ),
        .I2(ram_reg_2),
        .I3(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I4(ram_reg),
        .I5(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .O(\tmp_15_reg_1623[6]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_15_reg_1623[6]_i_16 
       (.I0(\tmp_15_reg_1623[6]_i_12_n_4 ),
        .I1(\tmp_15_reg_1623[6]_i_24_n_4 ),
        .I2(ram_reg),
        .I3(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I4(ram_reg_1),
        .I5(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .O(\tmp_15_reg_1623[6]_i_16_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_15_reg_1623[6]_i_22 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .O(\tmp_15_reg_1623[6]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_15_reg_1623[6]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .O(\tmp_15_reg_1623[6]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_15_reg_1623[6]_i_24 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [5]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .O(\tmp_15_reg_1623[6]_i_24_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_15_reg_1623[6]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][4] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [4]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .O(\SRL_SIG_reg[1][4]_1 ));
  LUT6 #(
    .INIT(64'h7FFF077707770777)) 
    \tmp_15_reg_1623[6]_i_6 
       (.I0(ram_reg_4),
        .I1(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .I2(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .I3(ram_reg_2),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I5(ram_reg_3),
        .O(\tmp_15_reg_1623[6]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h70EAE5150F3FCF3F)) 
    \tmp_15_reg_1623[6]_i_8 
       (.I0(ram_reg_2),
        .I1(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .I2(ram_reg_4),
        .I3(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I4(ram_reg_3),
        .I5(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .O(\tmp_15_reg_1623[6]_i_8_n_4 ));
  CARRY4 \tmp_15_reg_1623_reg[6]_i_2 
       (.CI(\tmp_15_reg_1623_reg[6]_i_4_n_4 ),
        .CO({\NLW_tmp_15_reg_1623_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp_15_reg_1623_reg[6]_i_2_n_6 ,\tmp_15_reg_1623_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_15_reg_1623_reg[6] ,\tmp_15_reg_1623[6]_i_6_n_4 }),
        .O({\NLW_tmp_15_reg_1623_reg[6]_i_2_O_UNCONNECTED [3],tmp_4_reg_1569_reg_rep_2__0}),
        .S({1'b0,1'b1,\tmp_15_reg_1623_reg[6]_0 ,\tmp_15_reg_1623[6]_i_8_n_4 }));
  CARRY4 \tmp_15_reg_1623_reg[6]_i_4 
       (.CI(\tmp_38_reg_1628_reg[0]_i_2_n_4 ),
        .CO({\tmp_15_reg_1623_reg[6]_i_4_n_4 ,\tmp_15_reg_1623_reg[6]_i_4_n_5 ,\tmp_15_reg_1623_reg[6]_i_4_n_6 ,\tmp_15_reg_1623_reg[6]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_reg_1623[6]_i_10_n_4 ,\tmp_15_reg_1623[6]_i_11_n_4 ,\tmp_15_reg_1623[6]_i_12_n_4 ,\tmp_15_reg_1623[3]_i_4 }),
        .O(tmp_4_reg_1569_reg_rep_1__0_0),
        .S({\tmp_15_reg_1623[6]_i_14_n_4 ,\tmp_15_reg_1623[6]_i_15_n_4 ,\tmp_15_reg_1623[6]_i_16_n_4 ,\tmp_15_reg_1623[3]_i_4_0 }));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_21_reg_1638[3]_i_10 
       (.I0(\SRL_SIG_reg[1][7]_4 [3]),
        .I1(\tmp_26_reg_1653[6]_i_5_0 ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\SRL_SIG_reg_n_4_[1][3] ),
        .O(ram_reg_1));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_21_reg_1638[3]_i_11 
       (.I0(ram_reg_0),
        .I1(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I2(\tmp_21_reg_1638_reg[7] [1]),
        .I3(\tmp_21_reg_1638_reg[3]_4 [0]),
        .O(\tmp_21_reg_1638[3]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_21_reg_1638[3]_i_12 
       (.I0(\SRL_SIG_reg[1][7]_4 [2]),
        .I1(\tmp_26_reg_1653[6]_i_5_0 ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\SRL_SIG_reg_n_4_[1][2] ),
        .O(ram_reg_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_21_reg_1638[3]_i_13 
       (.I0(\SRL_SIG_reg[1][7]_4 [1]),
        .I1(\tmp_26_reg_1653[6]_i_5_0 ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\SRL_SIG_reg_n_4_[1][1] ),
        .O(ram_reg_6));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_21_reg_1638[3]_i_18 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [4]),
        .O(\tmp_21_reg_1638[3]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_21_reg_1638[3]_i_19 
       (.I0(ram_reg_0),
        .I1(\tmp_21_reg_1638[3]_i_23_n_4 ),
        .I2(ram_reg_6),
        .I3(\tmp_21_reg_1638_reg[3]_2 [5]),
        .I4(ram_reg_5),
        .I5(\tmp_21_reg_1638_reg[3]_2 [4]),
        .O(\tmp_21_reg_1638[3]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_21_reg_1638[3]_i_2 
       (.I0(\tmp_21_reg_1638_reg[3]_4 [1]),
        .I1(\tmp_21_reg_1638_reg[7] [2]),
        .I2(ram_reg_1),
        .I3(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I4(\tmp_21_reg_1638[3]_i_11_n_4 ),
        .O(\tmp_21_reg_1638[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_21_reg_1638[3]_i_20 
       (.I0(ram_reg_5),
        .I1(\tmp_21_reg_1638_reg[3]_2 [5]),
        .I2(ram_reg_6),
        .I3(\tmp_21_reg_1638_reg[3]_2 [4]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [3]),
        .I5(ram_reg_0),
        .O(\tmp_21_reg_1638[3]_i_20_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_21_reg_1638[3]_i_22 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [3]),
        .O(\tmp_21_reg_1638[3]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_21_reg_1638[3]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [3]),
        .O(\tmp_21_reg_1638[3]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_21_reg_1638[3]_i_3 
       (.I0(\tmp_21_reg_1638_reg[3]_3 [1]),
        .I1(\tmp_21_reg_1638_reg[7] [0]),
        .I2(\tmp_21_reg_1638_reg[7] [1]),
        .I3(\tmp_21_reg_1638_reg[3]_4 [0]),
        .I4(ram_reg_0),
        .I5(\tmp_21_reg_1638_reg[3]_2 [6]),
        .O(\tmp_21_reg_1638[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_21_reg_1638[3]_i_6 
       (.I0(\tmp_21_reg_1638[3]_i_2_n_4 ),
        .I1(\tmp_21_reg_1638[7]_i_15_n_4 ),
        .I2(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I3(ram_reg),
        .I4(\tmp_21_reg_1638_reg[7] [3]),
        .I5(\tmp_21_reg_1638_reg[7]_0 ),
        .O(\tmp_21_reg_1638[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_21_reg_1638[3]_i_7 
       (.I0(\tmp_21_reg_1638[3]_i_3_n_4 ),
        .I1(\tmp_21_reg_1638[3]_i_11_n_4 ),
        .I2(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I3(ram_reg_1),
        .I4(\tmp_21_reg_1638_reg[7] [2]),
        .I5(\tmp_21_reg_1638_reg[3]_4 [1]),
        .O(\tmp_21_reg_1638[3]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_21_reg_1638[3]_i_9 
       (.I0(ram_reg_6),
        .I1(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I2(\tmp_21_reg_1638_reg[3]_3 [1]),
        .I3(\tmp_21_reg_1638_reg[7] [0]),
        .I4(\tmp_21_reg_1638_reg[3]_3 [0]),
        .I5(tmp_4_reg_1569_reg_rep_1__1_0[3]),
        .O(\tmp_21_reg_1638[3]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_21_reg_1638[7]_i_11 
       (.I0(\SRL_SIG_reg[1][7]_4 [6]),
        .I1(\tmp_26_reg_1653[6]_i_5_0 ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\SRL_SIG_reg_n_4_[1][6] ),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_21_reg_1638[7]_i_12 
       (.I0(\SRL_SIG_reg[1][7]_4 [4]),
        .I1(\tmp_26_reg_1653[6]_i_5_0 ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\SRL_SIG_reg_n_4_[1][4] ),
        .O(ram_reg));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_21_reg_1638[7]_i_15 
       (.I0(\tmp_21_reg_1638_reg[7] [2]),
        .I1(\tmp_21_reg_1638_reg[3]_4 [1]),
        .I2(ram_reg_1),
        .I3(\tmp_21_reg_1638_reg[3]_2 [6]),
        .O(\tmp_21_reg_1638[7]_i_15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_21_reg_1638[7]_i_16 
       (.I0(\SRL_SIG_reg[1][7]_4 [7]),
        .I1(\tmp_26_reg_1653[6]_i_5_0 ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\SRL_SIG_reg_n_4_[1][7] ),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'h9599959595559595)) 
    \tmp_21_reg_1638[7]_i_17 
       (.I0(\tmp_21_reg_1638_reg[7]_1 [0]),
        .I1(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I2(\SRL_SIG_reg[1][7]_4 [5]),
        .I3(\tmp_26_reg_1653[6]_i_5_0 ),
        .I4(\tmp_26_reg_1653[6]_i_5 ),
        .I5(\SRL_SIG_reg_n_4_[1][5] ),
        .O(\tmp_21_reg_1638[7]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_21_reg_1638[7]_i_2 
       (.I0(ram_reg_2),
        .I1(\tmp_21_reg_1638_reg[7]_1 [0]),
        .I2(ram_reg_3),
        .I3(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I4(\tmp_21_reg_1638_reg[7]_1 [1]),
        .O(\tmp_21_reg_1638[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_21_reg_1638[7]_i_3 
       (.I0(ram_reg_2),
        .I1(\tmp_21_reg_1638_reg[7]_1 [0]),
        .I2(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I3(ram_reg),
        .I4(\tmp_21_reg_1638_reg[7]_0 ),
        .I5(\tmp_21_reg_1638_reg[7] [3]),
        .O(\tmp_21_reg_1638[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_21_reg_1638[7]_i_34 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [7]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [3]),
        .O(\SRL_SIG_reg[1][7]_2 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_21_reg_1638[7]_i_35 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [3]),
        .O(\SRL_SIG_reg[1][6]_2 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_21_reg_1638[7]_i_36 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [5]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [3]),
        .O(\SRL_SIG_reg[1][5]_2 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_21_reg_1638[7]_i_37 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [4]),
        .O(\SRL_SIG_reg[1][3]_3 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_21_reg_1638[7]_i_4 
       (.I0(\tmp_21_reg_1638_reg[7]_0 ),
        .I1(\tmp_21_reg_1638_reg[7] [3]),
        .I2(ram_reg),
        .I3(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I4(\tmp_21_reg_1638[7]_i_15_n_4 ),
        .O(\tmp_21_reg_1638[7]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_21_reg_1638[7]_i_5 
       (.I0(\tmp_21_reg_1638_reg[7]_2 ),
        .I1(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I2(ram_reg_4),
        .I3(\tmp_21_reg_1638_reg[7]_1 [1]),
        .I4(ram_reg_3),
        .O(\tmp_21_reg_1638[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_21_reg_1638[7]_i_6 
       (.I0(\tmp_21_reg_1638[7]_i_2_n_4 ),
        .I1(\tmp_21_reg_1638_reg[7]_2 ),
        .I2(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I3(ram_reg_4),
        .I4(\tmp_21_reg_1638_reg[7]_1 [1]),
        .I5(ram_reg_3),
        .O(\tmp_21_reg_1638[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_21_reg_1638[7]_i_7 
       (.I0(\tmp_21_reg_1638[7]_i_3_n_4 ),
        .I1(\tmp_21_reg_1638_reg[7]_1 [1]),
        .I2(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I3(ram_reg_3),
        .I4(\tmp_21_reg_1638_reg[7]_1 [0]),
        .I5(ram_reg_2),
        .O(\tmp_21_reg_1638[7]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_21_reg_1638[7]_i_8 
       (.I0(\tmp_21_reg_1638[7]_i_4_n_4 ),
        .I1(\tmp_21_reg_1638_reg[7] [3]),
        .I2(\tmp_21_reg_1638_reg[7]_0 ),
        .I3(ram_reg),
        .I4(\tmp_21_reg_1638_reg[3]_2 [6]),
        .I5(\tmp_21_reg_1638[7]_i_17_n_4 ),
        .O(\tmp_21_reg_1638[7]_i_8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_21_reg_1638[7]_i_9 
       (.I0(\SRL_SIG_reg[1][7]_4 [5]),
        .I1(\tmp_26_reg_1653[6]_i_5_0 ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\SRL_SIG_reg_n_4_[1][5] ),
        .O(ram_reg_2));
  CARRY4 \tmp_21_reg_1638_reg[3]_i_1 
       (.CI(\tmp_21_reg_1638_reg[3] ),
        .CO({\tmp_21_reg_1638_reg[3]_i_1_n_4 ,\tmp_21_reg_1638_reg[3]_i_1_n_5 ,\tmp_21_reg_1638_reg[3]_i_1_n_6 ,\tmp_21_reg_1638_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_21_reg_1638[3]_i_2_n_4 ,\tmp_21_reg_1638[3]_i_3_n_4 ,\tmp_21_reg_1638_reg[3]_0 }),
        .O(D[3:0]),
        .S({\tmp_21_reg_1638[3]_i_6_n_4 ,\tmp_21_reg_1638[3]_i_7_n_4 ,\tmp_21_reg_1638_reg[3]_1 ,\tmp_21_reg_1638[3]_i_9_n_4 }));
  CARRY4 \tmp_21_reg_1638_reg[3]_i_14 
       (.CI(1'b0),
        .CO({tmp_4_reg_1569_reg_rep_1__1,\tmp_21_reg_1638_reg[3]_i_14_n_5 ,\tmp_21_reg_1638_reg[3]_i_14_n_6 ,\tmp_21_reg_1638_reg[3]_i_14_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_41_reg_1643[0]_i_8 ,\tmp_21_reg_1638[3]_i_18_n_4 ,1'b0}),
        .O(tmp_4_reg_1569_reg_rep_1__1_0),
        .S({\tmp_21_reg_1638[3]_i_19_n_4 ,\tmp_21_reg_1638[3]_i_20_n_4 ,\tmp_41_reg_1643[0]_i_8_0 ,\tmp_21_reg_1638[3]_i_22_n_4 }));
  CARRY4 \tmp_21_reg_1638_reg[7]_i_1 
       (.CI(\tmp_21_reg_1638_reg[3]_i_1_n_4 ),
        .CO({\NLW_tmp_21_reg_1638_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_21_reg_1638_reg[7]_i_1_n_5 ,\tmp_21_reg_1638_reg[7]_i_1_n_6 ,\tmp_21_reg_1638_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_21_reg_1638[7]_i_2_n_4 ,\tmp_21_reg_1638[7]_i_3_n_4 ,\tmp_21_reg_1638[7]_i_4_n_4 }),
        .O(D[7:4]),
        .S({\tmp_21_reg_1638[7]_i_5_n_4 ,\tmp_21_reg_1638[7]_i_6_n_4 ,\tmp_21_reg_1638[7]_i_7_n_4 ,\tmp_21_reg_1638[7]_i_8_n_4 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_23_reg_1613[0]_i_12 
       (.I0(\SRL_SIG_reg_n_4_[1][1] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [1]),
        .I4(out[3]),
        .O(\tmp_23_reg_1613[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h963C663C96CC96CC)) 
    \tmp_23_reg_1613[0]_i_13 
       (.I0(ram_reg_0),
        .I1(\tmp_23_reg_1613[0]_i_32_n_4 ),
        .I2(ram_reg_6),
        .I3(out[4]),
        .I4(ram_reg_5),
        .I5(out[5]),
        .O(\tmp_23_reg_1613[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_23_reg_1613[0]_i_14 
       (.I0(ram_reg_6),
        .I1(out[4]),
        .I2(ram_reg_5),
        .I3(out[5]),
        .I4(out[3]),
        .I5(ram_reg_0),
        .O(\tmp_23_reg_1613[0]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_23_reg_1613[0]_i_16 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(out[3]),
        .O(\tmp_23_reg_1613[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_23_reg_1613[0]_i_25 
       (.I0(ram_reg_1),
        .I1(out[0]),
        .I2(out[2]),
        .I3(ram_reg_6),
        .I4(out[1]),
        .I5(ram_reg_0),
        .O(\tmp_23_reg_1613[0]_i_25_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_23_reg_1613[0]_i_27 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(out[1]),
        .O(\tmp_23_reg_1613[0]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_23_reg_1613[0]_i_28 
       (.I0(ram_reg_0),
        .I1(\tmp_23_reg_1613[0]_i_37_n_4 ),
        .I2(ram_reg_6),
        .I3(out[2]),
        .I4(ram_reg_5),
        .I5(out[1]),
        .O(\tmp_23_reg_1613[0]_i_28_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_23_reg_1613[0]_i_29 
       (.I0(ram_reg_5),
        .I1(out[2]),
        .I2(ram_reg_6),
        .I3(out[1]),
        .I4(ram_reg_0),
        .I5(out[0]),
        .O(\tmp_23_reg_1613[0]_i_29_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_23_reg_1613[0]_i_30 
       (.I0(ram_reg_6),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_reg_5),
        .O(\tmp_23_reg_1613[0]_i_30_n_4 ));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_23_reg_1613[0]_i_31 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\tmp_26_reg_1653[6]_i_5_0 ),
        .I4(\SRL_SIG_reg[1][7]_4 [0]),
        .O(\tmp_23_reg_1613[0]_i_31_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_23_reg_1613[0]_i_32 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(out[3]),
        .O(\tmp_23_reg_1613[0]_i_32_n_4 ));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_23_reg_1613[0]_i_33 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][7] ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\tmp_26_reg_1653[6]_i_5_0 ),
        .I4(\SRL_SIG_reg[1][7]_4 [7]),
        .O(tmp_4_reg_1569_reg_rep_0_2));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_23_reg_1613[0]_i_34 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][6] ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\tmp_26_reg_1653[6]_i_5_0 ),
        .I4(\SRL_SIG_reg[1][7]_4 [6]),
        .O(tmp_4_reg_1569_reg_rep_0_1));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_23_reg_1613[0]_i_35 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][5] ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\tmp_26_reg_1653[6]_i_5_0 ),
        .I4(\SRL_SIG_reg[1][7]_4 [5]),
        .O(tmp_4_reg_1569_reg_rep_0_0));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_23_reg_1613[0]_i_36 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(out[1]),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \tmp_23_reg_1613[0]_i_37 
       (.I0(out[0]),
        .I1(\SRL_SIG_reg_n_4_[1][3] ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\tmp_26_reg_1653[6]_i_5_0 ),
        .I4(\SRL_SIG_reg[1][7]_4 [3]),
        .O(\tmp_23_reg_1613[0]_i_37_n_4 ));
  CARRY4 \tmp_23_reg_1613_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_23_reg_1613_reg[0]_i_3_n_4 ,\tmp_23_reg_1613_reg[0]_i_3_n_5 ,\tmp_23_reg_1613_reg[0]_i_3_n_6 ,\tmp_23_reg_1613_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_23_reg_1613_reg[0]_0 ,\tmp_23_reg_1613[0]_i_12_n_4 ,1'b0}),
        .O(O),
        .S({\tmp_23_reg_1613[0]_i_13_n_4 ,\tmp_23_reg_1613[0]_i_14_n_4 ,S,\tmp_23_reg_1613[0]_i_16_n_4 }));
  CARRY4 \tmp_23_reg_1613_reg[0]_i_5 
       (.CI(1'b0),
        .CO({CO,\tmp_23_reg_1613_reg[0]_i_5_n_5 ,\tmp_23_reg_1613_reg[0]_i_5_n_6 ,\tmp_23_reg_1613_reg[0]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_23_reg_1613[0]_i_25_n_4 ,\tmp_23_reg_1613_reg[0] ,\tmp_23_reg_1613[0]_i_27_n_4 ,1'b0}),
        .O(tmp_4_reg_1569_reg_rep_0),
        .S({\tmp_23_reg_1613[0]_i_28_n_4 ,\tmp_23_reg_1613[0]_i_29_n_4 ,\tmp_23_reg_1613[0]_i_30_n_4 ,\tmp_23_reg_1613[0]_i_31_n_4 }));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_26_reg_1653[6]_i_10 
       (.I0(ram_reg_3),
        .I1(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .I2(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .I3(ram_reg),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I5(ram_reg_2),
        .O(\tmp_26_reg_1653[6]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_26_reg_1653[6]_i_11 
       (.I0(ram_reg_2),
        .I1(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .I2(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .I3(ram_reg_1),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I5(ram_reg),
        .O(\tmp_26_reg_1653[6]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_26_reg_1653[6]_i_12 
       (.I0(ram_reg),
        .I1(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .I2(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .I3(ram_reg_0),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I5(ram_reg_1),
        .O(\tmp_26_reg_1653[6]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_26_reg_1653[6]_i_14 
       (.I0(\tmp_26_reg_1653[6]_i_10_n_4 ),
        .I1(ram_reg_4),
        .I2(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .I3(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .I4(ram_reg_2),
        .I5(\tmp_26_reg_1653[6]_i_22_n_4 ),
        .O(\tmp_26_reg_1653[6]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_26_reg_1653[6]_i_15 
       (.I0(\tmp_26_reg_1653[6]_i_11_n_4 ),
        .I1(\tmp_26_reg_1653[6]_i_23_n_4 ),
        .I2(ram_reg_2),
        .I3(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I4(ram_reg),
        .I5(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .O(\tmp_26_reg_1653[6]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_26_reg_1653[6]_i_16 
       (.I0(\tmp_26_reg_1653[6]_i_12_n_4 ),
        .I1(\tmp_26_reg_1653[6]_i_24_n_4 ),
        .I2(ram_reg),
        .I3(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I4(ram_reg_1),
        .I5(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .O(\tmp_26_reg_1653[6]_i_16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_26_reg_1653[6]_i_22 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .O(\tmp_26_reg_1653[6]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_26_reg_1653[6]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .O(\tmp_26_reg_1653[6]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_26_reg_1653[6]_i_24 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [5]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .O(\tmp_26_reg_1653[6]_i_24_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_26_reg_1653[6]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][4] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [4]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .O(\SRL_SIG_reg[1][4]_2 ));
  LUT6 #(
    .INIT(64'h7FFF077707770777)) 
    \tmp_26_reg_1653[6]_i_6 
       (.I0(ram_reg_4),
        .I1(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .I2(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .I3(ram_reg_2),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I5(ram_reg_3),
        .O(\tmp_26_reg_1653[6]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h70EAE5150F3FCF3F)) 
    \tmp_26_reg_1653[6]_i_8 
       (.I0(ram_reg_2),
        .I1(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .I2(ram_reg_4),
        .I3(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I4(ram_reg_3),
        .I5(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .O(\tmp_26_reg_1653[6]_i_8_n_4 ));
  CARRY4 \tmp_26_reg_1653_reg[6]_i_2 
       (.CI(\tmp_26_reg_1653_reg[6]_i_4_n_4 ),
        .CO({\NLW_tmp_26_reg_1653_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp_26_reg_1653_reg[6]_i_2_n_6 ,\tmp_26_reg_1653_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_26_reg_1653_reg[6] ,\tmp_26_reg_1653[6]_i_6_n_4 }),
        .O({\NLW_tmp_26_reg_1653_reg[6]_i_2_O_UNCONNECTED [3],tmp_4_reg_1569_reg_2}),
        .S({1'b0,1'b1,\tmp_26_reg_1653_reg[6]_0 ,\tmp_26_reg_1653[6]_i_8_n_4 }));
  CARRY4 \tmp_26_reg_1653_reg[6]_i_4 
       (.CI(\tmp_44_reg_1658_reg[0]_i_2_n_4 ),
        .CO({\tmp_26_reg_1653_reg[6]_i_4_n_4 ,\tmp_26_reg_1653_reg[6]_i_4_n_5 ,\tmp_26_reg_1653_reg[6]_i_4_n_6 ,\tmp_26_reg_1653_reg[6]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_1653[6]_i_10_n_4 ,\tmp_26_reg_1653[6]_i_11_n_4 ,\tmp_26_reg_1653[6]_i_12_n_4 ,\tmp_26_reg_1653[3]_i_4 }),
        .O(tmp_4_reg_1569_reg_1_0),
        .S({\tmp_26_reg_1653[6]_i_14_n_4 ,\tmp_26_reg_1653[6]_i_15_n_4 ,\tmp_26_reg_1653[6]_i_16_n_4 ,\tmp_26_reg_1653[3]_i_4_0 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_38_reg_1628[0]_i_10 
       (.I0(\SRL_SIG_reg_n_4_[1][1] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [1]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .O(\tmp_38_reg_1628[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h963C663C96CC96CC)) 
    \tmp_38_reg_1628[0]_i_11 
       (.I0(ram_reg_0),
        .I1(\tmp_38_reg_1628[0]_i_23_n_4 ),
        .I2(ram_reg_6),
        .I3(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I4(ram_reg_5),
        .I5(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .O(\tmp_38_reg_1628[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_38_reg_1628[0]_i_12 
       (.I0(ram_reg_6),
        .I1(\tmp_15_reg_1623_reg[6]_i_2_0 [4]),
        .I2(ram_reg_5),
        .I3(\tmp_15_reg_1623_reg[6]_i_2_0 [5]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .I5(ram_reg_0),
        .O(\tmp_38_reg_1628[0]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_38_reg_1628[0]_i_14 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .O(\tmp_38_reg_1628[0]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_38_reg_1628[0]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [3]),
        .O(\tmp_38_reg_1628[0]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_38_reg_1628[0]_i_24 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [7]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [0]),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_38_reg_1628[0]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [0]),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_38_reg_1628[0]_i_26 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [5]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [0]),
        .O(\SRL_SIG_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_38_reg_1628[0]_i_27 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [1]),
        .O(\SRL_SIG_reg[1][3]_1 ));
  CARRY4 \tmp_38_reg_1628_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_38_reg_1628_reg[0]_i_2_n_4 ,\tmp_38_reg_1628_reg[0]_i_2_n_5 ,\tmp_38_reg_1628_reg[0]_i_2_n_6 ,\tmp_38_reg_1628_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_38_reg_1628_reg[0]_1 ,\tmp_38_reg_1628[0]_i_10_n_4 ,1'b0}),
        .O(tmp_4_reg_1569_reg_rep_1__0),
        .S({\tmp_38_reg_1628[0]_i_11_n_4 ,\tmp_38_reg_1628[0]_i_12_n_4 ,\tmp_38_reg_1628_reg[0]_2 ,\tmp_38_reg_1628[0]_i_14_n_4 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_40_1_reg_1633[0]_i_10 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [0]),
        .O(\tmp_40_1_reg_1633[0]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_40_1_reg_1633[0]_i_11 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [0]),
        .O(\tmp_40_1_reg_1633[0]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_40_1_reg_1633[0]_i_6 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [1]),
        .O(\tmp_40_1_reg_1633[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_40_1_reg_1633[0]_i_7 
       (.I0(ram_reg_0),
        .I1(\tmp_40_1_reg_1633[0]_i_11_n_4 ),
        .I2(ram_reg_6),
        .I3(\tmp_15_reg_1623_reg[6]_i_2_0 [2]),
        .I4(ram_reg_5),
        .I5(\tmp_15_reg_1623_reg[6]_i_2_0 [1]),
        .O(\tmp_40_1_reg_1633[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_40_1_reg_1633[0]_i_8 
       (.I0(ram_reg_5),
        .I1(\tmp_15_reg_1623_reg[6]_i_2_0 [2]),
        .I2(ram_reg_6),
        .I3(\tmp_15_reg_1623_reg[6]_i_2_0 [1]),
        .I4(\tmp_15_reg_1623_reg[6]_i_2_0 [0]),
        .I5(ram_reg_0),
        .O(\tmp_40_1_reg_1633[0]_i_8_n_4 ));
  CARRY4 \tmp_40_1_reg_1633_reg[0]_i_2 
       (.CI(1'b0),
        .CO({tmp_4_reg_1569_reg_rep_0__0,\tmp_40_1_reg_1633_reg[0]_i_2_n_5 ,\tmp_40_1_reg_1633_reg[0]_i_2_n_6 ,\tmp_40_1_reg_1633_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_38_reg_1628_reg[0] ,\tmp_40_1_reg_1633[0]_i_6_n_4 ,1'b0}),
        .O(tmp_4_reg_1569_reg_rep_0__0_0),
        .S({\tmp_40_1_reg_1633[0]_i_7_n_4 ,\tmp_40_1_reg_1633[0]_i_8_n_4 ,\tmp_38_reg_1628_reg[0]_0 ,\tmp_40_1_reg_1633[0]_i_10_n_4 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_41_reg_1643[0]_i_19 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [1]),
        .O(\tmp_41_reg_1643[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_41_reg_1643[0]_i_20 
       (.I0(ram_reg_0),
        .I1(\tmp_41_reg_1643[0]_i_29_n_4 ),
        .I2(ram_reg_6),
        .I3(\tmp_21_reg_1638_reg[3]_2 [2]),
        .I4(ram_reg_5),
        .I5(\tmp_21_reg_1638_reg[3]_2 [1]),
        .O(\tmp_41_reg_1643[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_41_reg_1643[0]_i_21 
       (.I0(ram_reg_5),
        .I1(\tmp_21_reg_1638_reg[3]_2 [2]),
        .I2(ram_reg_6),
        .I3(\tmp_21_reg_1638_reg[3]_2 [1]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [0]),
        .I5(ram_reg_0),
        .O(\tmp_41_reg_1643[0]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_41_reg_1643[0]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [0]),
        .O(\tmp_41_reg_1643[0]_i_23_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_41_reg_1643[0]_i_24 
       (.I0(\SRL_SIG_reg[1][7]_4 [0]),
        .I1(\tmp_26_reg_1653[6]_i_5_0 ),
        .I2(\tmp_26_reg_1653[6]_i_5 ),
        .I3(\SRL_SIG_reg_n_4_[1][0] ),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_41_reg_1643[0]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [7]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [0]),
        .O(\SRL_SIG_reg[1][7]_1 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_41_reg_1643[0]_i_26 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [0]),
        .O(\SRL_SIG_reg[1][6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_41_reg_1643[0]_i_27 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [5]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [0]),
        .O(\SRL_SIG_reg[1][5]_1 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_41_reg_1643[0]_i_28 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [1]),
        .O(\SRL_SIG_reg[1][3]_2 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_41_reg_1643[0]_i_29 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_21_reg_1638_reg[3]_2 [0]),
        .O(\tmp_41_reg_1643[0]_i_29_n_4 ));
  CARRY4 \tmp_41_reg_1643_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_4_reg_1569_reg_rep_0__1,\tmp_41_reg_1643_reg[0]_i_4_n_5 ,\tmp_41_reg_1643_reg[0]_i_4_n_6 ,\tmp_41_reg_1643_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_41_reg_1643_reg[0] ,\tmp_41_reg_1643[0]_i_19_n_4 ,1'b0}),
        .O(tmp_4_reg_1569_reg_rep_0__1_0),
        .S({\tmp_41_reg_1643[0]_i_20_n_4 ,\tmp_41_reg_1643[0]_i_21_n_4 ,\tmp_41_reg_1643_reg[0]_0 ,\tmp_41_reg_1643[0]_i_23_n_4 }));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_11 
       (.I0(\SRL_SIG_reg_n_4_[1][1] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [1]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .O(\tmp_44_reg_1658[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h963C663C96CC96CC)) 
    \tmp_44_reg_1658[0]_i_12 
       (.I0(ram_reg_0),
        .I1(\tmp_44_reg_1658[0]_i_31_n_4 ),
        .I2(ram_reg_6),
        .I3(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I4(ram_reg_5),
        .I5(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .O(\tmp_44_reg_1658[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_44_reg_1658[0]_i_13 
       (.I0(ram_reg_6),
        .I1(\tmp_26_reg_1653_reg[6]_i_2_0 [4]),
        .I2(ram_reg_5),
        .I3(\tmp_26_reg_1653_reg[6]_i_2_0 [5]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .I5(ram_reg_0),
        .O(\tmp_44_reg_1658[0]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_15 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .O(\tmp_44_reg_1658[0]_i_15_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_26 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [1]),
        .O(\tmp_44_reg_1658[0]_i_26_n_4 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_44_reg_1658[0]_i_27 
       (.I0(ram_reg_0),
        .I1(\tmp_44_reg_1658[0]_i_36_n_4 ),
        .I2(ram_reg_6),
        .I3(\tmp_26_reg_1653_reg[6]_i_2_0 [2]),
        .I4(ram_reg_5),
        .I5(\tmp_26_reg_1653_reg[6]_i_2_0 [1]),
        .O(\tmp_44_reg_1658[0]_i_27_n_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_44_reg_1658[0]_i_28 
       (.I0(ram_reg_5),
        .I1(\tmp_26_reg_1653_reg[6]_i_2_0 [2]),
        .I2(ram_reg_6),
        .I3(\tmp_26_reg_1653_reg[6]_i_2_0 [1]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [0]),
        .I5(ram_reg_0),
        .O(\tmp_44_reg_1658[0]_i_28_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_30 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [0]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [0]),
        .O(\tmp_44_reg_1658[0]_i_30_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_44_reg_1658[0]_i_31 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [3]),
        .O(\tmp_44_reg_1658[0]_i_31_n_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_32 
       (.I0(\SRL_SIG_reg_n_4_[1][7] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [7]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [0]),
        .O(\SRL_SIG_reg[1][7]_3 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_33 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [0]),
        .O(\SRL_SIG_reg[1][6]_3 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_34 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [5]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [0]),
        .O(\SRL_SIG_reg[1][5]_3 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_35 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [1]),
        .O(\SRL_SIG_reg[1][3]_4 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \tmp_44_reg_1658[0]_i_36 
       (.I0(\SRL_SIG_reg_n_4_[1][3] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [3]),
        .I4(\tmp_26_reg_1653_reg[6]_i_2_0 [0]),
        .O(\tmp_44_reg_1658[0]_i_36_n_4 ));
  CARRY4 \tmp_44_reg_1658_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_44_reg_1658_reg[0]_i_2_n_4 ,\tmp_44_reg_1658_reg[0]_i_2_n_5 ,\tmp_44_reg_1658_reg[0]_i_2_n_6 ,\tmp_44_reg_1658_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_44_reg_1658_reg[0]_1 ,\tmp_44_reg_1658[0]_i_11_n_4 ,1'b0}),
        .O(tmp_4_reg_1569_reg_1),
        .S({\tmp_44_reg_1658[0]_i_12_n_4 ,\tmp_44_reg_1658[0]_i_13_n_4 ,\tmp_44_reg_1658_reg[0]_2 ,\tmp_44_reg_1658[0]_i_15_n_4 }));
  CARRY4 \tmp_44_reg_1658_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_4_reg_1569_reg_0,\tmp_44_reg_1658_reg[0]_i_4_n_5 ,\tmp_44_reg_1658_reg[0]_i_4_n_6 ,\tmp_44_reg_1658_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_44_reg_1658_reg[0] ,\tmp_44_reg_1658[0]_i_26_n_4 ,1'b0}),
        .O(tmp_4_reg_1569_reg_0_0),
        .S({\tmp_44_reg_1658[0]_i_27_n_4 ,\tmp_44_reg_1658[0]_i_28_n_4 ,\tmp_44_reg_1658_reg[0]_0 ,\tmp_44_reg_1658[0]_i_30_n_4 }));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_8_reg_1608[6]_i_10 
       (.I0(ram_reg_3),
        .I1(out[3]),
        .I2(out[5]),
        .I3(ram_reg),
        .I4(out[4]),
        .I5(ram_reg_2),
        .O(\tmp_8_reg_1608[6]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_8_reg_1608[6]_i_11 
       (.I0(ram_reg_2),
        .I1(out[3]),
        .I2(out[5]),
        .I3(ram_reg_1),
        .I4(out[4]),
        .I5(ram_reg),
        .O(\tmp_8_reg_1608[6]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_8_reg_1608[6]_i_12 
       (.I0(ram_reg),
        .I1(out[3]),
        .I2(out[5]),
        .I3(ram_reg_0),
        .I4(out[4]),
        .I5(ram_reg_1),
        .O(\tmp_8_reg_1608[6]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_8_reg_1608[6]_i_14 
       (.I0(\tmp_8_reg_1608[6]_i_10_n_4 ),
        .I1(ram_reg_4),
        .I2(out[3]),
        .I3(out[5]),
        .I4(ram_reg_2),
        .I5(\tmp_8_reg_1608[6]_i_22_n_4 ),
        .O(\tmp_8_reg_1608[6]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_8_reg_1608[6]_i_15 
       (.I0(\tmp_8_reg_1608[6]_i_11_n_4 ),
        .I1(\tmp_8_reg_1608[6]_i_23_n_4 ),
        .I2(ram_reg_2),
        .I3(out[4]),
        .I4(ram_reg),
        .I5(out[5]),
        .O(\tmp_8_reg_1608[6]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_8_reg_1608[6]_i_16 
       (.I0(\tmp_8_reg_1608[6]_i_12_n_4 ),
        .I1(\tmp_8_reg_1608[6]_i_24_n_4 ),
        .I2(ram_reg),
        .I3(out[4]),
        .I4(ram_reg_1),
        .I5(out[5]),
        .O(\tmp_8_reg_1608[6]_i_16_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_8_reg_1608[6]_i_22 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(out[4]),
        .O(\tmp_8_reg_1608[6]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_8_reg_1608[6]_i_23 
       (.I0(\SRL_SIG_reg_n_4_[1][6] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [6]),
        .I4(out[3]),
        .O(\tmp_8_reg_1608[6]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_8_reg_1608[6]_i_24 
       (.I0(\SRL_SIG_reg_n_4_[1][5] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [5]),
        .I4(out[3]),
        .O(\tmp_8_reg_1608[6]_i_24_n_4 ));
  LUT5 #(
    .INIT(32'h04F7FFFF)) 
    \tmp_8_reg_1608[6]_i_25 
       (.I0(\SRL_SIG_reg_n_4_[1][4] ),
        .I1(\tmp_26_reg_1653[6]_i_5 ),
        .I2(\tmp_26_reg_1653[6]_i_5_0 ),
        .I3(\SRL_SIG_reg[1][7]_4 [4]),
        .I4(out[3]),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'h7FFF077707770777)) 
    \tmp_8_reg_1608[6]_i_6 
       (.I0(ram_reg_4),
        .I1(out[3]),
        .I2(out[5]),
        .I3(ram_reg_2),
        .I4(out[4]),
        .I5(ram_reg_3),
        .O(\tmp_8_reg_1608[6]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h70EAE5150F3FCF3F)) 
    \tmp_8_reg_1608[6]_i_8 
       (.I0(ram_reg_2),
        .I1(out[3]),
        .I2(ram_reg_4),
        .I3(out[4]),
        .I4(ram_reg_3),
        .I5(out[5]),
        .O(\tmp_8_reg_1608[6]_i_8_n_4 ));
  CARRY4 \tmp_8_reg_1608_reg[6]_i_2 
       (.CI(\tmp_8_reg_1608_reg[6]_i_4_n_4 ),
        .CO({\NLW_tmp_8_reg_1608_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp_8_reg_1608_reg[6]_i_2_n_6 ,\tmp_8_reg_1608_reg[6]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_8_reg_1608_reg[6] ,\tmp_8_reg_1608[6]_i_6_n_4 }),
        .O({\NLW_tmp_8_reg_1608_reg[6]_i_2_O_UNCONNECTED [3],tmp_4_reg_1569_reg_rep_2}),
        .S({1'b0,1'b1,\tmp_8_reg_1608_reg[6]_0 ,\tmp_8_reg_1608[6]_i_8_n_4 }));
  CARRY4 \tmp_8_reg_1608_reg[6]_i_4 
       (.CI(\tmp_23_reg_1613_reg[0]_i_3_n_4 ),
        .CO({\tmp_8_reg_1608_reg[6]_i_4_n_4 ,\tmp_8_reg_1608_reg[6]_i_4_n_5 ,\tmp_8_reg_1608_reg[6]_i_4_n_6 ,\tmp_8_reg_1608_reg[6]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_8_reg_1608[6]_i_10_n_4 ,\tmp_8_reg_1608[6]_i_11_n_4 ,\tmp_8_reg_1608[6]_i_12_n_4 ,DI}),
        .O(tmp_4_reg_1569_reg_rep_1),
        .S({\tmp_8_reg_1608[6]_i_14_n_4 ,\tmp_8_reg_1608[6]_i_15_n_4 ,\tmp_8_reg_1608[6]_i_16_n_4 ,\tmp_8_reg_1608[3]_i_4 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_9
   (DIADI,
    ram_reg,
    ram_reg_0,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire \SRL_SIG_reg_n_4_[0][0] ;
  wire \SRL_SIG_reg_n_4_[0][1] ;
  wire \SRL_SIG_reg_n_4_[0][2] ;
  wire \SRL_SIG_reg_n_4_[0][3] ;
  wire \SRL_SIG_reg_n_4_[0][4] ;
  wire \SRL_SIG_reg_n_4_[0][5] ;
  wire \SRL_SIG_reg_n_4_[0][6] ;
  wire \SRL_SIG_reg_n_4_[0][7] ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire \SRL_SIG_reg_n_4_[1][1] ;
  wire \SRL_SIG_reg_n_4_[1][2] ;
  wire \SRL_SIG_reg_n_4_[1][3] ;
  wire \SRL_SIG_reg_n_4_[1][4] ;
  wire \SRL_SIG_reg_n_4_[1][5] ;
  wire \SRL_SIG_reg_n_4_[1][6] ;
  wire \SRL_SIG_reg_n_4_[1][7] ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_4_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_4_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_4_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_4_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_4_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_4_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_4_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_4_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][0] ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][1] ),
        .Q(\SRL_SIG_reg_n_4_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][2] ),
        .Q(\SRL_SIG_reg_n_4_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][3] ),
        .Q(\SRL_SIG_reg_n_4_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][4] ),
        .Q(\SRL_SIG_reg_n_4_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][5] ),
        .Q(\SRL_SIG_reg_n_4_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][6] ),
        .Q(\SRL_SIG_reg_n_4_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][7] ),
        .Q(\SRL_SIG_reg_n_4_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_12__0
       (.I0(\SRL_SIG_reg_n_4_[0][7] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_4_[1][7] ),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_13__0
       (.I0(\SRL_SIG_reg_n_4_[0][6] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_4_[1][6] ),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_14__0
       (.I0(\SRL_SIG_reg_n_4_[0][5] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_4_[1][5] ),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_15__0
       (.I0(\SRL_SIG_reg_n_4_[0][4] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_4_[1][4] ),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_16__0
       (.I0(\SRL_SIG_reg_n_4_[0][3] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_4_[1][3] ),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_17__0
       (.I0(\SRL_SIG_reg_n_4_[0][2] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_4_[1][2] ),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_18__0
       (.I0(\SRL_SIG_reg_n_4_[0][1] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_4_[1][1] ),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_19__0
       (.I0(\SRL_SIG_reg_n_4_[0][0] ),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(\SRL_SIG_reg_n_4_[1][0] ),
        .O(DIADI[0]));
endmodule

(* CHECK_LICENSE_TYPE = "pmlp_computeS4_1_0_2,computeS4_1,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "computeS4_1,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input1_V_V_TVALID,
    input1_V_V_TREADY,
    input1_V_V_TDATA,
    output1_V_V_TVALID,
    output1_V_V_TREADY,
    output1_V_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [3:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [3:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pmlp_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input1_V_V:output1_V_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN pmlp_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input1_V_V TVALID" *) input input1_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input1_V_V TREADY" *) output input1_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input1_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input1_V_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 64}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN pmlp_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]input1_V_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output1_V_V TVALID" *) output output1_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output1_V_V TREADY" *) input output1_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output1_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output1_V_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 64}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN pmlp_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [63:0]output1_V_V_TDATA;

  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]input1_V_V_TDATA;
  wire input1_V_V_TREADY;
  wire input1_V_V_TVALID;
  wire interrupt;
  wire [63:0]output1_V_V_TDATA;
  wire output1_V_V_TREADY;
  wire output1_V_V_TVALID;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire [1:0]s_axi_control_BRESP;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire [1:0]s_axi_control_RRESP;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS4_1 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input1_V_V_TDATA(input1_V_V_TDATA),
        .input1_V_V_TREADY(input1_V_V_TREADY),
        .input1_V_V_TVALID(input1_V_V_TVALID),
        .interrupt(interrupt),
        .output1_V_V_TDATA(output1_V_V_TDATA),
        .output1_V_V_TREADY(output1_V_V_TREADY),
        .output1_V_V_TVALID(output1_V_V_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(s_axi_control_BRESP),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(s_axi_control_RRESP),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBmb6
   (start_for_Conv1DBuffer_new_U0_full_n,
    Conv1DBuffer_new_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    Q,
    internal_empty_n_reg_1,
    internal_full_n_reg_0,
    start_for_Conv1DMac_new_U0_full_n,
    internal_empty_n_reg_2,
    start_once_reg,
    \mOutPtr_reg[1]_0 ,
    ResizeStream_1_U0_ap_start,
    SR);
  output start_for_Conv1DBuffer_new_U0_full_n;
  output Conv1DBuffer_new_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input internal_empty_n_reg_1;
  input internal_full_n_reg_0;
  input start_for_Conv1DMac_new_U0_full_n;
  input internal_empty_n_reg_2;
  input start_once_reg;
  input \mOutPtr_reg[1]_0 ;
  input ResizeStream_1_U0_ap_start;
  input [0:0]SR;

  wire Conv1DBuffer_new_U0_ap_start;
  wire [0:0]Q;
  wire ResizeStream_1_U0_ap_start;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__7_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__7_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Conv1DBuffer_new_U0_full_n;
  wire start_for_Conv1DMac_new_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(Conv1DBuffer_new_U0_ap_start),
        .I2(Q),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_4),
        .Q(Conv1DBuffer_new_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(start_for_Conv1DBuffer_new_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n_reg_1),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__7_n_4));
  LUT3 #(
    .INIT(8'hF7)) 
    internal_full_n_i_2__0
       (.I0(Conv1DBuffer_new_U0_ap_start),
        .I1(start_for_Conv1DMac_new_U0_full_n),
        .I2(internal_empty_n_reg_2),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_4),
        .Q(start_for_Conv1DBuffer_new_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DBuffer_new_U0_ap_start),
        .I1(Q),
        .I2(start_once_reg),
        .I3(start_for_Conv1DBuffer_new_U0_full_n),
        .I4(ResizeStream_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(Q),
        .I4(Conv1DBuffer_new_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBqcK
   (start_for_Conv1DBuffer_new_1_U0_full_n,
    Conv1DBuffer_new_1_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    Q,
    internal_empty_n_reg_1,
    internal_full_n_reg_0,
    start_for_Conv1DMac_new_1_U0_full_n,
    internal_empty_n_reg_2,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    StreamingDataWidthCo_U0_ap_start,
    SR);
  output start_for_Conv1DBuffer_new_1_U0_full_n;
  output Conv1DBuffer_new_1_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input internal_empty_n_reg_1;
  input internal_full_n_reg_0;
  input start_for_Conv1DMac_new_1_U0_full_n;
  input internal_empty_n_reg_2;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input StreamingDataWidthCo_U0_ap_start;
  input [0:0]SR;

  wire Conv1DBuffer_new_1_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SR;
  wire StreamingDataWidthCo_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__12_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__12_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Conv1DBuffer_new_1_U0_full_n;
  wire start_for_Conv1DMac_new_1_U0_full_n;

  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(Conv1DBuffer_new_1_U0_ap_start),
        .I2(Q),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__12_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_4),
        .Q(Conv1DBuffer_new_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n_reg_1),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__12_n_4));
  LUT3 #(
    .INIT(8'hF7)) 
    internal_full_n_i_2__5
       (.I0(Conv1DBuffer_new_1_U0_ap_start),
        .I1(start_for_Conv1DMac_new_1_U0_full_n),
        .I2(internal_empty_n_reg_2),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_4),
        .Q(start_for_Conv1DBuffer_new_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DBuffer_new_1_U0_ap_start),
        .I1(Q),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I4(StreamingDataWidthCo_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Q),
        .I4(Conv1DBuffer_new_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DMncg
   (start_for_Conv1DMac_new_U0_full_n,
    Conv1DMac_new_U0_ap_start,
    ap_clk,
    ap_rst_n,
    Q,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Conv1DBuffer_new_U0_ap_start,
    SR);
  output start_for_Conv1DMac_new_U0_full_n;
  output Conv1DMac_new_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input Conv1DBuffer_new_U0_ap_start;
  input [0:0]SR;

  wire Conv1DBuffer_new_U0_ap_start;
  wire Conv1DMac_new_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__9_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__9_n_4;
  wire internal_full_n_i_3__0_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Conv1DMac_new_U0_full_n;

  LUT6 #(
    .INIT(64'hA0AAA0AAA0AA20AA)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(Conv1DMac_new_U0_ap_start),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_4),
        .Q(Conv1DMac_new_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(start_for_Conv1DMac_new_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n_reg_0),
        .I5(internal_full_n_i_3__0_n_4),
        .O(internal_full_n_i_1__9_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_3__0
       (.I0(Conv1DMac_new_U0_ap_start),
        .I1(Q),
        .O(internal_full_n_i_3__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_4),
        .Q(start_for_Conv1DMac_new_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(Conv1DMac_new_U0_ap_start),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_Conv1DMac_new_U0_full_n),
        .I4(Conv1DBuffer_new_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(Q),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DMrcU
   (start_for_Conv1DMac_new_1_U0_full_n,
    Conv1DMac_new_1_U0_ap_start,
    ap_clk,
    ap_rst_n,
    Q,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Conv1DBuffer_new_1_U0_ap_start,
    SR);
  output start_for_Conv1DMac_new_1_U0_full_n;
  output Conv1DMac_new_1_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input Conv1DBuffer_new_1_U0_ap_start;
  input [0:0]SR;

  wire Conv1DBuffer_new_1_U0_ap_start;
  wire Conv1DMac_new_1_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__14_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__14_n_4;
  wire internal_full_n_i_3__3_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Conv1DMac_new_1_U0_full_n;

  LUT6 #(
    .INIT(64'hA0AAA0AAA0AA20AA)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__14_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_4),
        .Q(Conv1DMac_new_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(start_for_Conv1DMac_new_1_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n_reg_0),
        .I5(internal_full_n_i_3__3_n_4),
        .O(internal_full_n_i_1__14_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_3__3
       (.I0(Conv1DMac_new_1_U0_ap_start),
        .I1(Q),
        .O(internal_full_n_i_3__3_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_4),
        .Q(start_for_Conv1DMac_new_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(Conv1DMac_new_1_U0_ap_start),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_Conv1DMac_new_1_U0_full_n),
        .I4(Conv1DBuffer_new_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(Q),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D7ocq
   (start_for_Relu1D73_U0_full_n,
    Relu1D73_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    start_once_reg,
    Conv1DMac_new_U0_ap_start,
    ap_rst_n,
    Q,
    start_for_StreamingDataWidthCo_U0_full_n,
    internal_empty_n_reg_1,
    SR);
  output start_for_Relu1D73_U0_full_n;
  output Relu1D73_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Conv1DMac_new_U0_ap_start;
  input ap_rst_n;
  input [0:0]Q;
  input start_for_StreamingDataWidthCo_U0_full_n;
  input internal_empty_n_reg_1;
  input [0:0]SR;

  wire Conv1DMac_new_U0_ap_start;
  wire [0:0]Q;
  wire Relu1D73_U0_ap_start;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_3_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Relu1D73_U0_full_n;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_8
       (.I0(start_for_Relu1D73_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(Relu1D73_U0_ap_start),
        .I3(\mOutPtr[1]_i_3_n_4 ),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_4),
        .Q(Relu1D73_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(start_for_Relu1D73_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(internal_empty_n4_out),
        .I5(\mOutPtr[1]_i_3_n_4 ),
        .O(internal_full_n_i_1_n_4));
  LUT3 #(
    .INIT(8'hF7)) 
    internal_full_n_i_2__2
       (.I0(Relu1D73_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_U0_full_n),
        .I2(internal_empty_n_reg_1),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_4),
        .Q(start_for_Relu1D73_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Relu1D73_U0_ap_start),
        .I1(Q),
        .I2(Conv1DMac_new_U0_ap_start),
        .I3(start_for_Relu1D73_U0_full_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7A85)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(internal_empty_n4_out),
        .I2(\mOutPtr[1]_i_3_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_2 
       (.I0(Relu1D73_U0_ap_start),
        .I1(Q),
        .I2(Conv1DMac_new_U0_ap_start),
        .I3(start_for_Relu1D73_U0_full_n),
        .I4(start_once_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h7777F777)) 
    \mOutPtr[1]_i_3 
       (.I0(Relu1D73_U0_ap_start),
        .I1(Q),
        .I2(Conv1DMac_new_U0_ap_start),
        .I3(start_for_Relu1D73_U0_full_n),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D_U0
   (start_for_Relu1D_U0_full_n,
    Relu1D_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    start_once_reg,
    Conv1DMac_new_1_U0_ap_start,
    ap_rst_n,
    Q,
    start_for_StreamingDataWidthCo_1_U0_full_n,
    internal_empty_n_reg_1,
    SR);
  output start_for_Relu1D_U0_full_n;
  output Relu1D_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Conv1DMac_new_1_U0_ap_start;
  input ap_rst_n;
  input [0:0]Q;
  input start_for_StreamingDataWidthCo_1_U0_full_n;
  input internal_empty_n_reg_1;
  input [0:0]SR;

  wire Conv1DMac_new_1_U0_ap_start;
  wire [0:0]Q;
  wire Relu1D_U0_ap_start;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__2_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__2_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_3__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Relu1D_U0_full_n;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_9
       (.I0(start_for_Relu1D_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(Relu1D_U0_ap_start),
        .I3(\mOutPtr[1]_i_3__0_n_4 ),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_4),
        .Q(Relu1D_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(start_for_Relu1D_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(internal_empty_n4_out),
        .I5(\mOutPtr[1]_i_3__0_n_4 ),
        .O(internal_full_n_i_1__2_n_4));
  LUT3 #(
    .INIT(8'hF7)) 
    internal_full_n_i_2__7
       (.I0(Relu1D_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I2(internal_empty_n_reg_1),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_4),
        .Q(start_for_Relu1D_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Relu1D_U0_ap_start),
        .I1(Q),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .I3(start_for_Relu1D_U0_full_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7A85)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(internal_empty_n4_out),
        .I2(\mOutPtr[1]_i_3__0_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(Relu1D_U0_ap_start),
        .I1(Q),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .I3(start_for_Relu1D_U0_full_n),
        .I4(start_once_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7777F777)) 
    \mOutPtr[1]_i_3__0 
       (.I0(Relu1D_U0_ap_start),
        .I1(Q),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .I3(start_for_Relu1D_U0_full_n),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_ResizeStde
   (ResizeStream_U0_ap_start,
    start_for_ResizeStream_U0_full_n,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    ResizeStream_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    StreamingDataWidthCo_1_U0_ap_start,
    SR);
  output ResizeStream_U0_ap_start;
  output start_for_ResizeStream_U0_full_n;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input ResizeStream_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input StreamingDataWidthCo_1_U0_ap_start;
  input [0:0]SR;

  wire ResizeStream_U0_ap_ready;
  wire ResizeStream_U0_ap_start;
  wire [0:0]SR;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__6_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_4;
  wire internal_full_n_i_2__9_n_4;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_ResizeStream_U0_full_n;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(ResizeStream_U0_ap_start),
        .I3(ResizeStream_U0_ap_ready),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_4),
        .Q(ResizeStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDDDDDDDD5D5D5)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(internal_full_n_i_2__9_n_4),
        .I3(ResizeStream_U0_ap_ready),
        .I4(ResizeStream_U0_ap_start),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__6_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__9
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .O(internal_full_n_i_2__9_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_4),
        .Q(start_for_ResizeStream_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40BFBFBFBF404040)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(ResizeStream_U0_ap_start),
        .I4(ResizeStream_U0_ap_ready),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBFD5BFBF402A4040)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(ResizeStream_U0_ap_ready),
        .I2(ResizeStream_U0_ap_start),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg[1]_1 ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_StreamipcA
   (start_for_StreamingDataWidthCo_U0_full_n,
    StreamingDataWidthCo_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    Q,
    internal_empty_n_reg_1,
    internal_full_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    Relu1D73_U0_ap_start,
    start_for_Conv1DBuffer_new_1_U0_full_n,
    internal_empty_n_reg_2,
    SR);
  output start_for_StreamingDataWidthCo_U0_full_n;
  output StreamingDataWidthCo_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input internal_empty_n_reg_1;
  input internal_full_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input Relu1D73_U0_ap_start;
  input start_for_Conv1DBuffer_new_1_U0_full_n;
  input internal_empty_n_reg_2;
  input [0:0]SR;

  wire [0:0]Q;
  wire Relu1D73_U0_ap_start;
  wire [0:0]SR;
  wire StreamingDataWidthCo_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__10_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__10_n_4;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_Conv1DBuffer_new_1_U0_full_n;
  wire start_for_StreamingDataWidthCo_U0_full_n;

  LUT3 #(
    .INIT(8'h1F)) 
    int_ap_idle_i_5
       (.I0(start_for_StreamingDataWidthCo_U0_full_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Relu1D73_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(Q),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_4),
        .Q(StreamingDataWidthCo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(start_for_StreamingDataWidthCo_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n_reg_1),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__10_n_4));
  LUT3 #(
    .INIT(8'hF7)) 
    internal_full_n_i_2__3
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I2(internal_empty_n_reg_2),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_4),
        .Q(start_for_StreamingDataWidthCo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(Q),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .I4(Relu1D73_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hABFDFDFD54020202)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(Q),
        .I4(StreamingDataWidthCo_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streamisc4
   (start_for_StreamingDataWidthCo_1_U0_full_n,
    StreamingDataWidthCo_1_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    Q,
    internal_empty_n_reg_1,
    internal_full_n_reg_0,
    start_for_ResizeStream_U0_full_n,
    internal_empty_n_reg_2,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Relu1D_U0_ap_start,
    SR);
  output start_for_StreamingDataWidthCo_1_U0_full_n;
  output StreamingDataWidthCo_1_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input internal_empty_n_reg_1;
  input internal_full_n_reg_0;
  input start_for_ResizeStream_U0_full_n;
  input internal_empty_n_reg_2;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input Relu1D_U0_ap_start;
  input [0:0]SR;

  wire [0:0]Q;
  wire Relu1D_U0_ap_start;
  wire [0:0]SR;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__15_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__15_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_ResizeStream_U0_full_n;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;

  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(StreamingDataWidthCo_1_U0_ap_start),
        .I2(Q),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__15_n_4));
  LUT3 #(
    .INIT(8'hF7)) 
    internal_empty_n_i_2
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(internal_empty_n_reg_2),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_4),
        .Q(StreamingDataWidthCo_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n_reg_1),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__15_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_4),
        .Q(start_for_StreamingDataWidthCo_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(Q),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I4(Relu1D_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Q),
        .I4(StreamingDataWidthCo_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
