+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/cardio_10_01_2022__21_04/
+ keep=50
+ synclk=50
+ [[ / == \/ ]]
+ len=63
+ ga_results_dir=/home/balkon00/PrintedTrees/results/ga/cardio_10_01_2022__21_04
+ maindir=/home/balkon00/PrintedTrees
+ testdir=/home/balkon00/PrintedTrees/test/pareto
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/sim
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/hdl
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results
+ resdir=/home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/*'
+ resfile=/home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/results.txt
+ reportsdir=/home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/*'
+ netldir=/home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists
+ mkdir -p /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists
+ rm -rf '/home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/*'
+ libpath=/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
+ lib=PPDK_Standard_Library_1.0V_25C_TYP_X1.db
+ libverilog=PPDK_Standard_Library_1.0V_25C_TYP_X1.v
+ '[' -f /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db ']'
+ sed -i '/ENV_LIBRARY_PATH=/ c\export ENV_LIBRARY_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_DB=/ c\export ENV_LIBRARY_DB="PPDK_Standard_Library_1.0V_25C_TYP_X1.db"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_CLK_PERIOD=/ c\export ENV_CLK_PERIOD="50000000"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ sed -i '/ENV_LIBRARY_VERILOG_PATH=/ c\export ENV_LIBRARY_VERILOG_PATH="/home/balkon00/PrintedTrees/EGFET_PDK/lib_files"' /home/balkon00/PrintedTrees/test/pareto/scripts/env.sh
+ area_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ delay_rpt_dc=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
+ power_rpt=/home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/cardio_10_01_2022__21_04 --load-mode init --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/acc
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/cardio_10_01_2022__21_04/final_population.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/acc
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/acc --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/acc/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt --new-inputs
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7 <= 162)?
     (X17 <= 86)?
       (X12 <= 47)?
         (X8 <= 222)?
          15
        :
          1
      :
         (X13 <= 57)?
          1
        :
          3
    :
       (X0 <= 149)?
         (X6 <= 26)?
           (X16 <= 86)?
            1
          :
             (X8 <= 24)?
               (X16 <= 160)?
                87
              :
                 (X0 <= 133)?
                   (X1 <= 40)?
                     (X17 <= 150)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2 <= 9)?
             (X10 <= 65)?
              31
            :
               (X14 <= 28)?
                1
              :
                1
          :
             (X1 <= 34)?
               (X13 <= 105)?
                1
              :
                3
            :
               (X19 <= 57)?
                6
              :
                 (X1 <= 67)?
                  2
                :
                  1
      :
         (X1 <= 20)?
           (X18 <= 173)?
             (X6 <= 26)?
               (X9 <= 165)?
                 (X2 <= 5)?
                  60
                :
                   (X2 <= 20)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0 <= 187)?
               (X3 <= 111)?
                 (X18 <= 191)?
                  14
                :
                   (X11 <= 46)?
                    2
                  :
                    2
              :
                3
            :
               (X9 <= 172)?
                 (X13 <= 98)?
                   (X3 <= 43)?
                     (X15 <= 13)?
                      3
                    :
                       (X16 <= 199)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0 <= 232)?
                     (X7 <= 121)?
                       (X12 <= 189)?
                        4
                      :
                         (X1 <= 7)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1 <= 7)?
                      6
                    :
                      1
              :
                4
        :
           (X3 <= 43)?
             (X9 <= 27)?
               (X19 <= 1)?
                2
              :
                33
            :
               (X10 <= 23)?
                1
              :
                3
          :
             (X15 <= 38)?
              144
            :
               (X12 <= 178)?
                5
              :
                1
  :
     (X9 <= 18)?
       (X17 <= 76)?
         (X13 <= 247)?
           (X14 <= 156)?
            45
          :
             (X6 <= 26)?
              1
            :
              1
        :
          2
      :
         (X7 <= 213)?
           (X19 <= 2)?
             (X12 <= 88)?
              5
            :
               (X3 <= 43)?
                 (X7 <= 183)?
                  2
                :
                  4
              :
                22
          :
             (X6 <= 77)?
              112
            :
               (X2 <= 1)?
                3
              :
                2
        :
           (X18 <= 147)?
            5
          :
            3
    :
       (X9 <= 193)?
         (X7 <= 230)?
           (X0 <= 145)?
             (X8 <= 13)?
               (X3 <= 94)?
                 (X1 <= 34)?
                   (X7 <= 227)?
                    26
                  :
                     (X9 <= 117)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14 <= 114)?
                  4
                :
                  1
            :
               (X14 <= 78)?
                16
              :
                2
          :
             (X9 <= 77)?
               (X7 <= 193)?
                 (X9 <= 75)?
                   (X16 <= 210)?
                    37
                  :
                     (X1 <= 7)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13 <= 93)?
                   (X2 <= 1)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3 <= 51)?
            8
          :
            2
      :
         (X3 <= 85)?
          24
        :
           (X8 <= 9)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/acc/accuracy.txt
+ accuracy=9.279e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/acc/
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/acc/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/acc/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 31 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 151457310.0      0.00       0.0 351430752.0                           4330877.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 182393490.0      0.00       0.0 388689600.0 net1604                   6035219.5000
    0:00:03 182393490.0      0.00       0.0 388623168.0 net1856                   6035219.5000
    0:00:03 182165070.0      0.00       0.0 387593024.0 net1922                   6025332.5000
    0:00:04 179396310.0      0.00       0.0 384479200.0 net1827                   5910518.0000
    0:00:04 179396310.0      0.00       0.0 384473600.0                           5910518.0000
    0:00:04 179396310.0      0.00       0.0 384473600.0                           5910518.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04 179396310.0      0.00       0.0 384473600.0                           5910518.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:05 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:06 180594830.0      0.00       0.0 385858848.0 net7467                   5941623.0000
    0:00:07 179417480.0      0.00       0.0 384792672.0 net2196                   5896443.0000
    0:00:07 178632580.0      0.00       0.0 383988992.0 net7384                   5866323.5000
    0:00:08 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:08 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:08 178632580.0      0.00       0.0 383988992.0                           5866323.5000
    0:00:08 178632580.0      0.00       0.0 383988992.0                           5866323.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=178632580.000000
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=30367632.000
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 749 leaf cells, ports, hiers and 746 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:13:39 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      1058
        Number of annotated net delay arcs  :      1058
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964876923.089844 ns, Total Simulation Time : 4999964876923.089844 ns

======================================================================
Summary:
Total number of nets = 746
Number of annotated nets = 746 (100.00%)
Total number of leaf cells = 602
Number of fully annotated leaf cells = 602 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 10 seconds 
Elapsed time for this session: 10 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=8.121e-03
+ echo -e 'Sol\tAccuracy\tArea\tDelay\tPower'
+ echo -e 'acc\t9.279e-01\t178632580.000000\t30367632.000\t8.121e-03'
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_acc.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/acc.sv
+ python3 /home/balkon00/PrintedTrees/src/evaluation/test_clf.py --load-from /home/balkon00/PrintedTrees/results/ga/cardio_10_01_2022__21_04 --load-mode all --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04 --keep-pareto-solutions 50
INFO Extracted fronts from: /home/balkon00/PrintedTrees/results/ga/cardio_10_01_2022__21_04/final_population.pkl
INFO Results were saved to: /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04
INFO Logfile for this run: /home/balkon00/PrintedTrees/logs/test_clf.log
++ find /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04 -type d -name '[0-9]*'
++ sed 's_.*/\([0-9][0-9]*\)_\1_g'
++ awk 'BEGIN {max=0} {if ($1 > max) max=$1} END {print max}'
+ pareto_sols=18
++ seq 0 18
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/0 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/0/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7 <= 163)?
     (X17[7:3] <= 10)?
       (X12[7:2] <= 13)?
         (X8[7:3] <= 31)?
          15
        :
          1
      :
         (X13[7:2] <= 19)?
          1
        :
          3
    :
       (X0[7:4] <= 13)?
         (X6[7:2] <= 6)?
           (X16[7:2] <= 19)?
            1
          :
             (X8[7:3] <= 3)?
               (X16[7:3] <= 22)?
                87
              :
                 (X0[7:2] <= 38)?
                   (X1[7:1] <= 20)?
                     (X17[7:5] <= 6)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:4] <= 4)?
             (X10[7:3] <= 13)?
              31
            :
               (X14[7:3] <= 4)?
                1
              :
                1
          :
             (X1[7:1] <= 18)?
               (X13[7:4] <= 10)?
                1
              :
                3
            :
               (X19[7:5] <= 2)?
                6
              :
                 (X1[7:4] <= 5)?
                  2
                :
                  1
      :
         (X1[7:3] <= 6)?
           (X18[7:3] <= 23)?
             (X6[7:2] <= 6)?
               (X9[7:1] <= 82)?
                 (X2[7:3] <= 6)?
                  60
                :
                   (X2[7:2] <= 7)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:3] <= 23)?
               (X3[7:3] <= 17)?
                 (X18[7:2] <= 47)?
                  14
                :
                   (X11[7:2] <= 12)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:3] <= 23)?
                 (X13 <= 99)?
                   (X3[7:5] <= 1)?
                     (X15[7:3] <= 3)?
                      3
                    :
                       (X16[7:2] <= 54)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0 <= 231)?
                     (X7[7:3] <= 18)?
                       (X12[7:1] <= 97)?
                        4
                      :
                         (X1[7:3] <= 1)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:2] <= 6)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:3] <= 7)?
             (X9[7:4] <= 1)?
               (X19[7:4] <= 0)?
                2
              :
                33
            :
               (X10[7:4] <= 6)?
                1
              :
                3
          :
             (X15[7:3] <= 2)?
              144
            :
               (X12[7:3] <= 27)?
                5
              :
                1
  :
     (X9[7:2] <= 6)?
       (X17[7:3] <= 10)?
         (X13[7:2] <= 62)?
           (X14[7:4] <= 10)?
            45
          :
             (X6[7:3] <= 7)?
              1
            :
              1
        :
          2
      :
         (X7[7:2] <= 56)?
           (X19[7:2] <= 1)?
             (X12[7:4] <= 5)?
              5
            :
               (X3[7:3] <= 7)?
                 (X7 <= 185)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:1] <= 39)?
              112
            :
               (X2[7:3] <= 4)?
                3
              :
                2
        :
           (X18[7:5] <= 8)?
            5
          :
            3
    :
       (X9[7:2] <= 48)?
         (X7[7:2] <= 58)?
           (X0[7:4] <= 11)?
             (X8[7:1] <= 7)?
               (X3[7:2] <= 23)?
                 (X1[7:1] <= 19)?
                   (X7[7:4] <= 16)?
                    26
                  :
                     (X9[7:3] <= 15)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14 <= 114)?
                  4
                :
                  1
            :
               (X14[7:5] <= 5)?
                16
              :
                2
          :
             (X9[7:4] <= 2)?
               (X7 <= 192)?
                 (X9[7:3] <= 10)?
                   (X16[7:5] <= 8)?
                    37
                  :
                     (X1[7:2] <= 2)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:2] <= 24)?
                   (X2[7:3] <= 2)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:1] <= 26)?
            8
          :
            2
      :
         (X3[7:3] <= 14)?
          24
        :
           (X8[7:4] <= 3)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/0/accuracy.txt
+ accuracy=9.404e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/0/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/0/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:21: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 54 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 96825390.0      0.00       0.0 224237488.0                           2740434.5000
    0:00:01 96825390.0      0.00       0.0 224237488.0                           2740434.5000
    0:00:01 96825390.0      0.00       0.0 224237488.0                           2740434.5000
    0:00:01 96825390.0      0.00       0.0 224237488.0                           2740434.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 96805950.0      0.00       0.0 224008320.0                           2745397.2500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 116663050.0      0.00       0.0 243506416.0 net1189                   3826502.7500
    0:00:02 115143540.0      0.00       0.0 241697408.0 net1330                   3771514.5000
    0:00:03 113323710.0      0.00       0.0 239161920.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239161920.0                           3691992.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 113323710.0      0.00       0.0 239161920.0                           3691992.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:03 113323710.0      0.00       0.0 239088912.0                           3691992.5000
    0:00:04 115813760.0      0.00       0.0 241746640.0 net1132                   3791668.0000
    0:00:05 114686700.0      0.00       0.0 240375984.0 net5262                   3751739.5000
    0:00:05 113509350.0      0.00       0.0 238994048.0                           3706559.7500
    0:00:05 113509350.0      0.00       0.0 238994048.0                           3706559.7500
    0:00:05 113509350.0      0.00       0.0 238994048.0                           3706559.7500
    0:00:05 113509350.0      0.00       0.0 238994048.0                           3706559.7500
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=113509350.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=24887286.000
+ '[' 24887286 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 526 leaf cells, ports, hiers and 523 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:14:26 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       671
        Number of annotated net delay arcs  :       671
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999967561074.780273 ns, Total Simulation Time : 4999967561074.780273 ns

======================================================================
Summary:
Total number of nets = 523
Number of annotated nets = 523 (100.00%)
Total number of leaf cells = 379
Number of fully annotated leaf cells = 379 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 8 seconds 
Elapsed time for this session: 8 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=5.133e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_0.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/0.sv
+ echo -e '0\t9.404e-01\t113509350.000000\t24887286.000\t5.133e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/1 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/1/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:3] <= 20)?
     (X17[7:1] <= 42)?
       (X12[7:3] <= 4)?
         (X8[7:6] <= 4)?
          15
        :
          1
      :
         (X13[7:3] <= 8)?
          1
        :
          3
    :
       (X0[7:4] <= 12)?
         (X6[7:5] <= 2)?
           (X16[7:2] <= 18)?
            1
          :
             (X8[7:2] <= 5)?
               (X16[7:5] <= 6)?
                87
              :
                 (X0[7:2] <= 33)?
                   (X1[7:2] <= 10)?
                     (X17[7:4] <= 7)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:2] <= 3)?
             (X10[7:5] <= 4)?
              31
            :
               (X14[7:3] <= 4)?
                1
              :
                1
          :
             (X1[7:4] <= 1)?
               (X13[7:4] <= 9)?
                1
              :
                3
            :
               (X19[7:4] <= 2)?
                6
              :
                 (X1[7:5] <= 2)?
                  2
                :
                  1
      :
         (X1[7:3] <= 3)?
           (X18[7:4] <= 6)?
             (X6[7:3] <= 3)?
               (X9[7:4] <= 11)?
                 (X2[7:3] <= 1)?
                  60
                :
                   (X2[7:4] <= 3)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:4] <= 12)?
               (X3[7:3] <= 16)?
                 (X18[7:3] <= 23)?
                  14
                :
                   (X11[7:2] <= 12)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:4] <= 11)?
                 (X13[7:3] <= 12)?
                   (X3[7:2] <= 10)?
                     (X15[7:2] <= 3)?
                      3
                    :
                       (X16[7:4] <= 15)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:4] <= 15)?
                     (X7[7:3] <= 18)?
                       (X12[7:3] <= 24)?
                        4
                      :
                         (X1[7:6] <= 1)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:4] <= 3)?
             (X9[7:4] <= 2)?
               (X19[7:5] <= 0)?
                2
              :
                33
            :
               (X10[7:4] <= 0)?
                1
              :
                3
          :
             (X15[7:3] <= 3)?
              144
            :
               (X12[7:3] <= 22)?
                5
              :
                1
  :
     (X9[7:1] <= 9)?
       (X17[7:4] <= 5)?
         (X13[7:4] <= 15)?
           (X14[7:5] <= 7)?
            45
          :
             (X6[7:3] <= 2)?
              1
            :
              1
        :
          2
      :
         (X7[7:3] <= 26)?
           (X19[7:4] <= 0)?
             (X12[7:5] <= 3)?
              5
            :
               (X3[7:3] <= 3)?
                 (X7[7:6] <= 3)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:5] <= 0)?
              112
            :
               (X2[7:6] <= 3)?
                3
              :
                2
        :
           (X18[7:5] <= 6)?
            5
          :
            3
    :
       (X9[7:1] <= 94)?
         (X7[7:5] <= 7)?
           (X0[7:5] <= 5)?
             (X8[7:2] <= 3)?
               (X3[7:3] <= 13)?
                 (X1[7:3] <= 2)?
                   (X7[7:4] <= 14)?
                    26
                  :
                     (X9[7:3] <= 14)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:3] <= 11)?
                  4
                :
                  1
            :
               (X14[7:5] <= 2)?
                16
              :
                2
          :
             (X9[7:5] <= 0)?
               (X7[7:4] <= 10)?
                 (X9[7:3] <= 5)?
                   (X16[7:4] <= 11)?
                    37
                  :
                     (X1[7:3] <= 1)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 1)?
                   (X2[7:4] <= 2)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:4] <= 4)?
            8
          :
            2
      :
         (X3[7:6] <= 1)?
          24
        :
           (X8[7:3] <= 1)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/1/accuracy.txt
+ accuracy=9.373e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/1/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/1/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 74 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:01 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:01 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:01 78102790.0      0.00       0.0 183207664.0                           2257414.5000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 78102790.0      0.00       0.0 183207664.0                           2257414.5000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 92670180.0      0.00       0.0 195262160.0 net1095                   3021178.7500
    0:00:02 92277730.0      0.00       0.0 194929840.0 net1166                   3006118.7500
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:03 91100380.0      0.00       0.0 193811520.0                           2960939.0000
    0:00:04 93455080.0      0.00       0.0 196056336.0 net904                    3051298.5000
    0:00:04 92670180.0      0.00       0.0 195417472.0 net1162                   3021178.7500
    0:00:05 91100380.0      0.00       0.0 193814080.0                           2960939.0000
    0:00:05 91100380.0      0.00       0.0 193814080.0                           2960939.0000
    0:00:05 91100380.0      0.00       0.0 193814080.0                           2960939.0000
    0:00:05 91100380.0      0.00       0.0 193814080.0                           2960939.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=91100380.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=21295500.000
+ '[' 21295500 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 447 leaf cells, ports, hiers and 444 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:15:03 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       534
        Number of annotated net delay arcs  :       534
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999961429601.270508 ns, Total Simulation Time : 4999961429601.270508 ns

======================================================================
Summary:
Total number of nets = 444
Number of annotated nets = 444 (100.00%)
Total number of leaf cells = 300
Number of fully annotated leaf cells = 300 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 7 seconds 
Elapsed time for this session: 7 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=4.122e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_1.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/1.sv
+ echo -e '1\t9.373e-01\t91100380.000000\t21295500.000\t4.122e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/2 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/2/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:3] <= 20)?
     (X17[7:2] <= 21)?
       (X12[7:3] <= 5)?
         (X8[7:4] <= 16)?
          15
        :
          1
      :
         (X13[7:5] <= 2)?
          1
        :
          3
    :
       (X0[7:4] <= 12)?
         (X6[7:6] <= 0)?
           (X16[7:2] <= 20)?
            1
          :
             (X8[7:3] <= 2)?
               (X16[7:4] <= 11)?
                87
              :
                 (X0[7:4] <= 8)?
                   (X1[7:3] <= 7)?
                     (X17[7:3] <= 19)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:3] <= 10)?
              31
            :
               (X14[7:5] <= 1)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 9)?
                1
              :
                3
            :
               (X19[7:6] <= 0)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:4] <= 1)?
           (X18[7:4] <= 12)?
             (X6[7:3] <= 3)?
               (X9[7:4] <= 7)?
                 (X2[7:4] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:4] <= 11)?
               (X3[7:5] <= 3)?
                 (X18[7:5] <= 3)?
                  14
                :
                   (X11[7:3] <= 5)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:3] <= 21)?
                 (X13[7:5] <= 3)?
                   (X3[7:4] <= 0)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:3] <= 25)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:4] <= 15)?
                     (X7[7:5] <= 3)?
                       (X12[7:4] <= 11)?
                        4
                      :
                         (X1[7:3] <= 1)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:4] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:3] <= 8)?
             (X9[7:6] <= 0)?
               (X19[7:4] <= 0)?
                2
              :
                33
            :
               (X10[7:3] <= 1)?
                1
              :
                3
          :
             (X15[7:3] <= 3)?
              144
            :
               (X12[7:6] <= 3)?
                5
              :
                1
  :
     (X9[7:1] <= 9)?
       (X17[7:4] <= 4)?
         (X13[7:4] <= 14)?
           (X14[7:5] <= 5)?
            45
          :
             (X6[7:4] <= 2)?
              1
            :
              1
        :
          2
      :
         (X7[7:4] <= 14)?
           (X19[7:4] <= 0)?
             (X12[7:2] <= 20)?
              5
            :
               (X3[7:5] <= 1)?
                 (X7[7:3] <= 25)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:5] <= 0)?
              112
            :
               (X2[7:6] <= 3)?
                3
              :
                2
        :
           (X18[7:5] <= 5)?
            5
          :
            3
    :
       (X9[7:4] <= 12)?
         (X7[7:5] <= 7)?
           (X0[7:4] <= 9)?
             (X8[7:4] <= 3)?
               (X3[7:3] <= 9)?
                 (X1[7:6] <= 1)?
                   (X7[7:5] <= 7)?
                    26
                  :
                     (X9[7:5] <= 4)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:4] <= 5)?
                  4
                :
                  1
            :
               (X14[7:5] <= 2)?
                16
              :
                2
          :
             (X9[7:4] <= 4)?
               (X7[7:5] <= 4)?
                 (X9[7:1] <= 33)?
                   (X16[7:5] <= 4)?
                    37
                  :
                     (X1[7:4] <= 1)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 1)?
                   (X2[7:4] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:3] <= 8)?
            8
          :
            2
      :
         (X3[7:5] <= 2)?
          24
        :
           (X8[7:5] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/2/accuracy.txt
+ accuracy=9.357e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/2/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/2/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 83 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 71992520.0      0.00       0.0 170771488.0                           2055983.2500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 86260510.0      0.00       0.0 184723936.0 net882                    2818529.5000
    0:00:02 85076110.0      0.00       0.0 182614992.0 net1180                   2773617.7500
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:03 83898760.0      0.00       0.0 181326880.0                           2728438.0000
    0:00:04 86068260.0      0.00       0.0 183594128.0 net967                    2827700.0000
    0:00:04 85675810.0      0.00       0.0 183123840.0 net3729                   2812640.0000
    0:00:04 84498460.0      0.00       0.0 181989312.0                           2767460.2500
    0:00:04 84498460.0      0.00       0.0 181989312.0                           2767460.2500
    0:00:04 84498460.0      0.00       0.0 181989312.0                           2767460.2500
    0:00:04 84498460.0      0.00       0.0 181989312.0                           2767460.2500
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=84498460.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=22740248.000
+ '[' 22740248 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 427 leaf cells, ports, hiers and 424 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:15:37 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       496
        Number of annotated net delay arcs  :       496
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965647154.080078 ns, Total Simulation Time : 4999965647154.080078 ns

======================================================================
Summary:
Total number of nets = 424
Number of annotated nets = 424 (100.00%)
Total number of leaf cells = 280
Number of fully annotated leaf cells = 280 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 6 seconds 
Elapsed time for this session: 6 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=3.848e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_2.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/2.sv
+ echo -e '2\t9.357e-01\t84498460.000000\t22740248.000\t3.848e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/3 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/3/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:3] <= 20)?
     (X17[7:2] <= 21)?
       (X12[7:4] <= 1)?
         (X8[7:4] <= 15)?
          15
        :
          1
      :
         (X13[7:5] <= 2)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:2] <= 21)?
            1
          :
             (X8[7:3] <= 3)?
               (X16[7:5] <= 5)?
                87
              :
                 (X0[7:5] <= 4)?
                   (X1[7:3] <= 6)?
                     (X17[7:6] <= 3)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:3] <= 9)?
              31
            :
               (X14[7:5] <= 0)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 6)?
                1
              :
                3
            :
               (X19[7:5] <= 0)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:5] <= 1)?
           (X18[7:4] <= 11)?
             (X6[7:4] <= 3)?
               (X9[7:5] <= 1)?
                 (X2[7:3] <= 0)?
                  60
                :
                   (X2[7:6] <= 1)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:5] <= 5)?
               (X3[7:4] <= 7)?
                 (X18[7:5] <= 5)?
                  14
                :
                   (X11[7:3] <= 4)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:4] <= 9)?
                 (X13[7:5] <= 3)?
                   (X3[7:6] <= 0)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:3] <= 24)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:5] <= 5)?
                     (X7[7:5] <= 3)?
                       (X12[7:5] <= 5)?
                        4
                      :
                         (X1[7:4] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:5] <= 1)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:3] <= 4)?
             (X9[7:6] <= 0)?
               (X19[7:4] <= 0)?
                2
              :
                33
            :
               (X10[7:3] <= 3)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 3)?
                5
              :
                1
  :
     (X9[7:1] <= 9)?
       (X17[7:4] <= 4)?
         (X13[7:4] <= 15)?
           (X14[7:5] <= 5)?
            45
          :
             (X6[7:4] <= 2)?
              1
            :
              1
        :
          2
      :
         (X7[7:4] <= 13)?
           (X19[7:4] <= 0)?
             (X12[7:3] <= 7)?
              5
            :
               (X3[7:5] <= 1)?
                 (X7[7:4] <= 7)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:6] <= 3)?
                3
              :
                2
        :
           (X18[7:4] <= 11)?
            5
          :
            3
    :
       (X9[7:6] <= 3)?
         (X7[7:5] <= 7)?
           (X0[7:4] <= 8)?
             (X8[7:4] <= 1)?
               (X3[7:3] <= 9)?
                 (X1[7:6] <= 1)?
                   (X7[7:4] <= 14)?
                    26
                  :
                     (X9[7:5] <= 2)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:4] <= 6)?
                  4
                :
                  1
            :
               (X14[7:5] <= 2)?
                16
              :
                2
          :
             (X9[7:5] <= 0)?
               (X7[7:6] <= 1)?
                 (X9[7:1] <= 33)?
                   (X16[7:4] <= 12)?
                    37
                  :
                     (X1[7:5] <= 1)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 1)?
                   (X2[7:3] <= 1)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:4] <= 2)?
            8
          :
            2
      :
         (X3[7:4] <= 4)?
          24
        :
           (X8[7:4] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/3/accuracy.txt
+ accuracy=9.342e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/3/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/3/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 82 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 41302190.0      0.00       0.0 95465592.0                           1168764.6250
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 49288740.0      0.00       0.0 101242912.0 net697                    1596627.6250
    0:00:01 48161680.0      0.00       0.0 99971640.0 net722                    1556699.1250
    0:00:02 48161680.0      0.00       0.0 99947728.0                           1556699.1250
    0:00:02 48161680.0      0.00       0.0 99947728.0                           1556699.1250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 48161680.0      0.00       0.0 99947728.0                           1556699.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:02 48874680.0      0.00       0.0 100467464.0 net1991                   1572172.8750
    0:00:03 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:03 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:03 47747620.0      0.00       0.0 99261856.0                           1532244.3750
    0:00:03 47747620.0      0.00       0.0 99261856.0                           1532244.3750
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=47747620.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=16786802.000
+ '[' 16786802 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.INVX1(fast)
# Loading work.NOR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 302 leaf cells, ports, hiers and 299 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:16:02 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       281
        Number of annotated net delay arcs  :       281
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962111957.450195 ns, Total Simulation Time : 4999962111957.450195 ns

======================================================================
Summary:
Total number of nets = 299
Number of annotated nets = 299 (100.00%)
Total number of leaf cells = 155
Number of fully annotated leaf cells = 155 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=2.165e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_3.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/3.sv
+ echo -e '3\t9.342e-01\t47747620.000000\t16786802.000\t2.165e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/4 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/4/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:5] <= 5)?
     (X17[7:3] <= 11)?
       (X12[7:4] <= 3)?
         (X8[7:5] <= 7)?
          15
        :
          1
      :
         (X13[7:5] <= 2)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:4] <= 4)?
            1
          :
             (X8[7:3] <= 0)?
               (X16[7:6] <= 3)?
                87
              :
                 (X0[7:3] <= 17)?
                   (X1[7:6] <= 0)?
                     (X17[7:6] <= 2)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:3] <= 8)?
              31
            :
               (X14[7:5] <= 0)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 7)?
                1
              :
                3
            :
               (X19[7:6] <= 1)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:4] <= 0)?
           (X18[7:4] <= 9)?
             (X6[7:5] <= 0)?
               (X9[7:6] <= 2)?
                 (X2[7:5] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:5] <= 3)?
               (X3[7:4] <= 7)?
                 (X18[7:4] <= 11)?
                  14
                :
                   (X11[7:4] <= 2)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 1)?
                 (X13[7:4] <= 3)?
                   (X3[7:5] <= 0)?
                     (X15[7:2] <= 1)?
                      3
                    :
                       (X16[7:5] <= 6)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:4] <= 13)?
                     (X7[7:4] <= 3)?
                       (X12[7:5] <= 6)?
                        4
                      :
                         (X1[7:5] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:5] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:5] <= 0)?
             (X9[7:6] <= 0)?
               (X19[7:3] <= 0)?
                2
              :
                33
            :
               (X10[7:3] <= 0)?
                1
              :
                3
          :
             (X15[7:3] <= 5)?
              144
            :
               (X12[7:6] <= 2)?
                5
              :
                1
  :
     (X9[7:1] <= 9)?
       (X17[7:4] <= 2)?
         (X13[7:6] <= 4)?
           (X14[7:6] <= 2)?
            45
          :
             (X6[7:4] <= 0)?
              1
            :
              1
        :
          2
      :
         (X7[7:4] <= 13)?
           (X19[7:4] <= 0)?
             (X12[7:4] <= 3)?
              5
            :
               (X3[7:4] <= 0)?
                 (X7[7:5] <= 5)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:5] <= 0)?
              112
            :
               (X2[7:6] <= 1)?
                3
              :
                2
        :
           (X18[7:5] <= 7)?
            5
          :
            3
    :
       (X9[7:2] <= 48)?
         (X7[7:4] <= 14)?
           (X0[7:4] <= 9)?
             (X8[7:5] <= 0)?
               (X3[7:4] <= 4)?
                 (X1[7:5] <= 0)?
                   (X7[7:4] <= 14)?
                    26
                  :
                     (X9[7:6] <= 2)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:6] <= 0)?
                  4
                :
                  1
            :
               (X14[7:5] <= 1)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:6] <= 1)?
                 (X9[7:3] <= 6)?
                   (X16[7:6] <= 3)?
                    37
                  :
                     (X1[7:6] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:4] <= 3)?
            8
          :
            2
      :
         (X3[7:6] <= 1)?
          24
        :
           (X8[7:5] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/4/accuracy.txt
+ accuracy=9.248e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/4/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/4/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 92 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 37798210.0      0.00       0.0 87851648.0                           1120016.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 43544300.0      0.00       0.0 92825120.0 net670                    1444016.8750
    0:00:02 43544300.0      0.00       0.0 92760096.0                           1444016.8750
    0:00:02 43544300.0      0.00       0.0 92760096.0                           1444016.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 43544300.0      0.00       0.0 92760096.0                           1444016.8750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43151850.0      0.00       0.0 92351520.0                           1428956.8750
    0:00:02 43544300.0      0.00       0.0 92762728.0 net1902                   1444016.8750
    0:00:03 43544300.0      0.00       0.0 92762728.0                           1444016.8750
    0:00:03 43544300.0      0.00       0.0 92762728.0                           1444016.8750
    0:00:03 43544300.0      0.00       0.0 92762728.0                           1444016.8750
    0:00:03 43544300.0      0.00       0.0 92762728.0                           1444016.8750
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=43544300.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=16680532.000
+ '[' 16680532 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.AND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 285 leaf cells, ports, hiers and 282 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:16:27 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       248
        Number of annotated net delay arcs  :       248
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999957196331.089844 ns, Total Simulation Time : 4999957196331.089844 ns

======================================================================
Summary:
Total number of nets = 282
Number of annotated nets = 282 (100.00%)
Total number of leaf cells = 138
Number of fully annotated leaf cells = 138 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=2.051e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_4.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/4.sv
+ echo -e '4\t9.248e-01\t43544300.000000\t16680532.000\t2.051e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/5 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/5/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:5] <= 5)?
     (X17[7:3] <= 11)?
       (X12[7:4] <= 1)?
         (X8[7:4] <= 16)?
          15
        :
          1
      :
         (X13[7:5] <= 3)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:2] <= 21)?
            1
          :
             (X8[7:2] <= 6)?
               (X16[7:5] <= 6)?
                87
              :
                 (X0[7:5] <= 5)?
                   (X1[7:3] <= 5)?
                     (X17[7:4] <= 7)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:5] <= 0)?
             (X10[7:4] <= 4)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 7)?
                1
              :
                3
            :
               (X19[7:5] <= 1)?
                6
              :
                 (X1[7:4] <= 4)?
                  2
                :
                  1
      :
         (X1[7:4] <= 0)?
           (X18[7:4] <= 11)?
             (X6[7:3] <= 3)?
               (X9[7:6] <= 0)?
                 (X2[7:2] <= 0)?
                  60
                :
                   (X2[7:6] <= 1)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:5] <= 5)?
               (X3[7:5] <= 3)?
                 (X18[7:5] <= 5)?
                  14
                :
                   (X11[7:3] <= 6)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 4)?
                 (X13[7:5] <= 3)?
                   (X3[7:6] <= 0)?
                     (X15[7:4] <= 1)?
                      3
                    :
                       (X16[7:3] <= 23)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:4] <= 12)?
                     (X7[7:5] <= 1)?
                       (X12[7:6] <= 2)?
                        4
                      :
                         (X1[7:5] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:5] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:5] <= 1)?
             (X9[7:5] <= 0)?
               (X19[7:4] <= 0)?
                2
              :
                33
            :
               (X10[7:4] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 0)?
                5
              :
                1
  :
     (X9[7:4] <= 1)?
       (X17[7:4] <= 5)?
         (X13[7:4] <= 14)?
           (X14[7:6] <= 2)?
            45
          :
             (X6[7:3] <= 3)?
              1
            :
              1
        :
          2
      :
         (X7[7:3] <= 27)?
           (X19[7:6] <= 0)?
             (X12[7:4] <= 3)?
              5
            :
               (X3[7:4] <= 1)?
                 (X7[7:6] <= 0)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:5] <= 0)?
              112
            :
               (X2[7:6] <= 3)?
                3
              :
                2
        :
           (X18[7:4] <= 9)?
            5
          :
            3
    :
       (X9[7:6] <= 3)?
         (X7[7:4] <= 14)?
           (X0[7:5] <= 4)?
             (X8[7:5] <= 2)?
               (X3[7:4] <= 4)?
                 (X1[7:6] <= 1)?
                   (X7[7:5] <= 7)?
                    26
                  :
                     (X9[7:5] <= 1)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:4] <= 6)?
                  4
                :
                  1
            :
               (X14[7:5] <= 2)?
                16
              :
                2
          :
             (X9[7:5] <= 0)?
               (X7[7:6] <= 0)?
                 (X9[7:2] <= 14)?
                   (X16[7:5] <= 5)?
                    37
                  :
                     (X1[7:5] <= 2)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 1)?
                   (X2[7:3] <= 1)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:3] <= 6)?
            8
          :
            2
      :
         (X3[7:5] <= 2)?
          24
        :
           (X8[7:5] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/5/accuracy.txt
+ accuracy=9.232e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/5/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/5/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 86 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 40395710.0      0.00       0.0 92299248.0                           1158148.7500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 47445720.0      0.00       0.0 96711440.0 net636                    1546024.8750
    0:00:02 46841140.0      0.00       0.0 95711096.0 net724                    1521628.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:02 46448690.0      0.00       0.0 95446656.0                           1506568.5000
    0:00:03 47626040.0      0.00       0.0 96443064.0 net572                    1551748.2500
    0:00:03 46841140.0      0.00       0.0 95784560.0                           1521628.5000
    0:00:03 46841140.0      0.00       0.0 95784560.0                           1521628.5000
    0:00:03 46841140.0      0.00       0.0 95784560.0                           1521628.5000
    0:00:03 46841140.0      0.00       0.0 95784560.0                           1521628.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=46841140.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=18757130.000
+ '[' 18757130 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 303 leaf cells, ports, hiers and 300 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:16:52 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       276
        Number of annotated net delay arcs  :       276
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999957329735.679688 ns, Total Simulation Time : 4999957329735.679688 ns

======================================================================
Summary:
Total number of nets = 300
Number of annotated nets = 300 (100.00%)
Total number of leaf cells = 156
Number of fully annotated leaf cells = 156 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=2.148e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_5.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/5.sv
+ echo -e '5\t9.232e-01\t46841140.000000\t18757130.000\t2.148e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/6 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/6/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:4] <= 10)?
     (X17[7:3] <= 11)?
       (X12[7:4] <= 4)?
         (X8[7:5] <= 6)?
          15
        :
          1
      :
         (X13[7:5] <= 2)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:4] <= 4)?
            1
          :
             (X8[7:3] <= 4)?
               (X16[7:6] <= 3)?
                87
              :
                 (X0[7:4] <= 9)?
                   (X1[7:6] <= 1)?
                     (X17[7:6] <= 2)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:4] <= 6)?
              31
            :
               (X14[7:5] <= 1)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 7)?
                1
              :
                3
            :
               (X19[7:6] <= 0)?
                6
              :
                 (X1[7:5] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:4] <= 11)?
             (X6[7:5] <= 1)?
               (X9[7:5] <= 1)?
                 (X2[7:4] <= 0)?
                  60
                :
                   (X2[7:5] <= 2)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:5] <= 4)?
               (X3[7:5] <= 3)?
                 (X18[7:5] <= 3)?
                  14
                :
                   (X11[7:4] <= 1)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 5)?
                 (X13[7:5] <= 2)?
                   (X3[7:5] <= 0)?
                     (X15[7:4] <= 1)?
                      3
                    :
                       (X16[7:3] <= 23)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:5] <= 5)?
                     (X7[7:5] <= 1)?
                       (X12[7:6] <= 2)?
                        4
                      :
                         (X1[7:4] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:5] <= 0)?
             (X9[7:6] <= 1)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:3] <= 1)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 2)?
                5
              :
                1
  :
     (X9[7:2] <= 5)?
       (X17[7:4] <= 2)?
         (X13[7:5] <= 7)?
           (X14[7:6] <= 2)?
            45
          :
             (X6[7:5] <= 3)?
              1
            :
              1
        :
          2
      :
         (X7[7:5] <= 7)?
           (X19[7:6] <= 0)?
             (X12[7:4] <= 3)?
              5
            :
               (X3[7:6] <= 0)?
                 (X7[7:4] <= 10)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:5] <= 2)?
                3
              :
                2
        :
           (X18[7:5] <= 6)?
            5
          :
            3
    :
       (X9[7:4] <= 12)?
         (X7[7:3] <= 29)?
           (X0[7:3] <= 18)?
             (X8[7:6] <= 0)?
               (X3[7:3] <= 11)?
                 (X1[7:6] <= 0)?
                   (X7[7:5] <= 7)?
                    26
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:3] <= 12)?
                  4
                :
                  1
            :
               (X14[7:4] <= 5)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:6] <= 0)?
                 (X9[7:3] <= 5)?
                   (X16[7:6] <= 0)?
                    37
                  :
                     (X1[7:6] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:5] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 1)?
          24
        :
           (X8[7:4] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/6/accuracy.txt
+ accuracy=9.216e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/6/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/6/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 93 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 39877920.0      0.00       0.0 92684024.0                           1128705.2500
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 47115300.0      0.00       0.0 97846304.0 net739                    1522036.6250
    0:00:01 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:01 46159320.0      0.00       0.0 96759840.0                           1487012.3750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 46159320.0      0.00       0.0 96759840.0                           1487012.3750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96759840.0                           1487012.3750
    0:00:02 46551770.0      0.00       0.0 97152280.0 net625                    1502072.3750
    0:00:02 46159320.0      0.00       0.0 96812656.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96812656.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96812656.0                           1487012.3750
    0:00:02 46159320.0      0.00       0.0 96812656.0                           1487012.3750
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=46159320.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=16851230.000
+ '[' 16851230 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 301 leaf cells, ports, hiers and 298 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:17:17 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       275
        Number of annotated net delay arcs  :       275
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999958472444.950195 ns, Total Simulation Time : 4999958472444.950195 ns

======================================================================
Summary:
Total number of nets = 298
Number of annotated nets = 298 (100.00%)
Total number of leaf cells = 154
Number of fully annotated leaf cells = 154 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=2.093e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_6.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/6.sv
+ echo -e '6\t9.216e-01\t46159320.000000\t16851230.000\t2.093e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/7 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/7/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:5] <= 5)?
     (X17[7:6] <= 0)?
       (X12[7:4] <= 1)?
         (X8[7:5] <= 4)?
          15
        :
          1
      :
         (X13[7:5] <= 0)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:4] <= 2)?
           (X16[7:6] <= 0)?
            1
          :
             (X8[7:6] <= 0)?
               (X16[7:4] <= 10)?
                87
              :
                 (X0[7:5] <= 5)?
                   (X1[7:6] <= 0)?
                     (X17[7:6] <= 1)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:5] <= 2)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:3] <= 2)?
               (X13[7:4] <= 8)?
                1
              :
                3
            :
               (X19[7:5] <= 0)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:4] <= 11)?
             (X6[7:6] <= 0)?
               (X9[7:6] <= 3)?
                 (X2[7:4] <= 0)?
                  60
                :
                   (X2[7:5] <= 2)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:6] <= 0)?
               (X3[7:6] <= 0)?
                 (X18[7:4] <= 12)?
                  14
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:4] <= 10)?
                 (X13[7:6] <= 2)?
                   (X3[7:6] <= 0)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:5] <= 6)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:4] <= 11)?
                     (X7[7:6] <= 2)?
                       (X12[7:5] <= 4)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:6] <= 0)?
             (X9[7:6] <= 2)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:5] <= 2)?
                5
              :
                1
  :
     (X9[7:5] <= 1)?
       (X17[7:4] <= 3)?
         (X13[7:6] <= 4)?
           (X14[7:5] <= 5)?
            45
          :
             (X6[7:6] <= 0)?
              1
            :
              1
        :
          2
      :
         (X7[7:5] <= 7)?
           (X19[7:6] <= 0)?
             (X12[7:4] <= 3)?
              5
            :
               (X3[7:6] <= 1)?
                 (X7[7:5] <= 6)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:4] <= 3)?
              112
            :
               (X2[7:5] <= 3)?
                3
              :
                2
        :
           (X18[7:5] <= 5)?
            5
          :
            3
    :
       (X9[7:2] <= 46)?
         (X7[7:3] <= 29)?
           (X0[7:5] <= 4)?
             (X8[7:6] <= 0)?
               (X3[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:5] <= 7)?
                    26
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:6] <= 0)?
                  4
                :
                  1
            :
               (X14[7:6] <= 1)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:5] <= 6)?
                 (X9[7:5] <= 0)?
                   (X16[7:5] <= 3)?
                    37
                  :
                     (X1[7:5] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:3] <= 12)?
                   (X2[7:5] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:5] <= 0)?
            8
          :
            2
      :
         (X3[7:5] <= 3)?
          24
        :
           (X8[7:5] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/7/accuracy.txt
+ accuracy=9.169e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/7/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/7/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 97 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00 36830470.0      0.00       0.0 85802840.0                           1050649.8750
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 43921900.0      0.00       0.0 88499416.0 net540                    1387060.8750
    0:00:01 42532420.0      0.00       0.0 87087432.0 net588                    1332544.6250
    0:00:01 42532420.0      0.00       0.0 87052016.0                           1332544.6250
    0:00:01 42532420.0      0.00       0.0 87052016.0                           1332544.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 42532420.0      0.00       0.0 87052016.0                           1332544.6250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 42311050.0      0.00       0.0 86655208.0                           1322389.0000
    0:00:01 43095950.0      0.00       0.0 87408936.0 net654                    1352508.8750
    0:00:02 42703500.0      0.00       0.0 86957384.0                           1337449.0000
    0:00:02 42703500.0      0.00       0.0 86957384.0                           1337449.0000
    0:00:02 42703500.0      0.00       0.0 86957384.0                           1337449.0000
    0:00:02 42703500.0      0.00       0.0 86957384.0                           1337449.0000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=42703500.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=17243060.000
+ '[' 17243060 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 289 leaf cells, ports, hiers and 286 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:17:40 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       252
        Number of annotated net delay arcs  :       252
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999964257361.179688 ns, Total Simulation Time : 4999964257361.179688 ns

======================================================================
Summary:
Total number of nets = 286
Number of annotated nets = 286 (100.00%)
Total number of leaf cells = 142
Number of fully annotated leaf cells = 142 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=1.912e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_7.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/7.sv
+ echo -e '7\t9.169e-01\t42703500.000000\t17243060.000\t1.912e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/8 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/8/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:5] <= 5)?
     (X17[7:3] <= 10)?
       (X12[7:4] <= 1)?
         (X8[7:6] <= 2)?
          15
        :
          1
      :
         (X13[7:6] <= 1)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:6] <= 0)?
            1
          :
             (X8[7:4] <= 2)?
               (X16[7:4] <= 7)?
                87
              :
                 (X0[7:5] <= 2)?
                   (X1[7:5] <= 1)?
                     (X17[7:3] <= 19)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:4] <= 5)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 8)?
                1
              :
                3
            :
               (X19[7:6] <= 0)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:3] <= 23)?
             (X6[7:5] <= 0)?
               (X9[7:5] <= 1)?
                 (X2[7:5] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:6] <= 1)?
               (X3[7:5] <= 3)?
                 (X18[7:6] <= 2)?
                  14
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 4)?
                 (X13[7:6] <= 0)?
                   (X3[7:4] <= 0)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:4] <= 11)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:5] <= 7)?
                     (X7[7:5] <= 4)?
                       (X12[7:5] <= 3)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:4] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:5] <= 3)?
             (X9[7:6] <= 0)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:3] <= 1)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 3)?
                5
              :
                1
  :
     (X9[7:2] <= 5)?
       (X17[7:4] <= 2)?
         (X13[7:5] <= 8)?
           (X14[7:5] <= 5)?
            45
          :
             (X6[7:5] <= 0)?
              1
            :
              1
        :
          2
      :
         (X7[7:6] <= 3)?
           (X19[7:5] <= 0)?
             (X12[7:5] <= 1)?
              5
            :
               (X3[7:5] <= 1)?
                 (X7[7:4] <= 11)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:5] <= 0)?
              112
            :
               (X2[7:6] <= 3)?
                3
              :
                2
        :
           (X18[7:5] <= 4)?
            5
          :
            3
    :
       (X9[7:4] <= 11)?
         (X7[7:4] <= 14)?
           (X0[7:6] <= 2)?
             (X8[7:5] <= 0)?
               (X3[7:5] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:4] <= 14)?
                    26
                  :
                     (X9[7:6] <= 1)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:5] <= 2)?
                  4
                :
                  1
            :
               (X14[7:5] <= 2)?
                16
              :
                2
          :
             (X9[7:4] <= 2)?
               (X7[7:6] <= 1)?
                 (X9[7:4] <= 1)?
                   (X16[7:6] <= 1)?
                    37
                  :
                     (X1[7:5] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 1)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:5] <= 1)?
          24
        :
           (X8[7:5] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/8/accuracy.txt
+ accuracy=9.154e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/8/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/8/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 99 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 38975710.0      0.00       0.0 91131216.0                           1129230.3750
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 44821440.0      0.00       0.0 94399032.0 net582                    1453687.8750
    0:00:02 44843050.0      0.00       0.0 94644744.0 net670                    1463082.7500
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 44058150.0      0.00       0.0 93878208.0                           1432963.0000
    0:00:02 47017430.0      0.00       0.0 97076128.0 net2032                   1547718.8750
    0:00:03 45257110.0      0.00       0.0 95351448.0                           1487537.6250
    0:00:03 45257110.0      0.00       0.0 95351448.0                           1487537.6250
    0:00:03 45257110.0      0.00       0.0 95351448.0                           1487537.6250
    0:00:03 45257110.0      0.00       0.0 95351448.0                           1487537.6250
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=45257110.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=15447518.000
+ '[' 15447518 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 295 leaf cells, ports, hiers and 292 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:18:04 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       263
        Number of annotated net delay arcs  :       263
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999960690656.209961 ns, Total Simulation Time : 4999960690656.209961 ns

======================================================================
Summary:
Total number of nets = 292
Number of annotated nets = 292 (100.00%)
Total number of leaf cells = 148
Number of fully annotated leaf cells = 148 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=2.116e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_8.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/8.sv
+ echo -e '8\t9.154e-01\t45257110.000000\t15447518.000\t2.116e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/9 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/9/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:5] <= 5)?
     (X17[7:5] <= 1)?
       (X12[7:4] <= 2)?
         (X8[7:5] <= 4)?
          15
        :
          1
      :
         (X13[7:5] <= 0)?
          1
        :
          3
    :
       (X0[7:5] <= 8)?
         (X6[7:5] <= 0)?
           (X16[7:6] <= 0)?
            1
          :
             (X8[7:4] <= 1)?
               (X16[7:6] <= 3)?
                87
              :
                 (X0[7:6] <= 3)?
                   (X1[7:6] <= 0)?
                     (X17[7:6] <= 2)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:6] <= 2)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 7)?
                1
              :
                3
            :
               (X19[7:6] <= 0)?
                6
              :
                 (X1[7:5] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:3] <= 21)?
             (X6[7:6] <= 0)?
               (X9[7:6] <= 1)?
                 (X2[7:3] <= 1)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:5] <= 3)?
               (X3[7:6] <= 0)?
                 (X18[7:5] <= 4)?
                  14
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 5)?
                 (X13[7:6] <= 2)?
                   (X3[7:5] <= 0)?
                     (X15[7:4] <= 0)?
                      3
                    :
                       (X16[7:4] <= 11)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:5] <= 2)?
                     (X7[7:6] <= 1)?
                       (X12[7:6] <= 1)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:5] <= 1)?
             (X9[7:6] <= 1)?
               (X19[7:5] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 0)?
                5
              :
                1
  :
     (X9[7:5] <= 1)?
       (X17[7:5] <= 0)?
         (X13[7:6] <= 3)?
           (X14[7:6] <= 2)?
            45
          :
             (X6[7:4] <= 1)?
              1
            :
              1
        :
          2
      :
         (X7[7:5] <= 7)?
           (X19[7:6] <= 0)?
             (X12[7:5] <= 0)?
              5
            :
               (X3[7:6] <= 0)?
                 (X7[7:6] <= 3)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:5] <= 2)?
                3
              :
                2
        :
           (X18[7:5] <= 4)?
            5
          :
            3
    :
       (X9[7:3] <= 24)?
         (X7[7:4] <= 14)?
           (X0[7:5] <= 5)?
             (X8[7:6] <= 0)?
               (X3[7:5] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:3] <= 28)?
                    26
                  :
                     (X9[7:6] <= 3)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:4] <= 3)?
                  4
                :
                  1
            :
               (X14[7:6] <= 1)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X16[7:5] <= 3)?
                    37
                  :
                     (X1[7:6] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 1)?
          24
        :
           (X8[7:4] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/9/accuracy.txt
+ accuracy=9.091e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/9/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/9/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 104 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 32882980.0      0.00       0.0 76094248.0                           981185.1875
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 38607020.0      0.00       0.0 81005864.0 net615                    1272320.5000
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:01 37822120.0      0.00       0.0 80163440.0                           1242200.7500
    0:00:02 38214570.0      0.00       0.0 80628016.0 net1595                   1257260.6250
    0:00:02 37822120.0      0.00       0.0 80243720.0                           1242200.7500
    0:00:02 37822120.0      0.00       0.0 80243720.0                           1242200.7500
    0:00:02 37822120.0      0.00       0.0 80243720.0                           1242200.7500
    0:00:02 37822120.0      0.00       0.0 80243720.0                           1242200.7500
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=37822120.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=18872886.000
+ '[' 18872886 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 266 leaf cells, ports, hiers and 263 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:18:25 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       216
        Number of annotated net delay arcs  :       216
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999965369398.679688 ns, Total Simulation Time : 4999965369398.679688 ns

======================================================================
Summary:
Total number of nets = 263
Number of annotated nets = 263 (100.00%)
Total number of leaf cells = 119
Number of fully annotated leaf cells = 119 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=1.787e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_9.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/9.sv
+ echo -e '9\t9.091e-01\t37822120.000000\t18872886.000\t1.787e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/10 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/10/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:4] <= 10)?
     (X17[7:6] <= 0)?
       (X12[7:5] <= 0)?
         (X8[7:5] <= 3)?
          15
        :
          1
      :
         (X13[7:4] <= 2)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:5] <= 1)?
            1
          :
             (X8[7:6] <= 0)?
               (X16[7:5] <= 5)?
                87
              :
                 (X0[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                     (X17[7:6] <= 2)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:5] <= 2)?
              31
            :
               (X14[7:5] <= 1)?
                1
              :
                1
          :
             (X1[7:6] <= 0)?
               (X13[7:5] <= 3)?
                1
              :
                3
            :
               (X19[7:4] <= 1)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:5] <= 5)?
             (X6[7:5] <= 0)?
               (X9[7:6] <= 0)?
                 (X2[7:6] <= 0)?
                  60
                :
                   (X2[7:5] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:6] <= 0)?
               (X3[7:5] <= 3)?
                 (X18[7:5] <= 3)?
                  14
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 4)?
                 (X13[7:5] <= 2)?
                   (X3[7:5] <= 1)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:5] <= 4)?
                     (X7[7:6] <= 1)?
                       (X12[7:5] <= 5)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 1)?
                5
              :
                1
  :
     (X9[7:2] <= 4)?
       (X17[7:4] <= 4)?
         (X13[7:6] <= 4)?
           (X14[7:6] <= 1)?
            45
          :
             (X6[7:6] <= 0)?
              1
            :
              1
        :
          2
      :
         (X7[7:5] <= 7)?
           (X19[7:6] <= 0)?
             (X12[7:5] <= 3)?
              5
            :
               (X3[7:4] <= 3)?
                 (X7[7:6] <= 3)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:6] <= 2)?
                3
              :
                2
        :
           (X18[7:5] <= 3)?
            5
          :
            3
    :
       (X9[7:6] <= 2)?
         (X7[7:5] <= 7)?
           (X0[7:4] <= 8)?
             (X8[7:6] <= 0)?
               (X3[7:5] <= 3)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 1)?
                    26
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:4] <= 4)?
                  4
                :
                  1
            :
               (X14[7:6] <= 1)?
                16
              :
                2
          :
             (X9[7:5] <= 1)?
               (X7[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X16[7:5] <= 4)?
                    37
                  :
                     (X1[7:6] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:4] <= 4)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:5] <= 2)?
          24
        :
           (X8[7:5] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/10/accuracy.txt
+ accuracy=9.013e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/10/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/10/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 102 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 36464030.0      0.00       0.0 84539464.0                           1030513.4375
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 43594720.0      0.00       0.0 90432400.0 net558                    1423655.3750
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:01 43202270.0      0.00       0.0 89814304.0                           1408595.5000
    0:00:02 44194420.0      0.00       0.0 90824680.0 net594                    1462677.6250
    0:00:02 43801970.0      0.00       0.0 90448368.0                           1447617.7500
    0:00:02 43801970.0      0.00       0.0 90448368.0                           1447617.7500
    0:00:02 43801970.0      0.00       0.0 90448368.0                           1447617.7500
    0:00:02 43801970.0      0.00       0.0 90448368.0                           1447617.7500
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=43801970.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=19500574.000
+ '[' 19500574 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 290 leaf cells, ports, hiers and 287 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:18:49 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       254
        Number of annotated net delay arcs  :       254
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963632423.150391 ns, Total Simulation Time : 4999963632423.150391 ns

======================================================================
Summary:
Total number of nets = 287
Number of annotated nets = 287 (100.00%)
Total number of leaf cells = 143
Number of fully annotated leaf cells = 143 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=2.049e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_10.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/10.sv
+ echo -e '10\t9.013e-01\t43801970.000000\t19500574.000\t2.049e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/11 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/11/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:4] <= 9)?
     (X17[7:6] <= 0)?
       (X12[7:3] <= 4)?
         (X8[7:5] <= 4)?
          15
        :
          1
      :
         (X13[7:6] <= 0)?
          1
        :
          3
    :
       (X0[7:5] <= 6)?
         (X6[7:5] <= 0)?
           (X16[7:6] <= 0)?
            1
          :
             (X8[7:6] <= 0)?
               (X16[7:6] <= 3)?
                87
              :
                 (X0[7:4] <= 7)?
                   (X1[7:6] <= 0)?
                     (X17[7:6] <= 0)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:6] <= 1)?
              31
            :
               (X14[7:5] <= 0)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 7)?
                1
              :
                3
            :
               (X19[7:5] <= 0)?
                6
              :
                 (X1[7:5] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:4] <= 11)?
             (X6[7:6] <= 0)?
               (X9[7:5] <= 3)?
                 (X2[7:6] <= 0)?
                  60
                :
                   (X2[7:4] <= 3)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:6] <= 1)?
               (X3[7:5] <= 3)?
                 (X18[7:5] <= 4)?
                  14
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:6] <= 1)?
                 (X13[7:6] <= 0)?
                   (X3[7:6] <= 1)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:5] <= 6)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:5] <= 7)?
                     (X7[7:5] <= 3)?
                       (X12[7:6] <= 2)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 3)?
                5
              :
                1
  :
     (X9[7:4] <= 1)?
       (X17[7:4] <= 2)?
         (X13[7:6] <= 3)?
           (X14[7:6] <= 0)?
            45
          :
             (X6[7:6] <= 0)?
              1
            :
              1
        :
          2
      :
         (X7[7:5] <= 7)?
           (X19[7:6] <= 0)?
             (X12[7:4] <= 3)?
              5
            :
               (X3[7:6] <= 0)?
                 (X7[7:5] <= 5)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:5] <= 2)?
                3
              :
                2
        :
           (X18[7:5] <= 3)?
            5
          :
            3
    :
       (X9[7:5] <= 6)?
         (X7[7:5] <= 7)?
           (X0[7:5] <= 4)?
             (X8[7:6] <= 0)?
               (X3[7:3] <= 11)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 3)?
                    26
                  :
                     (X9[7:5] <= 1)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:4] <= 4)?
                  4
                :
                  1
            :
               (X14[7:5] <= 2)?
                16
              :
                2
          :
             (X9[7:5] <= 0)?
               (X7[7:6] <= 1)?
                 (X9[7:6] <= 0)?
                   (X16[7:5] <= 3)?
                    37
                  :
                     (X1[7:6] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:5] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:5] <= 3)?
          24
        :
           (X8[7:5] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/11/accuracy.txt
+ accuracy=8.997e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/11/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/11/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 105 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 45812830.0      0.00       0.0 108770568.0                           1321415.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 53970040.0      0.00       0.0 113432520.0 net736                    1717442.1250
    0:00:01 53577590.0      0.00       0.0 113028984.0 net858                    1702382.2500
    0:00:01 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:01 52400240.0      0.00       0.0 111915064.0                           1657202.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 52400240.0      0.00       0.0 111915064.0                           1657202.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111915064.0                           1657202.5000
    0:00:02 54141120.0      0.00       0.0 113691632.0 net2653                   1722346.5000
    0:00:02 53185140.0      0.00       0.0 112693416.0 net2651                   1687322.2500
    0:00:02 52400240.0      0.00       0.0 111918800.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111918800.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111918800.0                           1657202.5000
    0:00:02 52400240.0      0.00       0.0 111918800.0                           1657202.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=52400240.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=18340216.000
+ '[' 18340216 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 318 leaf cells, ports, hiers and 315 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:19:14 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       309
        Number of annotated net delay arcs  :       309
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999963206526.040039 ns, Total Simulation Time : 4999963206526.040039 ns

======================================================================
Summary:
Total number of nets = 315
Number of annotated nets = 315 (100.00%)
Total number of leaf cells = 171
Number of fully annotated leaf cells = 171 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=2.359e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_11.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/11.sv
+ echo -e '11\t8.997e-01\t52400240.000000\t18340216.000\t2.359e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/12 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/12/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:5] <= 5)?
     (X17[7:6] <= 1)?
       (X12[7:4] <= 2)?
         (X8[7:5] <= 7)?
          15
        :
          1
      :
         (X13[7:6] <= 0)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:6] <= 0)?
            1
          :
             (X8[7:5] <= 0)?
               (X16[7:6] <= 1)?
                87
              :
                 (X0[7:6] <= 3)?
                   (X1[7:6] <= 0)?
                     (X17[7:6] <= 0)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:6] <= 0)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:6] <= 0)?
               (X13[7:6] <= 2)?
                1
              :
                3
            :
               (X19[7:6] <= 0)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:6] <= 1)?
             (X6[7:5] <= 0)?
               (X9[7:6] <= 1)?
                 (X2[7:4] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:5] <= 2)?
               (X3[7:4] <= 6)?
                 (X18[7:2] <= 44)?
                  14
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 2)?
                 (X13[7:6] <= 3)?
                   (X3[7:6] <= 1)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:5] <= 2)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:5] <= 7)?
                     (X7[7:6] <= 0)?
                       (X12[7:6] <= 3)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:5] <= 0)?
             (X9[7:4] <= 0)?
               (X19[7:5] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 1)?
              144
            :
               (X12[7:6] <= 0)?
                5
              :
                1
  :
     (X9[7:5] <= 0)?
       (X17[7:5] <= 2)?
         (X13[7:6] <= 3)?
           (X14[7:6] <= 0)?
            45
          :
             (X6[7:4] <= 3)?
              1
            :
              1
        :
          2
      :
         (X7[7:6] <= 3)?
           (X19[7:5] <= 0)?
             (X12[7:6] <= 0)?
              5
            :
               (X3[7:3] <= 6)?
                 (X7[7:6] <= 1)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:6] <= 0)?
                3
              :
                2
        :
           (X18[7:6] <= 0)?
            5
          :
            3
    :
       (X9[7:6] <= 2)?
         (X7[7:5] <= 7)?
           (X0[7:6] <= 2)?
             (X8[7:6] <= 0)?
               (X3[7:5] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 2)?
                    26
                  :
                     (X9[7:6] <= 1)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:5] <= 1)?
                  4
                :
                  1
            :
               (X14[7:6] <= 1)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:6] <= 0)?
                 (X9[7:3] <= 5)?
                   (X16[7:6] <= 0)?
                    37
                  :
                     (X1[7:6] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 1)?
                   (X2[7:5] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 0)?
          24
        :
           (X8[7:6] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/12/accuracy.txt
+ accuracy=8.746e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/12/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/12/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 30461620.0      0.00       0.0 72766296.0                           876771.0625
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 38932310.0      0.00       0.0 78450600.0 net575                    1286750.5000
    0:00:01 36285740.0      0.00       0.0 75516640.0 net585                    1191833.6250
    0:00:01 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:01 36285740.0      0.00       0.0 75495712.0                           1191833.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 36285740.0      0.00       0.0 75495712.0                           1191833.6250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0 net1821                   1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
    0:00:02 36285740.0      0.00       0.0 75495712.0                           1191833.6250
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=36285740.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=18701442.000
+ '[' 18701442 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 266 leaf cells, ports, hiers and 263 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:19:35 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       211
        Number of annotated net delay arcs  :       211
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999957408391.129883 ns, Total Simulation Time : 4999957408391.129883 ns

======================================================================
Summary:
Total number of nets = 263
Number of annotated nets = 263 (100.00%)
Total number of leaf cells = 119
Number of fully annotated leaf cells = 119 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=1.664e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_12.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/12.sv
+ echo -e '12\t8.746e-01\t36285740.000000\t18701442.000\t1.664e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/13 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/13/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:6] <= 3)?
     (X17[7:4] <= 5)?
       (X12[7:4] <= 3)?
         (X8[7:5] <= 7)?
          15
        :
          1
      :
         (X13[7:6] <= 2)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:4] <= 3)?
            1
          :
             (X8[7:4] <= 0)?
               (X16[7:6] <= 4)?
                87
              :
                 (X0[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                     (X17[7:5] <= 0)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:4] <= 0)?
             (X10[7:3] <= 8)?
              31
            :
               (X14[7:5] <= 0)?
                1
              :
                1
          :
             (X1[7:6] <= 0)?
               (X13[7:5] <= 3)?
                1
              :
                3
            :
               (X19[7:6] <= 1)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:5] <= 1)?
             (X6[7:5] <= 0)?
               (X9[7:6] <= 0)?
                 (X2[7:4] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:5] <= 7)?
               (X3[7:6] <= 0)?
                 (X18[7:5] <= 5)?
                  14
                :
                   (X11[7:6] <= 1)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 3)?
                 (X13[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:6] <= 1)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:6] <= 2)?
                     (X7[7:5] <= 1)?
                       (X12[7:5] <= 7)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:3] <= 2)?
              144
            :
               (X12[7:6] <= 0)?
                5
              :
                1
  :
     (X9[7:3] <= 2)?
       (X17[7:6] <= 0)?
         (X13[7:5] <= 7)?
           (X14[7:5] <= 4)?
            45
          :
             (X6[7:4] <= 2)?
              1
            :
              1
        :
          2
      :
         (X7[7:6] <= 3)?
           (X19[7:6] <= 0)?
             (X12[7:6] <= 0)?
              5
            :
               (X3[7:6] <= 0)?
                 (X7[7:6] <= 1)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 1)?
              112
            :
               (X2[7:6] <= 0)?
                3
              :
                2
        :
           (X18[7:6] <= 2)?
            5
          :
            3
    :
       (X9[7:6] <= 1)?
         (X7[7:5] <= 3)?
           (X0[7:5] <= 5)?
             (X8[7:3] <= 0)?
               (X3[7:4] <= 3)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 3)?
                    26
                  :
                     (X9[7:6] <= 1)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:5] <= 1)?
                  4
                :
                  1
            :
               (X14[7:6] <= 0)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:6] <= 2)?
                 (X9[7:6] <= 0)?
                   (X16[7:6] <= 2)?
                    37
                  :
                     (X1[7:6] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 1)?
          24
        :
           (X8[7:6] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/13/accuracy.txt
+ accuracy=8.621e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/13/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/13/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 101 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00 10377410.0      0.00       0.0 21212836.0                           296516.5625
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:00 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:00 12611740.0      0.00       0.0 24283762.0                           423963.1250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00 12611740.0      0.00       0.0 24283762.0                           423963.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 12611740.0      0.00       0.0 24283762.0                           423963.1250
    0:00:01 13025800.0      0.00       0.0 24998200.0                           448417.9375
    0:00:01 13025800.0      0.00       0.0 24998200.0                           448417.9375
    0:00:01 13025800.0      0.00       0.0 24998200.0                           448417.9375
    0:00:01 13025800.0      0.00       0.0 24998200.0                           448417.9375
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=13025800.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=13370984.000
+ '[' 13370984 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.NOR2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 187 leaf cells, ports, hiers and 184 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:19:51 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :        71
        Number of annotated net delay arcs  :        71
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999959567468.650391 ns, Total Simulation Time : 4999959567468.650391 ns

======================================================================
Summary:
Total number of nets = 184
Number of annotated nets = 184 (100.00%)
Total number of leaf cells = 40
Number of fully annotated leaf cells = 40 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 4 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=6.644e-04
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_13.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/13.sv
+ echo -e '13\t8.621e-01\t13025800.000000\t13370984.000\t6.644e-04'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/14 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/14/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:6] <= 3)?
     (X17[7:5] <= 2)?
       (X12[7:6] <= 1)?
         (X8[7:2] <= 51)?
          15
        :
          1
      :
         (X13[7:6] <= 0)?
          1
        :
          3
    :
       (X0[7:6] <= 4)?
         (X6[7:6] <= 0)?
           (X16[7:5] <= 1)?
            1
          :
             (X8[7:5] <= 1)?
               (X16[7:6] <= 2)?
                87
              :
                 (X0[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                     (X17[7:5] <= 3)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:5] <= 0)?
             (X10[7:6] <= 0)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:5] <= 0)?
               (X13[7:4] <= 7)?
                1
              :
                3
            :
               (X19[7:5] <= 2)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:5] <= 3)?
             (X6[7:6] <= 0)?
               (X9[7:6] <= 1)?
                 (X2[7:6] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:5] <= 4)?
               (X3[7:5] <= 1)?
                 (X18[7:6] <= 0)?
                  14
                :
                   (X11[7:4] <= 3)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:6] <= 1)?
                 (X13[7:5] <= 0)?
                   (X3[7:6] <= 0)?
                     (X15[7:4] <= 0)?
                      3
                    :
                       (X16[7:6] <= 1)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:6] <= 1)?
                     (X7[7:5] <= 1)?
                       (X12[7:5] <= 7)?
                        4
                      :
                         (X1[7:5] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:6] <= 0)?
             (X9[7:6] <= 0)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 1)?
              144
            :
               (X12[7:6] <= 1)?
                5
              :
                1
  :
     (X9[7:6] <= 0)?
       (X17[7:6] <= 0)?
         (X13[7:5] <= 4)?
           (X14[7:6] <= 2)?
            45
          :
             (X6[7:5] <= 0)?
              1
            :
              1
        :
          2
      :
         (X7[7:6] <= 1)?
           (X19[7:6] <= 0)?
             (X12[7:5] <= 3)?
              5
            :
               (X3[7:6] <= 0)?
                 (X7[7:6] <= 2)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:5] <= 0)?
              112
            :
               (X2[7:4] <= 0)?
                3
              :
                2
        :
           (X18[7:6] <= 1)?
            5
          :
            3
    :
       (X9[7:6] <= 2)?
         (X7[7:6] <= 0)?
           (X0[7:6] <= 1)?
             (X8[7:6] <= 0)?
               (X3[7:6] <= 0)?
                 (X1[7:5] <= 0)?
                   (X7[7:6] <= 4)?
                    26
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:5] <= 3)?
                  4
                :
                  1
            :
               (X14[7:5] <= 0)?
                16
              :
                2
          :
             (X9[7:5] <= 0)?
               (X7[7:6] <= 1)?
                 (X9[7:6] <= 0)?
                   (X16[7:4] <= 12)?
                    37
                  :
                     (X1[7:5] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 1)?
          24
        :
           (X8[7:5] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/14/accuracy.txt
+ accuracy=8.605e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/14/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/14/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 109 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)
 Implement Synthetic for 'top'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 15380330.0      0.00       0.0 32603082.0                           463970.0312
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 17593050.0      0.00       0.0 35192496.0                           582021.6875
    0:00:01 18007110.0      0.00       0.0 35879848.0                           606476.5000
    0:00:01 18007110.0      0.00       0.0 35879848.0                           606476.5000
    0:00:01 18007110.0      0.00       0.0 35879848.0                           606476.5000
    0:00:01 18007110.0      0.00       0.0 35879848.0                           606476.5000
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=18007110.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=12308252.000
+ '[' 12308252 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NOR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OR2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 203 leaf cells, ports, hiers and 200 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:20:09 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       100
        Number of annotated net delay arcs  :       100
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999959946666.940430 ns, Total Simulation Time : 4999959946666.940430 ns

======================================================================
Summary:
Total number of nets = 200
Number of annotated nets = 200 (100.00%)
Total number of leaf cells = 56
Number of fully annotated leaf cells = 56 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 4 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=8.888e-04
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_14.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/14.sv
+ echo -e '14\t8.605e-01\t18007110.000000\t12308252.000\t8.888e-04'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/15 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/15/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:6] <= 3)?
     (X17[7:4] <= 4)?
       (X12[7:4] <= 5)?
         (X8[7:5] <= 7)?
          15
        :
          1
      :
         (X13[7:6] <= 0)?
          1
        :
          3
    :
       (X0[7:6] <= 2)?
         (X6[7:5] <= 0)?
           (X16[7:6] <= 0)?
            1
          :
             (X8[7:6] <= 0)?
               (X16[7:6] <= 3)?
                87
              :
                 (X0[7:5] <= 3)?
                   (X1[7:6] <= 0)?
                     (X17[7:4] <= 7)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:5] <= 1)?
              31
            :
               (X14[7:5] <= 0)?
                1
              :
                1
          :
             (X1[7:5] <= 1)?
               (X13[7:6] <= 0)?
                1
              :
                3
            :
               (X19[7:5] <= 0)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 1)?
           (X18[7:5] <= 2)?
             (X6[7:6] <= 1)?
               (X9[7:5] <= 3)?
                 (X2[7:6] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:4] <= 12)?
               (X3[7:6] <= 0)?
                 (X18[7:2] <= 48)?
                  14
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:6] <= 3)?
                 (X13[7:6] <= 1)?
                   (X3[7:4] <= 0)?
                     (X15[7:6] <= 0)?
                      3
                    :
                       (X16[7:5] <= 3)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:6] <= 1)?
                     (X7[7:6] <= 2)?
                       (X12[7:5] <= 5)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:6] <= 0)?
             (X9[7:5] <= 0)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:5] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 1)?
              144
            :
               (X12[7:4] <= 7)?
                5
              :
                1
  :
     (X9[7:6] <= 0)?
       (X17[7:3] <= 6)?
         (X13[7:6] <= 3)?
           (X14[7:6] <= 0)?
            45
          :
             (X6[7:5] <= 2)?
              1
            :
              1
        :
          2
      :
         (X7[7:5] <= 8)?
           (X19[7:6] <= 0)?
             (X12[7:6] <= 0)?
              5
            :
               (X3[7:5] <= 0)?
                 (X7[7:6] <= 3)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:4] <= 3)?
              112
            :
               (X2[7:6] <= 0)?
                3
              :
                2
        :
           (X18[7:6] <= 1)?
            5
          :
            3
    :
       (X9[7:3] <= 23)?
         (X7[7:6] <= 2)?
           (X0[7:6] <= 1)?
             (X8[7:5] <= 0)?
               (X3[7:6] <= 1)?
                 (X1[7:5] <= 0)?
                   (X7[7:5] <= 5)?
                    26
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:3] <= 11)?
                  4
                :
                  1
            :
               (X14[7:6] <= 0)?
                16
              :
                2
          :
             (X9[7:5] <= 0)?
               (X7[7:5] <= 3)?
                 (X9[7:3] <= 9)?
                   (X16[7:4] <= 15)?
                    37
                  :
                     (X1[7:5] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:5] <= 3)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 1)?
          24
        :
           (X8[7:6] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/15/accuracy.txt
+ accuracy=8.574e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/15/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/15/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./hdl/top.v:21: Statement unreachable (Prior branch conditions are always met).  (VER-61)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 107 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 26917510.0      0.00       0.0 63786240.0                           778821.3750
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 30136020.0      0.00       0.0 63539788.0 net669                    937302.6250
    0:00:01 30136020.0      0.00       0.0 63539788.0                           937302.6250
    0:00:01 30136020.0      0.00       0.0 63539788.0                           937302.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 30136020.0      0.00       0.0 63539788.0                           937302.6250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 29351120.0      0.00       0.0 62722856.0                           907182.8125
    0:00:02 30136020.0      0.00       0.0 63542568.0 net1853                   937302.6250
    0:00:02 30136020.0      0.00       0.0 63542568.0                           937302.6250
    0:00:02 30136020.0      0.00       0.0 63542568.0                           937302.6250
    0:00:02 30136020.0      0.00       0.0 63542568.0                           937302.6250
    0:00:02 30136020.0      0.00       0.0 63542568.0                           937302.6250
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=30136020.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=15893071.000
+ '[' 15893071 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 246 leaf cells, ports, hiers and 243 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:20:29 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       180
        Number of annotated net delay arcs  :       180
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999960597085.770508 ns, Total Simulation Time : 4999960597085.770508 ns

======================================================================
Summary:
Total number of nets = 243
Number of annotated nets = 243 (100.00%)
Total number of leaf cells = 99
Number of fully annotated leaf cells = 99 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 5 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=1.362e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_15.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/15.sv
+ echo -e '15\t8.574e-01\t30136020.000000\t15893071.000\t1.362e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/16 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/16/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:6] <= 3)?
     (X17[7:6] <= 1)?
       (X12[7:4] <= 3)?
         (X8[7:5] <= 5)?
          15
        :
          1
      :
         (X13[7:6] <= 0)?
          1
        :
          3
    :
       (X0[7:6] <= 3)?
         (X6[7:6] <= 0)?
           (X16[7:5] <= 3)?
            1
          :
             (X8[7:5] <= 0)?
               (X16[7:6] <= 1)?
                87
              :
                 (X0[7:4] <= 6)?
                   (X1[7:6] <= 0)?
                     (X17[7:6] <= 0)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:6] <= 1)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:6] <= 0)?
               (X13[7:5] <= 3)?
                1
              :
                3
            :
               (X19[7:6] <= 0)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:4] <= 9)?
             (X6[7:3] <= 1)?
               (X9[7:6] <= 3)?
                 (X2[7:6] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:6] <= 0)?
               (X3[7:6] <= 1)?
                 (X18[7:5] <= 3)?
                  14
                :
                   (X11[7:4] <= 1)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 2)?
                 (X13[7:6] <= 1)?
                   (X3[7:6] <= 0)?
                     (X15[7:5] <= 0)?
                      3
                    :
                       (X16[7:6] <= 2)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:6] <= 1)?
                     (X7[7:5] <= 1)?
                       (X12[7:5] <= 5)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:5] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:5] <= 0)?
             (X9[7:6] <= 0)?
               (X19[7:5] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 1)?
                5
              :
                1
  :
     (X9[7:6] <= 0)?
       (X17[7:6] <= 1)?
         (X13[7:6] <= 1)?
           (X14[7:6] <= 0)?
            45
          :
             (X6[7:5] <= 1)?
              1
            :
              1
        :
          2
      :
         (X7[7:6] <= 2)?
           (X19[7:6] <= 0)?
             (X12[7:6] <= 0)?
              5
            :
               (X3[7:6] <= 0)?
                 (X7[7:6] <= 2)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:5] <= 0)?
                3
              :
                2
        :
           (X18[7:6] <= 1)?
            5
          :
            3
    :
       (X9[7:6] <= 4)?
         (X7[7:4] <= 11)?
           (X0[7:6] <= 1)?
             (X8[7:5] <= 0)?
               (X3[7:6] <= 0)?
                 (X1[7:6] <= 0)?
                   (X7[7:6] <= 3)?
                    26
                  :
                     (X9[7:4] <= 6)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:6] <= 0)?
                  4
                :
                  1
            :
               (X14[7:6] <= 0)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:6] <= 3)?
                 (X9[7:6] <= 0)?
                   (X16[7:6] <= 1)?
                    37
                  :
                     (X1[7:5] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 0)?
          24
        :
           (X8[7:6] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/16/accuracy.txt
+ accuracy=8.527e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/16/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/16/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00 10884330.0      0.00       0.0 24767448.0                           335527.4688
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:00 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:00 12682990.0      0.00       0.0 26686640.0                           429124.2812


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00 12682990.0      0.00       0.0 26686640.0                           429124.2812
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
    0:00:01 12682990.0      0.00       0.0 26686640.0                           429124.2812
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=12682990.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=12527812.000
+ '[' 12527812 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.NOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 186 leaf cells, ports, hiers and 183 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:20:45 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :        70
        Number of annotated net delay arcs  :        70
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999957182558.009766 ns, Total Simulation Time : 4999957182558.009766 ns

======================================================================
Summary:
Total number of nets = 183
Number of annotated nets = 183 (100.00%)
Total number of leaf cells = 39
Number of fully annotated leaf cells = 39 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 4 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=6.326e-04
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_16.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/16.sv
+ echo -e '16\t8.527e-01\t12682990.000000\t12527812.000\t6.326e-04'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/17 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/17/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:6] <= 3)?
     (X17[7:5] <= 3)?
       (X12[7:6] <= 1)?
         (X8[7:6] <= 2)?
          15
        :
          1
      :
         (X13[7:6] <= 1)?
          1
        :
          3
    :
       (X0[7:5] <= 5)?
         (X6[7:6] <= 0)?
           (X16[7:6] <= 0)?
            1
          :
             (X8[7:6] <= 0)?
               (X16[7:6] <= 1)?
                87
              :
                 (X0[7:6] <= 2)?
                   (X1[7:5] <= 0)?
                     (X17[7:6] <= 0)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:6] <= 0)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:6] <= 0)?
               (X13[7:5] <= 3)?
                1
              :
                3
            :
               (X19[7:6] <= 0)?
                6
              :
                 (X1[7:3] <= 4)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:5] <= 3)?
             (X6[7:4] <= 1)?
               (X9[7:6] <= 1)?
                 (X2[7:6] <= 0)?
                  60
                :
                   (X2[7:5] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:6] <= 1)?
               (X3[7:5] <= 0)?
                 (X18[7:5] <= 6)?
                  14
                :
                   (X11[7:6] <= 0)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:6] <= 2)?
                 (X13[7:6] <= 0)?
                   (X3[7:6] <= 0)?
                     (X15[7:6] <= 0)?
                      3
                    :
                       (X16[7:6] <= 0)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:6] <= 1)?
                     (X7[7:6] <= 0)?
                       (X12[7:6] <= 4)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:6] <= 1)?
             (X9[7:4] <= 0)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:5] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 1)?
              144
            :
               (X12[7:6] <= 1)?
                5
              :
                1
  :
     (X9[7:6] <= 0)?
       (X17[7:5] <= 0)?
         (X13[7:6] <= 1)?
           (X14[7:6] <= 1)?
            45
          :
             (X6[7:4] <= 0)?
              1
            :
              1
        :
          2
      :
         (X7[7:6] <= 3)?
           (X19[7:6] <= 0)?
             (X12[7:5] <= 0)?
              5
            :
               (X3[7:5] <= 1)?
                 (X7[7:6] <= 1)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:6] <= 0)?
                3
              :
                2
        :
           (X18[7:6] <= 1)?
            5
          :
            3
    :
       (X9[7:6] <= 1)?
         (X7[7:6] <= 1)?
           (X0[7:6] <= 1)?
             (X8[7:6] <= 0)?
               (X3[7:5] <= 1)?
                 (X1[7:5] <= 0)?
                   (X7[7:4] <= 13)?
                    26
                  :
                     (X9[7:6] <= 0)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:6] <= 0)?
                  4
                :
                  1
            :
               (X14[7:6] <= 0)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:5] <= 3)?
                 (X9[7:6] <= 0)?
                   (X16[7:6] <= 0)?
                    37
                  :
                     (X1[7:5] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:5] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 0)?
          24
        :
           (X8[7:6] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/17/accuracy.txt
+ accuracy=8.433e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/17/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/17/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 115 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 23664420.0      0.00       0.0 55880808.0                           679687.9375
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:02 28331920.0      0.00       0.0 58373924.0                           912026.1875
    0:00:02 28331920.0      0.00       0.0 58373924.0                           912026.1875


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 28331920.0      0.00       0.0 58373924.0                           912026.1875
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 27547020.0      0.00       0.0 57573764.0                           881906.3750
    0:00:02 28331920.0      0.00       0.0 58379864.0                           912026.1875
    0:00:02 28331920.0      0.00       0.0 58379864.0                           912026.1875
    0:00:02 28331920.0      0.00       0.0 58379864.0                           912026.1875
    0:00:02 28331920.0      0.00       0.0 58379864.0                           912026.1875
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=28331920.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=17646744.000
+ '[' 17646744 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.OR2X1(fast)
# Loading work.INVX1(fast)
# Loading work.AND2X1(fast)
# Loading work.NAND2X1(fast)
# Loading work.NOR2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 239 leaf cells, ports, hiers and 236 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:21:03 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       165
        Number of annotated net delay arcs  :       165
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999962803132.400391 ns, Total Simulation Time : 4999962803132.400391 ns

======================================================================
Summary:
Total number of nets = 236
Number of annotated nets = 236 (100.00%)
Total number of leaf cells = 92
Number of fully annotated leaf cells = 92 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 4 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=1.308e-03
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_17.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/17.sv
+ echo -e '17\t8.433e-01\t28331920.000000\t17646744.000\t1.308e-03'
+ for netl_id in '$(seq 0 $pareto_sols)'
+ python3 /home/balkon00/PrintedTrees/src/tree2verilog.py --results-dir /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/18 --verilog-file /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/18/dtree.v --tb-inputs-file /home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt
module top(X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);
input [7:0] X0;
input [7:0] X1;
input [7:0] X2;
input [7:0] X3;
input [7:0] X6;
input [7:0] X7;
input [7:0] X8;
input [7:0] X9;
input [7:0] X10;
input [7:0] X11;
input [7:0] X12;
input [7:0] X13;
input [7:0] X14;
input [7:0] X15;
input [7:0] X16;
input [7:0] X17;
input [7:0] X18;
input [7:0] X19;
output [1:0] out;
assign out = 
   (X7[7:6] <= 3)?
     (X17[7:6] <= 1)?
       (X12[7:4] <= 2)?
         (X8[7:6] <= 1)?
          15
        :
          1
      :
         (X13[7:5] <= 0)?
          1
        :
          3
    :
       (X0[7:6] <= 3)?
         (X6[7:6] <= 0)?
           (X16[7:5] <= 0)?
            1
          :
             (X8[7:6] <= 0)?
               (X16[7:6] <= 0)?
                87
              :
                 (X0[7:6] <= 0)?
                   (X1[7:6] <= 0)?
                     (X17[7:6] <= 0)?
                      1
                    :
                      4
                  :
                    4
                :
                  32
            :
              535
        :
           (X2[7:6] <= 0)?
             (X10[7:6] <= 0)?
              31
            :
               (X14[7:6] <= 0)?
                1
              :
                1
          :
             (X1[7:6] <= 0)?
               (X13[7:6] <= 1)?
                1
              :
                3
            :
               (X19[7:6] <= 0)?
                6
              :
                 (X1[7:6] <= 0)?
                  2
                :
                  1
      :
         (X1[7:6] <= 0)?
           (X18[7:6] <= 1)?
             (X6[7:5] <= 1)?
               (X9[7:6] <= 2)?
                 (X2[7:6] <= 0)?
                  60
                :
                   (X2[7:6] <= 0)?
                    2
                  :
                    1
              :
                2
            :
              4
          :
             (X0[7:6] <= 0)?
               (X3[7:6] <= 1)?
                 (X18[7:5] <= 3)?
                  14
                :
                   (X11[7:6] <= 1)?
                    2
                  :
                    2
              :
                3
            :
               (X9[7:5] <= 2)?
                 (X13[7:6] <= 1)?
                   (X3[7:6] <= 0)?
                     (X15[7:4] <= 0)?
                      3
                    :
                       (X16[7:6] <= 1)?
                        1
                      :
                        1
                  :
                    16
                :
                   (X0[7:6] <= 3)?
                     (X7[7:5] <= 1)?
                       (X12[7:6] <= 2)?
                        4
                      :
                         (X1[7:6] <= 0)?
                          3
                        :
                          1
                    :
                      6
                  :
                     (X1[7:6] <= 0)?
                      6
                    :
                      1
              :
                4
        :
           (X3[7:6] <= 1)?
             (X9[7:6] <= 0)?
               (X19[7:6] <= 0)?
                2
              :
                33
            :
               (X10[7:6] <= 0)?
                1
              :
                3
          :
             (X15[7:6] <= 0)?
              144
            :
               (X12[7:6] <= 0)?
                5
              :
                1
  :
     (X9[7:6] <= 0)?
       (X17[7:6] <= 0)?
         (X13[7:6] <= 1)?
           (X14[7:6] <= 0)?
            45
          :
             (X6[7:6] <= 1)?
              1
            :
              1
        :
          2
      :
         (X7[7:5] <= 6)?
           (X19[7:4] <= 0)?
             (X12[7:6] <= 0)?
              5
            :
               (X3[7:6] <= 0)?
                 (X7[7:5] <= 3)?
                  2
                :
                  4
              :
                22
          :
             (X6[7:6] <= 0)?
              112
            :
               (X2[7:6] <= 0)?
                3
              :
                2
        :
           (X18[7:6] <= 1)?
            5
          :
            3
    :
       (X9[7:6] <= 2)?
         (X7[7:5] <= 3)?
           (X0[7:6] <= 0)?
             (X8[7:6] <= 0)?
               (X3[7:5] <= 0)?
                 (X1[7:5] <= 0)?
                   (X7[7:6] <= 3)?
                    26
                  :
                     (X9[7:6] <= 1)?
                      1
                    :
                      1
                :
                  2
              :
                 (X14[7:6] <= 0)?
                  4
                :
                  1
            :
               (X14[7:5] <= 0)?
                16
              :
                2
          :
             (X9[7:6] <= 0)?
               (X7[7:6] <= 0)?
                 (X9[7:5] <= 0)?
                   (X16[7:6] <= 1)?
                    37
                  :
                     (X1[7:6] <= 0)?
                      2
                    :
                      1
                :
                  1
              :
                 (X13[7:6] <= 0)?
                   (X2[7:6] <= 0)?
                    4
                  :
                    3
                :
                  4
            :
              82
        :
           (X3[7:6] <= 0)?
            8
          :
            2
      :
         (X3[7:6] <= 0)?
          24
        :
           (X8[7:6] <= 0)?
            1
          :
            2
;
endmodule

`timescale 1ns/1ps
module top_tb();
`define EOF 32'hFFFF_FFFF
`define NULL 0
localparam period = 0;
localparam halfperiod = period/2;

reg [7:0] X0_reg;
reg [7:0] X1_reg;
reg [7:0] X2_reg;
reg [7:0] X3_reg;
reg [7:0] X6_reg;
reg [7:0] X7_reg;
reg [7:0] X8_reg;
reg [7:0] X9_reg;
reg [7:0] X10_reg;
reg [7:0] X11_reg;
reg [7:0] X12_reg;
reg [7:0] X13_reg;
reg [7:0] X14_reg;
reg [7:0] X15_reg;
reg [7:0] X16_reg;
reg [7:0] X17_reg;
reg [7:0] X18_reg;
reg [7:0] X19_reg;
wire [7:0] X0;
wire [7:0] X1;
wire [7:0] X2;
wire [7:0] X3;
wire [7:0] X6;
wire [7:0] X7;
wire [7:0] X8;
wire [7:0] X9;
wire [7:0] X10;
wire [7:0] X11;
wire [7:0] X12;
wire [7:0] X13;
wire [7:0] X14;
wire [7:0] X15;
wire [7:0] X16;
wire [7:0] X17;
wire [7:0] X18;
wire [7:0] X19;
wire [1:0] out;

integer fin, fout, r;

top DUT (X0, X1, X2, X3, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, out);

//read inp
initial begin
    $display($time, " << Starting the Simulation >>");
    fin = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/inputs.txt", "r");
    if (fin == `NULL) begin
        $display($time, " file not found");
        $finish;
    end
    fout = $fopen("/home/balkon00/PrintedTrees/test/pareto/sim/output.txt", "w");
    forever begin
        r = $fscanf(fin,"%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\n", X0_reg, X1_reg, X2_reg, X3_reg, X6_reg, X7_reg, X8_reg, X9_reg, X10_reg, X11_reg, X12_reg, X13_reg, X14_reg, X15_reg, X16_reg, X17_reg, X18_reg, X19_reg);
        #period $fwrite(fout, "%d\n", out);
        if ($feof(fin)) begin
            $display($time, " << Finishing the Simulation >>");
            $fclose(fin);
            $fclose(fout);
            $finish;
        end
    end
end

assign X0 = X0_reg;
assign X1 = X1_reg;
assign X2 = X2_reg;
assign X3 = X3_reg;
assign X6 = X6_reg;
assign X7 = X7_reg;
assign X8 = X8_reg;
assign X9 = X9_reg;
assign X10 = X10_reg;
assign X11 = X11_reg;
assign X12 = X12_reg;
assign X13 = X13_reg;
assign X14 = X14_reg;
assign X15 = X15_reg;
assign X16 = X16_reg;
assign X17 = X17_reg;
assign X18 = X18_reg;
assign X19 = X19_reg;

endmodule


++ awk '{printf("%.3e", $1)}' /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/18/accuracy.txt
+ accuracy=8.182e-01
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/18/dtree.v /home/balkon00/PrintedTrees/test/pareto/hdl/top.v
+ cp /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/18/dtree_tb.v /home/balkon00/PrintedTrees/test/pareto/sim/top_tb.v
+ simclk=50000000
+ sed -i '/localparam period =/ c\localparam period = 50000000;' ./sim/top_tb.v
+ make dcsyn
./scripts/syn.sh
Verilog files found: ./hdl/top.v 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP4 for linux64 - May 20, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/balkon00/.synopsys_dv_prefs.tcl
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
	set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
	set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set LIB_SDB_NAME " "
 
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/hdl/ ]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/hdl/
set target_library [list ${LIB_DB_NAME}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library [list ${LIB_DB_NAME} ${synthetic_library}]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb
set symbol_library [list ${LIB_SDB_NAME}]
{ }
#read files
set verilog_files $::env(ENV_VERILOG_FILES)
./hdl/top.v 
set top_design $::env(ENV_TOP_DESIGN)
top
analyze -f Verilog $verilog_files
Running PRESTO HDLC
Compiling source file ./hdl/top.v
Presto compilation completed successfully.
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate $top_design
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/gtech.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/standard.sldb'
  Loading link library 'PPDK_Standard_Library_1.0V_25C_TYP_X1'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./hdl/top.v:21: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
1
current_design $top_design
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  PPDK_Standard_Library_1.0V_25C_TYP_X1 (library) /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db
  dw_foundation.sldb (library) /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb

1
set auto_wire_load_selection true
true
set_max_area 0
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
#compile option
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.4 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 119 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top'

Loaded alib file './alib-52/PPDK_Standard_Library_1.0V_25C_TYP_X1.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'top'
Information: Added key list 'DesignWare' to design 'top'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 12498810.0      0.00       0.0 28705694.0                           394531.3125
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:01 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:02 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:02 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:02 13905020.0      0.00       0.0 30349478.0                           473068.2188
    0:00:02 13905020.0      0.00       0.0 30349478.0                           473068.2188
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'LATCHX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'DFFNRX1'
         to break a loop detected in this library cell. (OPT-314)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_qor > ./reports/${top_design}_${clk_period}ns.qor.rpt
report_area > ./reports/${top_design}_${clk_period}ns.area.rpt
report_area -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.area.rpt
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.rpt 
#write files
change_names -h -rules verilog
1
write -h -f ddc -output ./gate/${top_design}.ddc
Writing ddc file './gate/top.ddc'.
1
write -h -f verilog -output ./gate/${top_design}.sv
Writing verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'.
1
write_sdc ./gate/${top_design}.sdc
1
write_sdf ./gate/${top_design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sdf'. (WT-3)
1
#exit
quit

Thank you...
++ awk '/Total cell area/ {print $NF}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt
+ area=13905020.000000
+ grep -q 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ grep 'data arrival time' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt
++ awk 'NR==1 {print $NF}'
+ delay=11518001.000
+ '[' 11518001 -eq 0 ']'
+ rm -rf work_gate
+ make gate_sim
./scripts/gatesim.sh
Creating Library work_gate
Compiling /home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.v 
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top_tb

Top level modules:
	top_tb
QuestaSim-64 vlog 10.1d Compiler 2012.11 Nov  1 2012
-- Compiling module top

Top level modules:
	top
Reading /Software/ModelSim/questa_10.1d/questasim/tcl/vsim/pref.tcl 

# 10.1d

# vsim +sdfverbose -do ./scripts/gatesim.tcl -c -sdfmax /DUT/=./gate/top.sdf -t 1ps work_gate.top_tb 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.1d linux_x86_64 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.top_tb(fast)
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.AND2X1(fast)
# Loading work.INVX1(fast)
# Loading work.OR2X1(fast)
# Loading work.NOR2X1(fast)
# Loading work.NAND2X1(fast)
# Loading instances from ./gate/top.sdf
# Loading timing data from ./gate/top.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb File: ./sim/top_tb.v
# do ./scripts/gatesim.tcl 
# /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
# top_tb
# DUT
#                    0 << Starting the Simulation >>
#        5000000000000 << Finishing the Simulation >>
# ** Note: $finish    : ./sim/top_tb.v(67)
#    Time: 5000 sec  Iteration: 0  Instance: /top_tb
+ grep -iq x /home/balkon00/PrintedTrees/test/pareto/sim/output.txt
+ make power
./scripts/power.sh

                                 PrimeTime (R)

               Version S-2021.06-SP1 for linux64 - Jul 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees/test/pareto
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/test/pareto/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/test/pareto/gate/top.sv'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Linking design top...
Information: 6 (54.55%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 301 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 307 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 191 leaf cells, ports, hiers and 188 nets in the design (LNK-047)
1
read_sdf ./gate/${top_design}.sdf

****************************************
Report : read_sdf /home/balkon00/PrintedTrees/test/pareto/gate/top.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : top
Version: S-2021.06-SP1
Date   : Mon Jan 10 21:21:19 2022
****************************************

        0 error(s)
        Number of annotated cell delay arcs :        78
        Number of annotated net delay arcs  :        78
        Number of annotated timing checks   :         0
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 1.00 (min)  1.00 (max)
        PROCESS    : TT (min)  TT (max)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
#power
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode averaged
averaged
set vcdfile $::env(ENV_VCDFILE)
/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
set dut $::env(ENV_DUT_NAME)
DUT
set tb $::env(ENV_TB_NAME)
top_tb
read_vcd -strip_path ${tb}/${dut} ${vcdfile}
Information: Reading file top.vcd.gz to annotate toggle rates on the design...
Information: Reading vcd file '/home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz'
Information: Simulation Start Time : 0.000000 ns, Simulation End Time : 4999956626893.480469 ns, Total Simulation Time : 4999956626893.480469 ns

======================================================================
Summary:
Total number of nets = 188
Number of annotated nets = 188 (100.00%)
Total number of leaf cells = 44
Number of fully annotated leaf cells = 44 (100.00%)
======================================================================

Information: Total number of synthesis invariant points = 144 , annotated synthesis invariant points = 144, annotation_ratio = 100.00%
1
update_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
#reports
set clk_period $::env(ENV_CLK_PERIOD)
50000000
report_power > ./reports/${top_design}_${clk_period}ns.power.ptpx.rpt
report_power -hierarchy > ./reports/${top_design}_${clk_period}ns.hierarchy.power.ptpx.rpt
write_saif ./gate/${top_design}.saif
1
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'dut'. (CMD-041)
Information: Defining new variable 'tb'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'vcdfile'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 2771.67 MB
CPU usage for this session: 4 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 2 warnings, 23 informationals

Thank you for using pt_shell!
Remember to delete the vcd file:
rm /home/balkon00/PrintedTrees/test/pareto/sim/top.vcd.gz
++ awk '/Total Power/ {print $4}' /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt
+ power=6.599e-04
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.area.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/area_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.timing.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/delay_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/reports/top_50000000ns.power.ptpx.rpt /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/reports/power_18.rpt
+ mv /home/balkon00/PrintedTrees/test/pareto/gate/top.sv /home/balkon00/PrintedTrees/test/pareto/results/cardio_10_01_2022__21_04/netlists/18.sv
+ echo -e '18\t8.182e-01\t13905020.000000\t11518001.000\t6.599e-04'
