#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000952470 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000000000127d440_0 .net "o", 0 0, L_0000000001285d20;  1 drivers
v000000000127bf00_0 .net "ob", 0 0, L_0000000001279160;  1 drivers
v000000000127d940_0 .var "rin1", 15 0;
v000000000127ba00_0 .var "rin2", 15 0;
v000000000127baa0_0 .var "rin3", 0 0;
v000000000127d8a0_0 .var "rinb1", 15 0;
v000000000127d1c0_0 .var "rinb2", 15 0;
v000000000127e020_0 .var "rinb3", 0 0;
v000000000127c7c0_0 .net "wout", 15 0, L_0000000001286e00;  1 drivers
v000000000127d9e0_0 .net "woutb", 15 0, L_000000000127a4c0;  1 drivers
S_0000000000952600 .scope module, "full" "add16_cla" 2 13, 3 85 0, S_0000000000952470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "sum16";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 16 "a16";
    .port_info 3 /INPUT 16 "b16";
    .port_info 4 /INPUT 1 "cin";
L_00000000012947e0 .functor BUFZ 1, v000000000127baa0_0, C4<0>, C4<0>, C4<0>;
L_0000000001294d90 .functor AND 1, L_000000000127e480, L_000000000127f7e0, C4<1>, C4<1>;
L_0000000001294070/d .functor OR 1, L_000000000127fba0, L_0000000001294d90, C4<0>, C4<0>;
L_0000000001294070 .delay 1 (2,2,2) L_0000000001294070/d;
L_0000000001293c10 .functor AND 1, L_000000000127f560, L_000000000127f6a0, C4<1>, C4<1>;
L_0000000001294850 .functor OR 1, L_000000000127fce0, L_0000000001293c10, C4<0>, C4<0>;
L_0000000001294f50 .functor AND 1, L_000000000127e3e0, L_000000000127ef20, C4<1>, C4<1>;
L_0000000001294930 .functor AND 1, L_0000000001294f50, L_00000000012808c0, C4<1>, C4<1>;
L_00000000012948c0/d .functor OR 1, L_0000000001294850, L_0000000001294930, C4<0>, C4<0>;
L_00000000012948c0 .delay 1 (4,4,4) L_00000000012948c0/d;
L_00000000012949a0 .functor AND 1, L_000000000127fe20, L_00000000012806e0, C4<1>, C4<1>;
L_0000000001293c80 .functor OR 1, L_000000000127fc40, L_00000000012949a0, C4<0>, C4<0>;
L_00000000012940e0 .functor AND 1, L_000000000127e200, L_000000000127e520, C4<1>, C4<1>;
L_00000000012941c0 .functor AND 1, L_00000000012940e0, L_000000000127e7a0, C4<1>, C4<1>;
L_0000000001293cf0 .functor OR 1, L_0000000001293c80, L_00000000012941c0, C4<0>, C4<0>;
L_0000000001294fc0 .functor AND 1, L_000000000127e840, L_000000000127eac0, C4<1>, C4<1>;
L_0000000001294a10 .functor AND 1, L_0000000001294fc0, L_000000000127eb60, C4<1>, C4<1>;
L_0000000001294a80 .functor AND 1, L_0000000001294a10, L_0000000001281a40, C4<1>, C4<1>;
L_0000000001294230/d .functor OR 1, L_0000000001293cf0, L_0000000001294a80, C4<0>, C4<0>;
L_0000000001294230 .delay 1 (4,4,4) L_0000000001294230/d;
L_0000000001294af0 .functor AND 1, L_0000000001280c80, L_00000000012814a0, C4<1>, C4<1>;
L_0000000001294b60 .functor AND 1, L_0000000001294af0, L_0000000001282940, C4<1>, C4<1>;
L_0000000001295110 .functor OR 1, L_00000000012812c0, L_0000000001294b60, C4<0>, C4<0>;
L_0000000001293580 .functor AND 1, L_00000000012823a0, L_0000000001281860, C4<1>, C4<1>;
L_00000000012935f0 .functor AND 1, L_0000000001293580, L_0000000001281c20, C4<1>, C4<1>;
L_0000000001293d60 .functor AND 1, L_00000000012935f0, L_0000000001281680, C4<1>, C4<1>;
L_0000000001293dd0 .functor OR 1, L_0000000001295110, L_0000000001293d60, C4<0>, C4<0>;
L_0000000001293660 .functor AND 1, L_0000000001280a00, L_00000000012821c0, C4<1>, C4<1>;
L_0000000001293f90 .functor AND 1, L_0000000001293660, L_0000000001282ee0, C4<1>, C4<1>;
L_0000000001293e40 .functor AND 1, L_0000000001293f90, L_00000000012819a0, C4<1>, C4<1>;
L_00000000012936d0 .functor AND 1, L_0000000001293e40, L_0000000001282bc0, C4<1>, C4<1>;
L_00000000012942a0/d .functor OR 1, L_0000000001293dd0, L_00000000012936d0, C4<0>, C4<0>;
L_00000000012942a0 .delay 1 (6,6,6) L_00000000012942a0/d;
v000000000125e170_0 .net *"_ivl_175", 0 0, L_00000000012947e0;  1 drivers
v000000000125ed50_0 .net *"_ivl_179", 0 0, L_000000000127fba0;  1 drivers
v0000000001260510_0 .net *"_ivl_181", 0 0, L_000000000127e480;  1 drivers
v000000000125fc50_0 .net *"_ivl_183", 0 0, L_000000000127f7e0;  1 drivers
v000000000125ea30_0 .net *"_ivl_184", 0 0, L_0000000001294d90;  1 drivers
v000000000125e210_0 .net *"_ivl_186", 0 0, L_0000000001294070;  1 drivers
v00000000012605b0_0 .net *"_ivl_191", 0 0, L_000000000127fce0;  1 drivers
v000000000125e350_0 .net *"_ivl_193", 0 0, L_000000000127f560;  1 drivers
v000000000125f6b0_0 .net *"_ivl_195", 0 0, L_000000000127f6a0;  1 drivers
v00000000012606f0_0 .net *"_ivl_196", 0 0, L_0000000001293c10;  1 drivers
v000000000125f890_0 .net *"_ivl_198", 0 0, L_0000000001294850;  1 drivers
v000000000125ead0_0 .net *"_ivl_201", 0 0, L_000000000127e3e0;  1 drivers
v000000000125eb70_0 .net *"_ivl_203", 0 0, L_000000000127ef20;  1 drivers
v000000000125edf0_0 .net *"_ivl_204", 0 0, L_0000000001294f50;  1 drivers
v0000000001260a10_0 .net *"_ivl_207", 0 0, L_00000000012808c0;  1 drivers
v0000000001260b50_0 .net *"_ivl_208", 0 0, L_0000000001294930;  1 drivers
v0000000001260dd0_0 .net *"_ivl_210", 0 0, L_00000000012948c0;  1 drivers
v0000000001260ab0_0 .net *"_ivl_215", 0 0, L_000000000127fc40;  1 drivers
v0000000001260d30_0 .net *"_ivl_217", 0 0, L_000000000127fe20;  1 drivers
v0000000001260c90_0 .net *"_ivl_219", 0 0, L_00000000012806e0;  1 drivers
v0000000001260970_0 .net *"_ivl_220", 0 0, L_00000000012949a0;  1 drivers
v0000000001260bf0_0 .net *"_ivl_222", 0 0, L_0000000001293c80;  1 drivers
v0000000001260e70_0 .net *"_ivl_225", 0 0, L_000000000127e200;  1 drivers
v0000000001260f10_0 .net *"_ivl_227", 0 0, L_000000000127e520;  1 drivers
v00000000012608d0_0 .net *"_ivl_228", 0 0, L_00000000012940e0;  1 drivers
v0000000001260fb0_0 .net *"_ivl_231", 0 0, L_000000000127e7a0;  1 drivers
v000000000126e760_0 .net *"_ivl_232", 0 0, L_00000000012941c0;  1 drivers
v000000000126e9e0_0 .net *"_ivl_234", 0 0, L_0000000001293cf0;  1 drivers
v000000000126de00_0 .net *"_ivl_237", 0 0, L_000000000127e840;  1 drivers
v000000000126eee0_0 .net *"_ivl_239", 0 0, L_000000000127eac0;  1 drivers
v000000000126dd60_0 .net *"_ivl_240", 0 0, L_0000000001294fc0;  1 drivers
v000000000126fa20_0 .net *"_ivl_243", 0 0, L_000000000127eb60;  1 drivers
v000000000126f840_0 .net *"_ivl_244", 0 0, L_0000000001294a10;  1 drivers
v000000000126f160_0 .net *"_ivl_247", 0 0, L_0000000001281a40;  1 drivers
v000000000126e4e0_0 .net *"_ivl_248", 0 0, L_0000000001294a80;  1 drivers
v000000000126f200_0 .net *"_ivl_250", 0 0, L_0000000001294230;  1 drivers
v000000000126dae0_0 .net *"_ivl_256", 0 0, L_00000000012812c0;  1 drivers
v000000000126d9a0_0 .net *"_ivl_258", 0 0, L_0000000001280c80;  1 drivers
v000000000126da40_0 .net *"_ivl_260", 0 0, L_00000000012814a0;  1 drivers
v000000000126f0c0_0 .net *"_ivl_261", 0 0, L_0000000001294af0;  1 drivers
v000000000126e6c0_0 .net *"_ivl_264", 0 0, L_0000000001282940;  1 drivers
v000000000126ea80_0 .net *"_ivl_265", 0 0, L_0000000001294b60;  1 drivers
v000000000126ff20_0 .net *"_ivl_267", 0 0, L_0000000001295110;  1 drivers
v000000000126ef80_0 .net *"_ivl_270", 0 0, L_00000000012823a0;  1 drivers
v000000000126e800_0 .net *"_ivl_272", 0 0, L_0000000001281860;  1 drivers
v000000000126dfe0_0 .net *"_ivl_273", 0 0, L_0000000001293580;  1 drivers
v000000000126f340_0 .net *"_ivl_276", 0 0, L_0000000001281c20;  1 drivers
v000000000126eb20_0 .net *"_ivl_277", 0 0, L_00000000012935f0;  1 drivers
v000000000126fb60_0 .net *"_ivl_280", 0 0, L_0000000001281680;  1 drivers
v000000000126f660_0 .net *"_ivl_281", 0 0, L_0000000001293d60;  1 drivers
v000000000126f3e0_0 .net *"_ivl_283", 0 0, L_0000000001293dd0;  1 drivers
v000000000126dea0_0 .net *"_ivl_286", 0 0, L_0000000001280a00;  1 drivers
v000000000126f8e0_0 .net *"_ivl_288", 0 0, L_00000000012821c0;  1 drivers
v000000000126f700_0 .net *"_ivl_289", 0 0, L_0000000001293660;  1 drivers
v000000000126ed00_0 .net *"_ivl_292", 0 0, L_0000000001282ee0;  1 drivers
v000000000126f2a0_0 .net *"_ivl_293", 0 0, L_0000000001293f90;  1 drivers
v000000000126fc00_0 .net *"_ivl_296", 0 0, L_00000000012819a0;  1 drivers
v000000000126eda0_0 .net *"_ivl_297", 0 0, L_0000000001293e40;  1 drivers
v000000000126e8a0_0 .net *"_ivl_300", 0 0, L_0000000001282bc0;  1 drivers
v000000000126f980_0 .net *"_ivl_301", 0 0, L_00000000012936d0;  1 drivers
v000000000126f5c0_0 .net *"_ivl_303", 0 0, L_00000000012942a0;  1 drivers
v000000000126f480_0 .net "a16", 15 0, v000000000127d940_0;  1 drivers
v000000000126fca0_0 .net "b16", 15 0, v000000000127ba00_0;  1 drivers
v000000000126ee40_0 .net "cin", 0 0, v000000000127baa0_0;  1 drivers
v000000000126df40_0 .net "cout", 0 0, L_0000000001285d20;  alias, 1 drivers
v000000000126ebc0_0 .net "couts", 4 0, L_00000000012815e0;  1 drivers
v0000000001270060_0 .net "g", 15 0, L_000000000127c4a0;  1 drivers
v000000000126f520_0 .net "gstr", 3 0, L_000000000127ed40;  1 drivers
v000000000126ec60_0 .net "p", 15 0, L_000000000127bd20;  1 drivers
v000000000126f7a0_0 .net "pstr", 3 0, L_000000000127fd80;  1 drivers
v000000000126d900_0 .net "sum16", 15 0, L_0000000001286e00;  alias, 1 drivers
L_000000000127bb40 .part v000000000127d940_0, 0, 1;
L_000000000127e0c0 .part v000000000127ba00_0, 0, 1;
L_000000000127c540 .part v000000000127d940_0, 1, 1;
L_000000000127bbe0 .part v000000000127ba00_0, 1, 1;
L_000000000127c9a0 .part v000000000127d940_0, 2, 1;
L_000000000127d3a0 .part v000000000127ba00_0, 2, 1;
L_000000000127d6c0 .part v000000000127d940_0, 3, 1;
L_000000000127d4e0 .part v000000000127ba00_0, 3, 1;
L_000000000127d260 .part v000000000127d940_0, 4, 1;
L_000000000127cb80 .part v000000000127ba00_0, 4, 1;
L_000000000127dbc0 .part v000000000127d940_0, 5, 1;
L_000000000127c2c0 .part v000000000127ba00_0, 5, 1;
L_000000000127be60 .part v000000000127d940_0, 6, 1;
L_000000000127bc80 .part v000000000127ba00_0, 6, 1;
L_000000000127ca40 .part v000000000127d940_0, 7, 1;
L_000000000127d080 .part v000000000127ba00_0, 7, 1;
L_000000000127c040 .part v000000000127d940_0, 8, 1;
L_000000000127cae0 .part v000000000127ba00_0, 8, 1;
L_000000000127c0e0 .part v000000000127d940_0, 9, 1;
L_000000000127d580 .part v000000000127ba00_0, 9, 1;
L_000000000127ccc0 .part v000000000127d940_0, 10, 1;
L_000000000127dda0 .part v000000000127ba00_0, 10, 1;
L_000000000127c5e0 .part v000000000127d940_0, 11, 1;
L_000000000127d620 .part v000000000127ba00_0, 11, 1;
L_000000000127cc20 .part v000000000127d940_0, 12, 1;
L_000000000127c680 .part v000000000127ba00_0, 12, 1;
L_000000000127c180 .part v000000000127d940_0, 13, 1;
L_000000000127da80 .part v000000000127ba00_0, 13, 1;
L_000000000127d760 .part v000000000127d940_0, 14, 1;
L_000000000127cea0 .part v000000000127ba00_0, 14, 1;
LS_000000000127bd20_0_0 .concat8 [ 1 1 1 1], L_00000000011d0a10, L_00000000011d0a80, L_00000000011d0b60, L_00000000011d0070;
LS_000000000127bd20_0_4 .concat8 [ 1 1 1 1], L_00000000011cf5f0, L_00000000011cfe40, L_00000000011d1420, L_00000000011d11f0;
LS_000000000127bd20_0_8 .concat8 [ 1 1 1 1], L_0000000001292810, L_00000000012911c0, L_0000000001291c40, L_0000000001291d20;
LS_000000000127bd20_0_12 .concat8 [ 1 1 1 1], L_0000000001291e00, L_0000000001291ee0, L_00000000012929d0, L_00000000012914d0;
L_000000000127bd20 .concat8 [ 4 4 4 4], LS_000000000127bd20_0_0, LS_000000000127bd20_0_4, LS_000000000127bd20_0_8, LS_000000000127bd20_0_12;
LS_000000000127c4a0_0_0 .concat8 [ 1 1 1 1], L_00000000011d1110, L_00000000011d08c0, L_00000000011d0e00, L_00000000011cfdd0;
LS_000000000127c4a0_0_4 .concat8 [ 1 1 1 1], L_00000000011d10a0, L_00000000011cfc80, L_00000000011d13b0, L_00000000011d1180;
LS_000000000127c4a0_0_8 .concat8 [ 1 1 1 1], L_0000000001291620, L_0000000001292260, L_0000000001292650, L_0000000001292b20;
LS_000000000127c4a0_0_12 .concat8 [ 1 1 1 1], L_0000000001291380, L_00000000012927a0, L_00000000012925e0, L_0000000001292a40;
L_000000000127c4a0 .concat8 [ 4 4 4 4], LS_000000000127c4a0_0_0, LS_000000000127c4a0_0_4, LS_000000000127c4a0_0_8, LS_000000000127c4a0_0_12;
L_000000000127cd60 .part v000000000127d940_0, 15, 1;
L_000000000127ce00 .part v000000000127ba00_0, 15, 1;
L_000000000127c220 .part L_000000000127c4a0, 3, 1;
L_000000000127db20 .part L_000000000127c4a0, 2, 1;
L_000000000127c360 .part L_000000000127bd20, 3, 1;
L_000000000127c400 .part L_000000000127c4a0, 1, 1;
L_000000000127c720 .part L_000000000127bd20, 2, 1;
L_000000000127cf40 .part L_000000000127bd20, 3, 1;
L_000000000127cfe0 .part L_000000000127c4a0, 0, 1;
L_000000000127dc60 .part L_000000000127bd20, 1, 1;
L_000000000127de40 .part L_000000000127bd20, 2, 1;
L_000000000127d120 .part L_000000000127bd20, 3, 1;
L_000000000127dd00 .part L_000000000127bd20, 0, 1;
L_000000000127d300 .part L_000000000127bd20, 1, 1;
L_000000000127efc0 .part L_000000000127bd20, 2, 1;
L_000000000127f1a0 .part L_000000000127bd20, 3, 1;
L_000000000127f880 .part L_000000000127c4a0, 7, 1;
L_00000000012800a0 .part L_000000000127c4a0, 6, 1;
L_000000000127e2a0 .part L_000000000127bd20, 7, 1;
L_000000000127ea20 .part L_000000000127c4a0, 5, 1;
L_000000000127f740 .part L_000000000127bd20, 6, 1;
L_000000000127f240 .part L_000000000127bd20, 7, 1;
L_000000000127e8e0 .part L_000000000127c4a0, 4, 1;
L_000000000127fa60 .part L_000000000127bd20, 5, 1;
L_0000000001280140 .part L_000000000127bd20, 6, 1;
L_000000000127fec0 .part L_000000000127bd20, 7, 1;
L_000000000127ff60 .part L_000000000127bd20, 4, 1;
L_0000000001280000 .part L_000000000127bd20, 5, 1;
L_000000000127f600 .part L_000000000127bd20, 6, 1;
L_00000000012801e0 .part L_000000000127bd20, 7, 1;
L_000000000127ec00 .part L_000000000127c4a0, 11, 1;
L_000000000127f4c0 .part L_000000000127c4a0, 10, 1;
L_0000000001280280 .part L_000000000127bd20, 11, 1;
L_0000000001280780 .part L_000000000127c4a0, 9, 1;
L_0000000001280320 .part L_000000000127bd20, 10, 1;
L_000000000127f920 .part L_000000000127bd20, 11, 1;
L_000000000127f060 .part L_000000000127c4a0, 8, 1;
L_000000000127fb00 .part L_000000000127bd20, 9, 1;
L_000000000127eca0 .part L_000000000127bd20, 10, 1;
L_000000000127f100 .part L_000000000127bd20, 11, 1;
L_000000000127e340 .part L_000000000127bd20, 8, 1;
L_000000000127f2e0 .part L_000000000127bd20, 9, 1;
L_000000000127e980 .part L_000000000127bd20, 10, 1;
L_000000000127f380 .part L_000000000127bd20, 11, 1;
L_000000000127ed40 .concat8 [ 1 1 1 1], L_0000000001292340, L_0000000001292d50, L_0000000001293820, L_0000000001294700;
L_000000000127e160 .part L_000000000127c4a0, 15, 1;
L_000000000127e5c0 .part L_000000000127c4a0, 14, 1;
L_000000000127f420 .part L_000000000127bd20, 15, 1;
L_000000000127e660 .part L_000000000127c4a0, 13, 1;
L_000000000127ede0 .part L_000000000127bd20, 14, 1;
L_00000000012803c0 .part L_000000000127bd20, 15, 1;
L_0000000001280820 .part L_000000000127c4a0, 12, 1;
L_0000000001280460 .part L_000000000127bd20, 13, 1;
L_000000000127f9c0 .part L_000000000127bd20, 14, 1;
L_000000000127e700 .part L_000000000127bd20, 15, 1;
L_000000000127fd80 .concat8 [ 1 1 1 1], L_00000000012917e0, L_0000000001293890, L_00000000012944d0, L_0000000001293ba0;
L_000000000127ee80 .part L_000000000127bd20, 12, 1;
L_0000000001280640 .part L_000000000127bd20, 13, 1;
L_0000000001280500 .part L_000000000127bd20, 14, 1;
L_00000000012805a0 .part L_000000000127bd20, 15, 1;
L_000000000127fba0 .part L_000000000127ed40, 0, 1;
L_000000000127e480 .part L_00000000012815e0, 0, 1;
L_000000000127f7e0 .part L_000000000127fd80, 0, 1;
L_000000000127fce0 .part L_000000000127ed40, 1, 1;
L_000000000127f560 .part L_000000000127ed40, 0, 1;
L_000000000127f6a0 .part L_000000000127fd80, 1, 1;
L_000000000127e3e0 .part L_00000000012815e0, 0, 1;
L_000000000127ef20 .part L_000000000127fd80, 0, 1;
L_00000000012808c0 .part L_000000000127fd80, 1, 1;
L_000000000127fc40 .part L_000000000127ed40, 2, 1;
L_000000000127fe20 .part L_000000000127ed40, 1, 1;
L_00000000012806e0 .part L_000000000127fd80, 2, 1;
L_000000000127e200 .part L_000000000127ed40, 0, 1;
L_000000000127e520 .part L_000000000127fd80, 1, 1;
L_000000000127e7a0 .part L_000000000127fd80, 2, 1;
L_000000000127e840 .part L_00000000012815e0, 0, 1;
L_000000000127eac0 .part L_000000000127fd80, 0, 1;
L_000000000127eb60 .part L_000000000127fd80, 1, 1;
L_0000000001281a40 .part L_000000000127fd80, 2, 1;
LS_00000000012815e0_0_0 .concat8 [ 1 1 1 1], L_00000000012947e0, L_0000000001294070, L_00000000012948c0, L_0000000001294230;
LS_00000000012815e0_0_4 .concat8 [ 1 0 0 0], L_00000000012942a0;
L_00000000012815e0 .concat8 [ 4 1 0 0], LS_00000000012815e0_0_0, LS_00000000012815e0_0_4;
L_00000000012812c0 .part L_000000000127ed40, 3, 1;
L_0000000001280c80 .part L_000000000127ed40, 1, 1;
L_00000000012814a0 .part L_000000000127fd80, 2, 1;
L_0000000001282940 .part L_000000000127fd80, 3, 1;
L_00000000012823a0 .part L_000000000127ed40, 0, 1;
L_0000000001281860 .part L_000000000127fd80, 1, 1;
L_0000000001281c20 .part L_000000000127fd80, 2, 1;
L_0000000001281680 .part L_000000000127fd80, 3, 1;
L_0000000001280a00 .part L_00000000012815e0, 0, 1;
L_00000000012821c0 .part L_000000000127fd80, 0, 1;
L_0000000001282ee0 .part L_000000000127fd80, 1, 1;
L_00000000012819a0 .part L_000000000127fd80, 2, 1;
L_0000000001282bc0 .part L_000000000127fd80, 3, 1;
L_00000000012830c0 .part v000000000127d940_0, 0, 4;
L_0000000001280960 .part v000000000127ba00_0, 0, 4;
L_0000000001280aa0 .part L_00000000012815e0, 0, 1;
L_00000000012851e0 .part v000000000127d940_0, 4, 4;
L_00000000012858c0 .part v000000000127ba00_0, 4, 4;
L_0000000001284ce0 .part L_00000000012815e0, 1, 1;
L_00000000012869a0 .part v000000000127d940_0, 8, 4;
L_0000000001287bc0 .part v000000000127ba00_0, 8, 4;
L_00000000012871c0 .part L_00000000012815e0, 2, 1;
L_0000000001286e00 .concat8 [ 4 4 4 4], L_0000000001282120, L_0000000001285460, L_00000000012835c0, L_00000000012860e0;
L_0000000001287b20 .part v000000000127d940_0, 12, 4;
L_0000000001285c80 .part v000000000127ba00_0, 12, 4;
L_0000000001286ea0 .part L_00000000012815e0, 3, 1;
L_0000000001285d20 .part L_00000000012815e0, 4, 1;
S_0000000000952790 .scope module, "f1" "add4_cla" 3 117, 3 57 0, S_0000000000952600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum4";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a4";
    .port_info 3 /INPUT 4 "b4";
    .port_info 4 /INPUT 1 "cin";
L_00000000012967d0 .functor BUFZ 1, L_0000000001280aa0, C4<0>, C4<0>, C4<0>;
L_0000000001296680 .functor XOR 1, L_00000000012817c0, L_0000000001282300, C4<0>, C4<0>;
L_0000000001295c00/d .functor XOR 1, L_0000000001296680, L_0000000001280aa0, C4<0>, C4<0>;
L_0000000001295c00 .delay 1 (4,4,4) L_0000000001295c00/d;
L_0000000001295a40 .functor XOR 1, L_0000000001282760, L_0000000001282da0, C4<0>, C4<0>;
L_00000000012951f0/d .functor XOR 1, L_0000000001295a40, L_0000000001282080, C4<0>, C4<0>;
L_00000000012951f0 .delay 1 (4,4,4) L_00000000012951f0/d;
L_00000000012966f0 .functor XOR 1, L_0000000001282620, L_0000000001282f80, C4<0>, C4<0>;
L_0000000001296300/d .functor XOR 1, L_00000000012966f0, L_00000000012826c0, C4<0>, C4<0>;
L_0000000001296300 .delay 1 (4,4,4) L_0000000001296300/d;
L_0000000001295650 .functor XOR 1, L_0000000001282a80, L_0000000001282b20, C4<0>, C4<0>;
L_0000000001296840/d .functor XOR 1, L_0000000001295650, L_0000000001282e40, C4<0>, C4<0>;
L_0000000001296840 .delay 1 (4,4,4) L_0000000001296840/d;
v00000000011e08b0_0 .net *"_ivl_29", 0 0, L_00000000012967d0;  1 drivers
v00000000011df190_0 .net *"_ivl_33", 0 0, L_00000000012817c0;  1 drivers
v00000000011e0c70_0 .net *"_ivl_35", 0 0, L_0000000001282300;  1 drivers
v00000000011dfff0_0 .net *"_ivl_36", 0 0, L_0000000001296680;  1 drivers
v00000000011e0d10_0 .net *"_ivl_38", 0 0, L_0000000001295c00;  1 drivers
v00000000011e09f0_0 .net *"_ivl_43", 0 0, L_0000000001282760;  1 drivers
v00000000011e01d0_0 .net *"_ivl_45", 0 0, L_0000000001282da0;  1 drivers
v00000000011e03b0_0 .net *"_ivl_46", 0 0, L_0000000001295a40;  1 drivers
v00000000011e0bd0_0 .net *"_ivl_49", 0 0, L_0000000001282080;  1 drivers
v00000000011df690_0 .net *"_ivl_50", 0 0, L_00000000012951f0;  1 drivers
v00000000011e06d0_0 .net *"_ivl_55", 0 0, L_0000000001282620;  1 drivers
v00000000011de5b0_0 .net *"_ivl_57", 0 0, L_0000000001282f80;  1 drivers
v00000000011e0a90_0 .net *"_ivl_58", 0 0, L_00000000012966f0;  1 drivers
v00000000011df910_0 .net *"_ivl_61", 0 0, L_00000000012826c0;  1 drivers
v00000000011df410_0 .net *"_ivl_62", 0 0, L_0000000001296300;  1 drivers
v00000000011de650_0 .net *"_ivl_68", 0 0, L_0000000001282a80;  1 drivers
v00000000011de6f0_0 .net *"_ivl_70", 0 0, L_0000000001282b20;  1 drivers
v00000000011ded30_0 .net *"_ivl_71", 0 0, L_0000000001295650;  1 drivers
v00000000011de790_0 .net *"_ivl_74", 0 0, L_0000000001282e40;  1 drivers
v00000000011dee70_0 .net *"_ivl_75", 0 0, L_0000000001296840;  1 drivers
v00000000011de830_0 .net "a4", 3 0, L_00000000012830c0;  1 drivers
v00000000011e04f0_0 .net "b4", 3 0, L_0000000001280960;  1 drivers
v00000000011df0f0_0 .net "carry", 4 0, L_0000000001282580;  1 drivers
v00000000011e0b30_0 .net "cin", 0 0, L_0000000001280aa0;  1 drivers
v00000000011e0130_0 .net "cout", 0 0, L_0000000001283020;  1 drivers
v00000000011e0270_0 .net "couts", 3 0, L_0000000001282d00;  1 drivers
v00000000011df4b0_0 .net "g", 3 0, L_0000000001281360;  1 drivers
v00000000011df730_0 .net "p", 3 0, L_00000000012828a0;  1 drivers
v00000000011def10_0 .net "sum4", 3 0, L_0000000001282120;  1 drivers
L_0000000001281900 .part L_00000000012830c0, 0, 1;
L_0000000001282800 .part L_0000000001280960, 0, 1;
L_0000000001281ae0 .part L_00000000012830c0, 1, 1;
L_0000000001280dc0 .part L_0000000001280960, 1, 1;
L_0000000001282260 .part L_00000000012830c0, 2, 1;
L_0000000001281b80 .part L_0000000001280960, 2, 1;
L_00000000012828a0 .concat8 [ 1 1 1 1], L_00000000012943f0, L_0000000001296450, L_00000000012960d0, L_00000000012952d0;
L_0000000001281360 .concat8 [ 1 1 1 1], L_00000000012937b0, L_0000000001295490, L_0000000001296140, L_00000000012964c0;
L_00000000012824e0 .part L_00000000012830c0, 3, 1;
L_0000000001281540 .part L_0000000001280960, 3, 1;
L_0000000001282580 .part/pv L_00000000012967d0, 0, 1, 5;
L_00000000012817c0 .part L_00000000012830c0, 0, 1;
L_0000000001282300 .part L_0000000001280960, 0, 1;
L_0000000001282760 .part L_00000000012830c0, 1, 1;
L_0000000001282da0 .part L_0000000001280960, 1, 1;
L_0000000001282080 .part L_0000000001282d00, 0, 1;
L_0000000001282620 .part L_00000000012830c0, 2, 1;
L_0000000001282f80 .part L_0000000001280960, 2, 1;
L_00000000012826c0 .part L_0000000001282d00, 1, 1;
L_0000000001282120 .concat8 [ 1 1 1 1], L_0000000001295c00, L_00000000012951f0, L_0000000001296300, L_0000000001296840;
L_0000000001282a80 .part L_00000000012830c0, 3, 1;
L_0000000001282b20 .part L_0000000001280960, 3, 1;
L_0000000001282e40 .part L_0000000001282d00, 2, 1;
L_0000000001283020 .part L_0000000001282d00, 3, 1;
S_000000000093a1f0 .scope module, "cry" "carry_generator" 3 76, 3 33 0, S_0000000000952790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "couts";
    .port_info 1 /INPUT 4 "p";
    .port_info 2 /INPUT 4 "g";
    .port_info 3 /INPUT 1 "cin";
L_0000000001296610 .functor AND 1, L_0000000001282440, L_0000000001280aa0, C4<1>, C4<1>;
L_0000000001295180/d .functor OR 1, L_0000000001281d60, L_0000000001296610, C4<0>, C4<0>;
L_0000000001295180 .delay 1 (2,2,2) L_0000000001295180/d;
L_0000000001296220 .functor AND 1, L_0000000001281720, L_0000000001281e00, C4<1>, C4<1>;
L_0000000001295e30/d .functor OR 1, L_0000000001281cc0, L_0000000001296220, C4<0>, C4<0>;
L_0000000001295e30 .delay 1 (2,2,2) L_0000000001295e30/d;
L_0000000001296290 .functor AND 1, L_0000000001281220, L_0000000001281f40, C4<1>, C4<1>;
L_0000000001295ea0/d .functor OR 1, L_0000000001281fe0, L_0000000001296290, C4<0>, C4<0>;
L_0000000001295ea0 .delay 1 (2,2,2) L_0000000001295ea0/d;
L_0000000001295500 .functor AND 1, L_0000000001282c60, L_00000000012829e0, C4<1>, C4<1>;
L_0000000001295880/d .functor OR 1, L_0000000001281ea0, L_0000000001295500, C4<0>, C4<0>;
L_0000000001295880 .delay 1 (2,2,2) L_0000000001295880/d;
v00000000011dcf30_0 .net *"_ivl_13", 0 0, L_0000000001281cc0;  1 drivers
v00000000011de3d0_0 .net *"_ivl_15", 0 0, L_0000000001281720;  1 drivers
v00000000011dcfd0_0 .net *"_ivl_17", 0 0, L_0000000001281e00;  1 drivers
v00000000011dccb0_0 .net *"_ivl_18", 0 0, L_0000000001296220;  1 drivers
v00000000011dc530_0 .net *"_ivl_20", 0 0, L_0000000001295e30;  1 drivers
v00000000011dd070_0 .net *"_ivl_25", 0 0, L_0000000001281fe0;  1 drivers
v00000000011de010_0 .net *"_ivl_27", 0 0, L_0000000001281220;  1 drivers
v00000000011dd890_0 .net *"_ivl_29", 0 0, L_0000000001281f40;  1 drivers
v00000000011dc5d0_0 .net *"_ivl_3", 0 0, L_0000000001281d60;  1 drivers
v00000000011dc0d0_0 .net *"_ivl_30", 0 0, L_0000000001296290;  1 drivers
v00000000011dc8f0_0 .net *"_ivl_32", 0 0, L_0000000001295ea0;  1 drivers
v00000000011ddd90_0 .net *"_ivl_38", 0 0, L_0000000001281ea0;  1 drivers
v00000000011dd930_0 .net *"_ivl_40", 0 0, L_0000000001282c60;  1 drivers
v00000000011dcd50_0 .net *"_ivl_42", 0 0, L_00000000012829e0;  1 drivers
v00000000011ddb10_0 .net *"_ivl_43", 0 0, L_0000000001295500;  1 drivers
v00000000011dbdb0_0 .net *"_ivl_45", 0 0, L_0000000001295880;  1 drivers
v00000000011dd7f0_0 .net *"_ivl_5", 0 0, L_0000000001282440;  1 drivers
v00000000011ddf70_0 .net *"_ivl_6", 0 0, L_0000000001296610;  1 drivers
v00000000011dd610_0 .net *"_ivl_8", 0 0, L_0000000001295180;  1 drivers
v00000000011dde30_0 .net "cin", 0 0, L_0000000001280aa0;  alias, 1 drivers
v00000000011de330_0 .net "couts", 3 0, L_0000000001282d00;  alias, 1 drivers
v00000000011dc210_0 .net "g", 3 0, L_0000000001281360;  alias, 1 drivers
v00000000011dd9d0_0 .net "p", 3 0, L_00000000012828a0;  alias, 1 drivers
L_0000000001281d60 .part L_0000000001281360, 0, 1;
L_0000000001282440 .part L_00000000012828a0, 0, 1;
L_0000000001281cc0 .part L_0000000001281360, 1, 1;
L_0000000001281720 .part L_00000000012828a0, 1, 1;
L_0000000001281e00 .part L_0000000001282d00, 0, 1;
L_0000000001281fe0 .part L_0000000001281360, 2, 1;
L_0000000001281220 .part L_00000000012828a0, 2, 1;
L_0000000001281f40 .part L_0000000001282d00, 1, 1;
L_0000000001282d00 .concat8 [ 1 1 1 1], L_0000000001295180, L_0000000001295e30, L_0000000001295ea0, L_0000000001295880;
L_0000000001281ea0 .part L_0000000001281360, 3, 1;
L_0000000001282c60 .part L_00000000012828a0, 3, 1;
L_00000000012829e0 .part L_0000000001282d00, 2, 1;
S_000000000093a380 .scope generate, "genblk1[0]" "genblk1[0]" 3 71, 3 71 0, S_0000000000952790;
 .timescale 0 0;
P_00000000011c85f0 .param/l "i" 0 3 71, +C4<00>;
S_000000000093a510 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000093a380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001293740 .functor XOR 1, L_0000000001281900, L_0000000001282800, C4<0>, C4<0>;
o00000000011f1948 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001293eb0/d .functor XOR 1, L_0000000001293740, o00000000011f1948, C4<0>, C4<0>;
L_0000000001293eb0 .delay 1 (4,4,4) L_0000000001293eb0/d;
L_00000000012937b0/d .functor AND 1, L_0000000001281900, L_0000000001282800, C4<1>, C4<1>;
L_00000000012937b0 .delay 1 (1,1,1) L_00000000012937b0/d;
L_00000000012943f0/d .functor OR 1, L_0000000001281900, L_0000000001282800, C4<0>, C4<0>;
L_00000000012943f0 .delay 1 (1,1,1) L_00000000012943f0/d;
L_0000000001293f20 .functor AND 1, L_00000000012943f0, o00000000011f1948, C4<1>, C4<1>;
L_0000000001294000/d .functor OR 1, L_00000000012937b0, L_0000000001293f20, C4<0>, C4<0>;
L_0000000001294000 .delay 1 (1,1,1) L_0000000001294000/d;
v00000000011dce90_0 .net *"_ivl_0", 0 0, L_0000000001293740;  1 drivers
v00000000011dd6b0_0 .net *"_ivl_8", 0 0, L_0000000001293f20;  1 drivers
v00000000011dcad0_0 .net "a", 0 0, L_0000000001281900;  1 drivers
v00000000011dda70_0 .net "b", 0 0, L_0000000001282800;  1 drivers
v00000000011ddbb0_0 .net "cin", 0 0, o00000000011f1948;  0 drivers
v00000000011de150_0 .net "cout", 0 0, L_0000000001294000;  1 drivers
v00000000011de470_0 .net "g", 0 0, L_00000000012937b0;  1 drivers
v00000000011ddc50_0 .net "p", 0 0, L_00000000012943f0;  1 drivers
v00000000011ddcf0_0 .net "sum", 0 0, L_0000000001293eb0;  1 drivers
S_000000000093ce30 .scope generate, "genblk1[1]" "genblk1[1]" 3 71, 3 71 0, S_0000000000952790;
 .timescale 0 0;
P_00000000011c8af0 .param/l "i" 0 3 71, +C4<01>;
S_000000000093cfc0 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000093ce30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001295810 .functor XOR 1, L_0000000001281ae0, L_0000000001280dc0, C4<0>, C4<0>;
o00000000011f1c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001296530/d .functor XOR 1, L_0000000001295810, o00000000011f1c48, C4<0>, C4<0>;
L_0000000001296530 .delay 1 (4,4,4) L_0000000001296530/d;
L_0000000001295490/d .functor AND 1, L_0000000001281ae0, L_0000000001280dc0, C4<1>, C4<1>;
L_0000000001295490 .delay 1 (1,1,1) L_0000000001295490/d;
L_0000000001296450/d .functor OR 1, L_0000000001281ae0, L_0000000001280dc0, C4<0>, C4<0>;
L_0000000001296450 .delay 1 (1,1,1) L_0000000001296450/d;
L_0000000001295340 .functor AND 1, L_0000000001296450, o00000000011f1c48, C4<1>, C4<1>;
L_0000000001296a00/d .functor OR 1, L_0000000001295490, L_0000000001295340, C4<0>, C4<0>;
L_0000000001296a00 .delay 1 (1,1,1) L_0000000001296a00/d;
v00000000011dcdf0_0 .net *"_ivl_0", 0 0, L_0000000001295810;  1 drivers
v00000000011de510_0 .net *"_ivl_8", 0 0, L_0000000001295340;  1 drivers
v00000000011dcb70_0 .net "a", 0 0, L_0000000001281ae0;  1 drivers
v00000000011dd110_0 .net "b", 0 0, L_0000000001280dc0;  1 drivers
v00000000011dded0_0 .net "cin", 0 0, o00000000011f1c48;  0 drivers
v00000000011de1f0_0 .net "cout", 0 0, L_0000000001296a00;  1 drivers
v00000000011de290_0 .net "g", 0 0, L_0000000001295490;  1 drivers
v00000000011dbe50_0 .net "p", 0 0, L_0000000001296450;  1 drivers
v00000000011dbef0_0 .net "sum", 0 0, L_0000000001296530;  1 drivers
S_000000000093d150 .scope generate, "genblk1[2]" "genblk1[2]" 3 71, 3 71 0, S_0000000000952790;
 .timescale 0 0;
P_00000000011c8bf0 .param/l "i" 0 3 71, +C4<010>;
S_00000000009360b0 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000093d150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012961b0 .functor XOR 1, L_0000000001282260, L_0000000001281b80, C4<0>, C4<0>;
o00000000011f1f48 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001295dc0/d .functor XOR 1, L_00000000012961b0, o00000000011f1f48, C4<0>, C4<0>;
L_0000000001295dc0 .delay 1 (4,4,4) L_0000000001295dc0/d;
L_0000000001296140/d .functor AND 1, L_0000000001282260, L_0000000001281b80, C4<1>, C4<1>;
L_0000000001296140 .delay 1 (1,1,1) L_0000000001296140/d;
L_00000000012960d0/d .functor OR 1, L_0000000001282260, L_0000000001281b80, C4<0>, C4<0>;
L_00000000012960d0 .delay 1 (1,1,1) L_00000000012960d0/d;
L_0000000001295b20 .functor AND 1, L_00000000012960d0, o00000000011f1f48, C4<1>, C4<1>;
L_00000000012955e0/d .functor OR 1, L_0000000001296140, L_0000000001295b20, C4<0>, C4<0>;
L_00000000012955e0 .delay 1 (1,1,1) L_00000000012955e0/d;
v00000000011dbf90_0 .net *"_ivl_0", 0 0, L_00000000012961b0;  1 drivers
v00000000011dc030_0 .net *"_ivl_8", 0 0, L_0000000001295b20;  1 drivers
v00000000011dc170_0 .net "a", 0 0, L_0000000001282260;  1 drivers
v00000000011dca30_0 .net "b", 0 0, L_0000000001281b80;  1 drivers
v00000000011dc2b0_0 .net "cin", 0 0, o00000000011f1f48;  0 drivers
v00000000011dc350_0 .net "cout", 0 0, L_00000000012955e0;  1 drivers
v00000000011dc3f0_0 .net "g", 0 0, L_0000000001296140;  1 drivers
v00000000011dc490_0 .net "p", 0 0, L_00000000012960d0;  1 drivers
v00000000011dc710_0 .net "sum", 0 0, L_0000000001295dc0;  1 drivers
S_0000000000936240 .scope generate, "genblk1[3]" "genblk1[3]" 3 71, 3 71 0, S_0000000000952790;
 .timescale 0 0;
P_00000000011c8c30 .param/l "i" 0 3 71, +C4<011>;
S_00000000009363d0 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_0000000000936240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012965a0 .functor XOR 1, L_00000000012824e0, L_0000000001281540, C4<0>, C4<0>;
o00000000011f2248 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001295d50/d .functor XOR 1, L_00000000012965a0, o00000000011f2248, C4<0>, C4<0>;
L_0000000001295d50 .delay 1 (4,4,4) L_0000000001295d50/d;
L_00000000012964c0/d .functor AND 1, L_00000000012824e0, L_0000000001281540, C4<1>, C4<1>;
L_00000000012964c0 .delay 1 (1,1,1) L_00000000012964c0/d;
L_00000000012952d0/d .functor OR 1, L_00000000012824e0, L_0000000001281540, C4<0>, C4<0>;
L_00000000012952d0 .delay 1 (1,1,1) L_00000000012952d0/d;
L_0000000001296060 .functor AND 1, L_00000000012952d0, o00000000011f2248, C4<1>, C4<1>;
L_00000000012953b0/d .functor OR 1, L_00000000012964c0, L_0000000001296060, C4<0>, C4<0>;
L_00000000012953b0 .delay 1 (1,1,1) L_00000000012953b0/d;
v00000000011e0950_0 .net *"_ivl_0", 0 0, L_00000000012965a0;  1 drivers
v00000000011dff50_0 .net *"_ivl_8", 0 0, L_0000000001296060;  1 drivers
v00000000011e0310_0 .net "a", 0 0, L_00000000012824e0;  1 drivers
v00000000011defb0_0 .net "b", 0 0, L_0000000001281540;  1 drivers
v00000000011e0770_0 .net "cin", 0 0, o00000000011f2248;  0 drivers
v00000000011df9b0_0 .net "cout", 0 0, L_00000000012953b0;  1 drivers
v00000000011e0450_0 .net "g", 0 0, L_00000000012964c0;  1 drivers
v00000000011e0810_0 .net "p", 0 0, L_00000000012952d0;  1 drivers
v00000000011df5f0_0 .net "sum", 0 0, L_0000000001295d50;  1 drivers
S_0000000000943680 .scope module, "f2" "add4_cla" 3 118, 3 57 0, S_0000000000952600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum4";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a4";
    .port_info 3 /INPUT 4 "b4";
    .port_info 4 /INPUT 1 "cin";
L_0000000001296bc0 .functor BUFZ 1, L_0000000001284ce0, C4<0>, C4<0>, C4<0>;
L_0000000001297020 .functor XOR 1, L_0000000001284060, L_0000000001284600, C4<0>, C4<0>;
L_0000000001296fb0/d .functor XOR 1, L_0000000001297020, L_0000000001284ce0, C4<0>, C4<0>;
L_0000000001296fb0 .delay 1 (4,4,4) L_0000000001296fb0/d;
L_0000000001297090 .functor XOR 1, L_00000000012841a0, L_0000000001283fc0, C4<0>, C4<0>;
L_0000000001297170/d .functor XOR 1, L_0000000001297090, L_0000000001284d80, C4<0>, C4<0>;
L_0000000001297170 .delay 1 (4,4,4) L_0000000001297170/d;
L_00000000012971e0 .functor XOR 1, L_0000000001284a60, L_0000000001283d40, C4<0>, C4<0>;
L_0000000001296df0/d .functor XOR 1, L_00000000012971e0, L_0000000001285140, C4<0>, C4<0>;
L_0000000001296df0 .delay 1 (4,4,4) L_0000000001296df0/d;
L_00000000012972c0 .functor XOR 1, L_00000000012842e0, L_0000000001283840, C4<0>, C4<0>;
L_0000000001296e60/d .functor XOR 1, L_00000000012972c0, L_0000000001284380, C4<0>, C4<0>;
L_0000000001296e60 .delay 1 (4,4,4) L_0000000001296e60/d;
v00000000011db8b0_0 .net *"_ivl_29", 0 0, L_0000000001296bc0;  1 drivers
v00000000011d9dd0_0 .net *"_ivl_33", 0 0, L_0000000001284060;  1 drivers
v00000000011db4f0_0 .net *"_ivl_35", 0 0, L_0000000001284600;  1 drivers
v00000000011da730_0 .net *"_ivl_36", 0 0, L_0000000001297020;  1 drivers
v00000000011db770_0 .net *"_ivl_38", 0 0, L_0000000001296fb0;  1 drivers
v00000000011db270_0 .net *"_ivl_43", 0 0, L_00000000012841a0;  1 drivers
v00000000011da370_0 .net *"_ivl_45", 0 0, L_0000000001283fc0;  1 drivers
v00000000011da5f0_0 .net *"_ivl_46", 0 0, L_0000000001297090;  1 drivers
v00000000011dae10_0 .net *"_ivl_49", 0 0, L_0000000001284d80;  1 drivers
v00000000011da690_0 .net *"_ivl_50", 0 0, L_0000000001297170;  1 drivers
v00000000011d96f0_0 .net *"_ivl_55", 0 0, L_0000000001284a60;  1 drivers
v00000000011db450_0 .net *"_ivl_57", 0 0, L_0000000001283d40;  1 drivers
v00000000011daf50_0 .net *"_ivl_58", 0 0, L_00000000012971e0;  1 drivers
v00000000011dbb30_0 .net *"_ivl_61", 0 0, L_0000000001285140;  1 drivers
v00000000011db310_0 .net *"_ivl_62", 0 0, L_0000000001296df0;  1 drivers
v00000000011dab90_0 .net *"_ivl_68", 0 0, L_00000000012842e0;  1 drivers
v00000000011db810_0 .net *"_ivl_70", 0 0, L_0000000001283840;  1 drivers
v00000000011da190_0 .net *"_ivl_71", 0 0, L_00000000012972c0;  1 drivers
v00000000011d9ab0_0 .net *"_ivl_74", 0 0, L_0000000001284380;  1 drivers
v00000000011dacd0_0 .net *"_ivl_75", 0 0, L_0000000001296e60;  1 drivers
v00000000011dbc70_0 .net "a4", 3 0, L_00000000012851e0;  1 drivers
v00000000011da9b0_0 .net "b4", 3 0, L_00000000012858c0;  1 drivers
v00000000011db950_0 .net "carry", 4 0, L_00000000012844c0;  1 drivers
v00000000011db1d0_0 .net "cin", 0 0, L_0000000001284ce0;  1 drivers
v00000000011db3b0_0 .net "cout", 0 0, L_00000000012846a0;  1 drivers
v00000000011da0f0_0 .net "couts", 3 0, L_0000000001284560;  1 drivers
v00000000011da2d0_0 .net "g", 3 0, L_00000000012810e0;  1 drivers
v00000000011dac30_0 .net "p", 3 0, L_0000000001281040;  1 drivers
v00000000011db6d0_0 .net "sum4", 3 0, L_0000000001285460;  1 drivers
L_0000000001280b40 .part L_00000000012851e0, 0, 1;
L_0000000001280be0 .part L_00000000012858c0, 0, 1;
L_0000000001280d20 .part L_00000000012851e0, 1, 1;
L_0000000001280e60 .part L_00000000012858c0, 1, 1;
L_0000000001280f00 .part L_00000000012851e0, 2, 1;
L_0000000001280fa0 .part L_00000000012858c0, 2, 1;
L_0000000001281040 .concat8 [ 1 1 1 1], L_0000000001295570, L_0000000001296760, L_0000000001296b50, L_0000000001296ae0;
L_00000000012810e0 .concat8 [ 1 1 1 1], L_0000000001296370, L_0000000001296ca0, L_0000000001295420, L_0000000001296a70;
L_0000000001281180 .part L_00000000012851e0, 3, 1;
L_0000000001281400 .part L_00000000012858c0, 3, 1;
L_00000000012844c0 .part/pv L_0000000001296bc0, 0, 1, 5;
L_0000000001284060 .part L_00000000012851e0, 0, 1;
L_0000000001284600 .part L_00000000012858c0, 0, 1;
L_00000000012841a0 .part L_00000000012851e0, 1, 1;
L_0000000001283fc0 .part L_00000000012858c0, 1, 1;
L_0000000001284d80 .part L_0000000001284560, 0, 1;
L_0000000001284a60 .part L_00000000012851e0, 2, 1;
L_0000000001283d40 .part L_00000000012858c0, 2, 1;
L_0000000001285140 .part L_0000000001284560, 1, 1;
L_0000000001285460 .concat8 [ 1 1 1 1], L_0000000001296fb0, L_0000000001297170, L_0000000001296df0, L_0000000001296e60;
L_00000000012842e0 .part L_00000000012851e0, 3, 1;
L_0000000001283840 .part L_00000000012858c0, 3, 1;
L_0000000001284380 .part L_0000000001284560, 2, 1;
L_00000000012846a0 .part L_0000000001284560, 3, 1;
S_0000000000943810 .scope module, "cry" "carry_generator" 3 76, 3 33 0, S_0000000000943680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "couts";
    .port_info 1 /INPUT 4 "p";
    .port_info 2 /INPUT 4 "g";
    .port_info 3 /INPUT 1 "cin";
L_0000000001296c30 .functor AND 1, L_00000000012849c0, L_0000000001284ce0, C4<1>, C4<1>;
L_0000000001296d10/d .functor OR 1, L_0000000001285000, L_0000000001296c30, C4<0>, C4<0>;
L_0000000001296d10 .delay 1 (2,2,2) L_0000000001296d10/d;
L_00000000012959d0 .functor AND 1, L_00000000012837a0, L_0000000001285820, C4<1>, C4<1>;
L_0000000001297100/d .functor OR 1, L_00000000012853c0, L_00000000012959d0, C4<0>, C4<0>;
L_0000000001297100 .delay 1 (2,2,2) L_0000000001297100/d;
L_00000000012973a0 .functor AND 1, L_0000000001285280, L_0000000001285780, C4<1>, C4<1>;
L_0000000001297330/d .functor OR 1, L_0000000001284240, L_00000000012973a0, C4<0>, C4<0>;
L_0000000001297330 .delay 1 (2,2,2) L_0000000001297330/d;
L_0000000001296f40 .functor AND 1, L_00000000012833e0, L_00000000012850a0, C4<1>, C4<1>;
L_0000000001297410/d .functor OR 1, L_0000000001283a20, L_0000000001296f40, C4<0>, C4<0>;
L_0000000001297410 .delay 1 (2,2,2) L_0000000001297410/d;
v00000000011de8d0_0 .net *"_ivl_13", 0 0, L_00000000012853c0;  1 drivers
v00000000011e0590_0 .net *"_ivl_15", 0 0, L_00000000012837a0;  1 drivers
v00000000011df050_0 .net *"_ivl_17", 0 0, L_0000000001285820;  1 drivers
v00000000011deab0_0 .net *"_ivl_18", 0 0, L_00000000012959d0;  1 drivers
v00000000011dfb90_0 .net *"_ivl_20", 0 0, L_0000000001297100;  1 drivers
v00000000011dfc30_0 .net *"_ivl_25", 0 0, L_0000000001284240;  1 drivers
v00000000011dfcd0_0 .net *"_ivl_27", 0 0, L_0000000001285280;  1 drivers
v00000000011de970_0 .net *"_ivl_29", 0 0, L_0000000001285780;  1 drivers
v00000000011df7d0_0 .net *"_ivl_3", 0 0, L_0000000001285000;  1 drivers
v00000000011df550_0 .net *"_ivl_30", 0 0, L_00000000012973a0;  1 drivers
v00000000011e0630_0 .net *"_ivl_32", 0 0, L_0000000001297330;  1 drivers
v00000000011df870_0 .net *"_ivl_38", 0 0, L_0000000001283a20;  1 drivers
v00000000011dfd70_0 .net *"_ivl_40", 0 0, L_00000000012833e0;  1 drivers
v00000000011df370_0 .net *"_ivl_42", 0 0, L_00000000012850a0;  1 drivers
v00000000011dfa50_0 .net *"_ivl_43", 0 0, L_0000000001296f40;  1 drivers
v00000000011dfaf0_0 .net *"_ivl_45", 0 0, L_0000000001297410;  1 drivers
v00000000011dedd0_0 .net *"_ivl_5", 0 0, L_00000000012849c0;  1 drivers
v00000000011dfe10_0 .net *"_ivl_6", 0 0, L_0000000001296c30;  1 drivers
v00000000011dea10_0 .net *"_ivl_8", 0 0, L_0000000001296d10;  1 drivers
v00000000011e0090_0 .net "cin", 0 0, L_0000000001284ce0;  alias, 1 drivers
v00000000011deb50_0 .net "couts", 3 0, L_0000000001284560;  alias, 1 drivers
v00000000011debf0_0 .net "g", 3 0, L_00000000012810e0;  alias, 1 drivers
v00000000011dec90_0 .net "p", 3 0, L_0000000001281040;  alias, 1 drivers
L_0000000001285000 .part L_00000000012810e0, 0, 1;
L_00000000012849c0 .part L_0000000001281040, 0, 1;
L_00000000012853c0 .part L_00000000012810e0, 1, 1;
L_00000000012837a0 .part L_0000000001281040, 1, 1;
L_0000000001285820 .part L_0000000001284560, 0, 1;
L_0000000001284240 .part L_00000000012810e0, 2, 1;
L_0000000001285280 .part L_0000000001281040, 2, 1;
L_0000000001285780 .part L_0000000001284560, 1, 1;
L_0000000001284560 .concat8 [ 1 1 1 1], L_0000000001296d10, L_0000000001297100, L_0000000001297330, L_0000000001297410;
L_0000000001283a20 .part L_00000000012810e0, 3, 1;
L_00000000012833e0 .part L_0000000001281040, 3, 1;
L_00000000012850a0 .part L_0000000001284560, 2, 1;
S_00000000009439a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 71, 3 71 0, S_0000000000943680;
 .timescale 0 0;
P_00000000011c8df0 .param/l "i" 0 3 71, +C4<00>;
S_0000000000903380 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_00000000009439a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001295c70 .functor XOR 1, L_0000000001280b40, L_0000000001280be0, C4<0>, C4<0>;
o00000000011f2ff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001295260/d .functor XOR 1, L_0000000001295c70, o00000000011f2ff8, C4<0>, C4<0>;
L_0000000001295260 .delay 1 (4,4,4) L_0000000001295260/d;
L_0000000001296370/d .functor AND 1, L_0000000001280b40, L_0000000001280be0, C4<1>, C4<1>;
L_0000000001296370 .delay 1 (1,1,1) L_0000000001296370/d;
L_0000000001295570/d .functor OR 1, L_0000000001280b40, L_0000000001280be0, C4<0>, C4<0>;
L_0000000001295570 .delay 1 (1,1,1) L_0000000001295570/d;
L_00000000012968b0 .functor AND 1, L_0000000001295570, o00000000011f2ff8, C4<1>, C4<1>;
L_0000000001295f80/d .functor OR 1, L_0000000001296370, L_00000000012968b0, C4<0>, C4<0>;
L_0000000001295f80 .delay 1 (1,1,1) L_0000000001295f80/d;
v00000000011df230_0 .net *"_ivl_0", 0 0, L_0000000001295c70;  1 drivers
v00000000011df2d0_0 .net *"_ivl_8", 0 0, L_00000000012968b0;  1 drivers
v00000000011dfeb0_0 .net "a", 0 0, L_0000000001280b40;  1 drivers
v00000000011e1350_0 .net "b", 0 0, L_0000000001280be0;  1 drivers
v00000000011e1490_0 .net "cin", 0 0, o00000000011f2ff8;  0 drivers
v00000000011e0e50_0 .net "cout", 0 0, L_0000000001295f80;  1 drivers
v00000000011e0f90_0 .net "g", 0 0, L_0000000001296370;  1 drivers
v00000000011e0ef0_0 .net "p", 0 0, L_0000000001295570;  1 drivers
v00000000011e0db0_0 .net "sum", 0 0, L_0000000001295260;  1 drivers
S_0000000000903510 .scope generate, "genblk1[1]" "genblk1[1]" 3 71, 3 71 0, S_0000000000943680;
 .timescale 0 0;
P_00000000011c8fb0 .param/l "i" 0 3 71, +C4<01>;
S_000000000124a520 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_0000000000903510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001295ce0 .functor XOR 1, L_0000000001280d20, L_0000000001280e60, C4<0>, C4<0>;
o00000000011f32f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012956c0/d .functor XOR 1, L_0000000001295ce0, o00000000011f32f8, C4<0>, C4<0>;
L_00000000012956c0 .delay 1 (4,4,4) L_00000000012956c0/d;
L_0000000001296ca0/d .functor AND 1, L_0000000001280d20, L_0000000001280e60, C4<1>, C4<1>;
L_0000000001296ca0 .delay 1 (1,1,1) L_0000000001296ca0/d;
L_0000000001296760/d .functor OR 1, L_0000000001280d20, L_0000000001280e60, C4<0>, C4<0>;
L_0000000001296760 .delay 1 (1,1,1) L_0000000001296760/d;
L_0000000001295b90 .functor AND 1, L_0000000001296760, o00000000011f32f8, C4<1>, C4<1>;
L_0000000001296920/d .functor OR 1, L_0000000001296ca0, L_0000000001295b90, C4<0>, C4<0>;
L_0000000001296920 .delay 1 (1,1,1) L_0000000001296920/d;
v00000000011e12b0_0 .net *"_ivl_0", 0 0, L_0000000001295ce0;  1 drivers
v00000000011e1030_0 .net *"_ivl_8", 0 0, L_0000000001295b90;  1 drivers
v00000000011e10d0_0 .net "a", 0 0, L_0000000001280d20;  1 drivers
v00000000011e1170_0 .net "b", 0 0, L_0000000001280e60;  1 drivers
v00000000011e1210_0 .net "cin", 0 0, o00000000011f32f8;  0 drivers
v00000000011e13f0_0 .net "cout", 0 0, L_0000000001296920;  1 drivers
v00000000011da410_0 .net "g", 0 0, L_0000000001296ca0;  1 drivers
v00000000011daeb0_0 .net "p", 0 0, L_0000000001296760;  1 drivers
v00000000011dad70_0 .net "sum", 0 0, L_00000000012956c0;  1 drivers
S_000000000124a390 .scope generate, "genblk1[2]" "genblk1[2]" 3 71, 3 71 0, S_0000000000943680;
 .timescale 0 0;
P_00000000011c9070 .param/l "i" 0 3 71, +C4<010>;
S_000000000124ae80 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124a390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001296990 .functor XOR 1, L_0000000001280f00, L_0000000001280fa0, C4<0>, C4<0>;
o00000000011f35f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001295730/d .functor XOR 1, L_0000000001296990, o00000000011f35f8, C4<0>, C4<0>;
L_0000000001295730 .delay 1 (4,4,4) L_0000000001295730/d;
L_0000000001295420/d .functor AND 1, L_0000000001280f00, L_0000000001280fa0, C4<1>, C4<1>;
L_0000000001295420 .delay 1 (1,1,1) L_0000000001295420/d;
L_0000000001296b50/d .functor OR 1, L_0000000001280f00, L_0000000001280fa0, C4<0>, C4<0>;
L_0000000001296b50 .delay 1 (1,1,1) L_0000000001296b50/d;
L_0000000001295f10 .functor AND 1, L_0000000001296b50, o00000000011f35f8, C4<1>, C4<1>;
L_00000000012957a0/d .functor OR 1, L_0000000001295420, L_0000000001295f10, C4<0>, C4<0>;
L_00000000012957a0 .delay 1 (1,1,1) L_00000000012957a0/d;
v00000000011dbbd0_0 .net *"_ivl_0", 0 0, L_0000000001296990;  1 drivers
v00000000011da4b0_0 .net *"_ivl_8", 0 0, L_0000000001295f10;  1 drivers
v00000000011d9650_0 .net "a", 0 0, L_0000000001280f00;  1 drivers
v00000000011da050_0 .net "b", 0 0, L_0000000001280fa0;  1 drivers
v00000000011da910_0 .net "cin", 0 0, o00000000011f35f8;  0 drivers
v00000000011db9f0_0 .net "cout", 0 0, L_00000000012957a0;  1 drivers
v00000000011d9790_0 .net "g", 0 0, L_0000000001295420;  1 drivers
v00000000011da870_0 .net "p", 0 0, L_0000000001296b50;  1 drivers
v00000000011d98d0_0 .net "sum", 0 0, L_0000000001295730;  1 drivers
S_000000000124a070 .scope generate, "genblk1[3]" "genblk1[3]" 3 71, 3 71 0, S_0000000000943680;
 .timescale 0 0;
P_00000000011c9170 .param/l "i" 0 3 71, +C4<011>;
S_000000000124a6b0 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001295ff0 .functor XOR 1, L_0000000001281180, L_0000000001281400, C4<0>, C4<0>;
o00000000011f38f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012963e0/d .functor XOR 1, L_0000000001295ff0, o00000000011f38f8, C4<0>, C4<0>;
L_00000000012963e0 .delay 1 (4,4,4) L_00000000012963e0/d;
L_0000000001296a70/d .functor AND 1, L_0000000001281180, L_0000000001281400, C4<1>, C4<1>;
L_0000000001296a70 .delay 1 (1,1,1) L_0000000001296a70/d;
L_0000000001296ae0/d .functor OR 1, L_0000000001281180, L_0000000001281400, C4<0>, C4<0>;
L_0000000001296ae0 .delay 1 (1,1,1) L_0000000001296ae0/d;
L_00000000012958f0 .functor AND 1, L_0000000001296ae0, o00000000011f38f8, C4<1>, C4<1>;
L_0000000001295960/d .functor OR 1, L_0000000001296a70, L_00000000012958f0, C4<0>, C4<0>;
L_0000000001295960 .delay 1 (1,1,1) L_0000000001295960/d;
v00000000011d9f10_0 .net *"_ivl_0", 0 0, L_0000000001295ff0;  1 drivers
v00000000011da230_0 .net *"_ivl_8", 0 0, L_00000000012958f0;  1 drivers
v00000000011da550_0 .net "a", 0 0, L_0000000001281180;  1 drivers
v00000000011da7d0_0 .net "b", 0 0, L_0000000001281400;  1 drivers
v00000000011db590_0 .net "cin", 0 0, o00000000011f38f8;  0 drivers
v00000000011d9830_0 .net "cout", 0 0, L_0000000001295960;  1 drivers
v00000000011daa50_0 .net "g", 0 0, L_0000000001296a70;  1 drivers
v00000000011d9970_0 .net "p", 0 0, L_0000000001296ae0;  1 drivers
v00000000011daaf0_0 .net "sum", 0 0, L_00000000012963e0;  1 drivers
S_000000000124a840 .scope module, "f3" "add4_cla" 3 119, 3 57 0, S_0000000000952600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum4";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a4";
    .port_info 3 /INPUT 4 "b4";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a5510 .functor BUFZ 1, L_00000000012871c0, C4<0>, C4<0>, C4<0>;
L_00000000012a62a0 .functor XOR 1, L_00000000012847e0, L_0000000001283200, C4<0>, C4<0>;
L_00000000012a64d0/d .functor XOR 1, L_00000000012a62a0, L_00000000012871c0, C4<0>, C4<0>;
L_00000000012a64d0 .delay 1 (4,4,4) L_00000000012a64d0/d;
L_00000000012a60e0 .functor XOR 1, L_00000000012832a0, L_0000000001283b60, C4<0>, C4<0>;
L_00000000012a6850/d .functor XOR 1, L_00000000012a60e0, L_0000000001284920, C4<0>, C4<0>;
L_00000000012a6850 .delay 1 (4,4,4) L_00000000012a6850/d;
L_00000000012a68c0 .functor XOR 1, L_0000000001284ba0, L_0000000001284e20, C4<0>, C4<0>;
L_00000000012a6150/d .functor XOR 1, L_00000000012a68c0, L_0000000001283340, C4<0>, C4<0>;
L_00000000012a6150 .delay 1 (4,4,4) L_00000000012a6150/d;
L_00000000012a59e0 .functor XOR 1, L_0000000001283480, L_0000000001283660, C4<0>, C4<0>;
L_00000000012a6b60/d .functor XOR 1, L_00000000012a59e0, L_0000000001283f20, C4<0>, C4<0>;
L_00000000012a6b60 .delay 1 (4,4,4) L_00000000012a6b60/d;
v000000000124f9e0_0 .net *"_ivl_29", 0 0, L_00000000012a5510;  1 drivers
v0000000001250c00_0 .net *"_ivl_33", 0 0, L_00000000012847e0;  1 drivers
v000000000124fd00_0 .net *"_ivl_35", 0 0, L_0000000001283200;  1 drivers
v0000000001250160_0 .net *"_ivl_36", 0 0, L_00000000012a62a0;  1 drivers
v000000000124fb20_0 .net *"_ivl_38", 0 0, L_00000000012a64d0;  1 drivers
v0000000001251b00_0 .net *"_ivl_43", 0 0, L_00000000012832a0;  1 drivers
v0000000001250200_0 .net *"_ivl_45", 0 0, L_0000000001283b60;  1 drivers
v0000000001250840_0 .net *"_ivl_46", 0 0, L_00000000012a60e0;  1 drivers
v0000000001251560_0 .net *"_ivl_49", 0 0, L_0000000001284920;  1 drivers
v00000000012505c0_0 .net *"_ivl_50", 0 0, L_00000000012a6850;  1 drivers
v0000000001250ac0_0 .net *"_ivl_55", 0 0, L_0000000001284ba0;  1 drivers
v000000000124fe40_0 .net *"_ivl_57", 0 0, L_0000000001284e20;  1 drivers
v0000000001250660_0 .net *"_ivl_58", 0 0, L_00000000012a68c0;  1 drivers
v0000000001251ce0_0 .net *"_ivl_61", 0 0, L_0000000001283340;  1 drivers
v0000000001251ec0_0 .net *"_ivl_62", 0 0, L_00000000012a6150;  1 drivers
v0000000001251880_0 .net *"_ivl_68", 0 0, L_0000000001283480;  1 drivers
v000000000124fbc0_0 .net *"_ivl_70", 0 0, L_0000000001283660;  1 drivers
v000000000124fc60_0 .net *"_ivl_71", 0 0, L_00000000012a59e0;  1 drivers
v0000000001251600_0 .net *"_ivl_74", 0 0, L_0000000001283f20;  1 drivers
v0000000001250e80_0 .net *"_ivl_75", 0 0, L_00000000012a6b60;  1 drivers
v000000000124fda0_0 .net "a4", 3 0, L_00000000012869a0;  1 drivers
v0000000001250f20_0 .net "b4", 3 0, L_0000000001287bc0;  1 drivers
v000000000124fee0_0 .net "carry", 4 0, L_0000000001284f60;  1 drivers
v0000000001251f60_0 .net "cin", 0 0, L_00000000012871c0;  1 drivers
v0000000001252000_0 .net "cout", 0 0, L_0000000001286720;  1 drivers
v000000000124ff80_0 .net "couts", 3 0, L_0000000001284b00;  1 drivers
v0000000001250b60_0 .net "g", 3 0, L_0000000001284ec0;  1 drivers
v000000000124f940_0 .net "p", 3 0, L_0000000001283520;  1 drivers
v0000000001250fc0_0 .net "sum4", 3 0, L_00000000012835c0;  1 drivers
L_00000000012838e0 .part L_00000000012869a0, 0, 1;
L_0000000001284880 .part L_0000000001287bc0, 0, 1;
L_0000000001284100 .part L_00000000012869a0, 1, 1;
L_0000000001285500 .part L_0000000001287bc0, 1, 1;
L_0000000001284420 .part L_00000000012869a0, 2, 1;
L_0000000001283980 .part L_0000000001287bc0, 2, 1;
L_0000000001283520 .concat8 [ 1 1 1 1], L_00000000012a6540, L_00000000012a6af0, L_00000000012a6e00, L_00000000012a6fc0;
L_0000000001284ec0 .concat8 [ 1 1 1 1], L_0000000001296ed0, L_00000000012a6230, L_00000000012a5890, L_00000000012a5c80;
L_0000000001283de0 .part L_00000000012869a0, 3, 1;
L_0000000001283c00 .part L_0000000001287bc0, 3, 1;
L_0000000001284f60 .part/pv L_00000000012a5510, 0, 1, 5;
L_00000000012847e0 .part L_00000000012869a0, 0, 1;
L_0000000001283200 .part L_0000000001287bc0, 0, 1;
L_00000000012832a0 .part L_00000000012869a0, 1, 1;
L_0000000001283b60 .part L_0000000001287bc0, 1, 1;
L_0000000001284920 .part L_0000000001284b00, 0, 1;
L_0000000001284ba0 .part L_00000000012869a0, 2, 1;
L_0000000001284e20 .part L_0000000001287bc0, 2, 1;
L_0000000001283340 .part L_0000000001284b00, 1, 1;
L_00000000012835c0 .concat8 [ 1 1 1 1], L_00000000012a64d0, L_00000000012a6850, L_00000000012a6150, L_00000000012a6b60;
L_0000000001283480 .part L_00000000012869a0, 3, 1;
L_0000000001283660 .part L_0000000001287bc0, 3, 1;
L_0000000001283f20 .part L_0000000001284b00, 2, 1;
L_0000000001286720 .part L_0000000001284b00, 3, 1;
S_000000000124ab60 .scope module, "cry" "carry_generator" 3 76, 3 33 0, S_000000000124a840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "couts";
    .port_info 1 /INPUT 4 "p";
    .port_info 2 /INPUT 4 "g";
    .port_info 3 /INPUT 1 "cin";
L_00000000012a5f90 .functor AND 1, L_0000000001284740, L_00000000012871c0, C4<1>, C4<1>;
L_00000000012a6000/d .functor OR 1, L_00000000012855a0, L_00000000012a5f90, C4<0>, C4<0>;
L_00000000012a6000 .delay 1 (2,2,2) L_00000000012a6000/d;
L_00000000012a6d20 .functor AND 1, L_0000000001283ca0, L_0000000001283160, C4<1>, C4<1>;
L_00000000012a69a0/d .functor OR 1, L_0000000001284c40, L_00000000012a6d20, C4<0>, C4<0>;
L_00000000012a69a0 .delay 1 (2,2,2) L_00000000012a69a0/d;
L_00000000012a6070 .functor AND 1, L_0000000001285640, L_0000000001283ac0, C4<1>, C4<1>;
L_00000000012a5900/d .functor OR 1, L_0000000001285320, L_00000000012a6070, C4<0>, C4<0>;
L_00000000012a5900 .delay 1 (2,2,2) L_00000000012a5900/d;
L_00000000012a5c10 .functor AND 1, L_0000000001283700, L_00000000012856e0, C4<1>, C4<1>;
L_00000000012a6bd0/d .functor OR 1, L_0000000001283e80, L_00000000012a5c10, C4<0>, C4<0>;
L_00000000012a6bd0 .delay 1 (2,2,2) L_00000000012a6bd0/d;
v00000000011daff0_0 .net *"_ivl_13", 0 0, L_0000000001284c40;  1 drivers
v00000000011d9d30_0 .net *"_ivl_15", 0 0, L_0000000001283ca0;  1 drivers
v00000000011db090_0 .net *"_ivl_17", 0 0, L_0000000001283160;  1 drivers
v00000000011db130_0 .net *"_ivl_18", 0 0, L_00000000012a6d20;  1 drivers
v00000000011db630_0 .net *"_ivl_20", 0 0, L_00000000012a69a0;  1 drivers
v00000000011dba90_0 .net *"_ivl_25", 0 0, L_0000000001285320;  1 drivers
v00000000011dbd10_0 .net *"_ivl_27", 0 0, L_0000000001285640;  1 drivers
v00000000011d95b0_0 .net *"_ivl_29", 0 0, L_0000000001283ac0;  1 drivers
v00000000011d9a10_0 .net *"_ivl_3", 0 0, L_00000000012855a0;  1 drivers
v00000000011d9b50_0 .net *"_ivl_30", 0 0, L_00000000012a6070;  1 drivers
v00000000011d9fb0_0 .net *"_ivl_32", 0 0, L_00000000012a5900;  1 drivers
v00000000011d9bf0_0 .net *"_ivl_38", 0 0, L_0000000001283e80;  1 drivers
v00000000011d9c90_0 .net *"_ivl_40", 0 0, L_0000000001283700;  1 drivers
v00000000011d9e70_0 .net *"_ivl_42", 0 0, L_00000000012856e0;  1 drivers
v00000000011af1c0_0 .net *"_ivl_43", 0 0, L_00000000012a5c10;  1 drivers
v00000000011ae680_0 .net *"_ivl_45", 0 0, L_00000000012a6bd0;  1 drivers
v00000000011ae900_0 .net *"_ivl_5", 0 0, L_0000000001284740;  1 drivers
v00000000011af620_0 .net *"_ivl_6", 0 0, L_00000000012a5f90;  1 drivers
v00000000011ae0e0_0 .net *"_ivl_8", 0 0, L_00000000012a6000;  1 drivers
v00000000011ad3c0_0 .net "cin", 0 0, L_00000000012871c0;  alias, 1 drivers
v00000000011ad8c0_0 .net "couts", 3 0, L_0000000001284b00;  alias, 1 drivers
v00000000011ada00_0 .net "g", 3 0, L_0000000001284ec0;  alias, 1 drivers
v00000000011ae4a0_0 .net "p", 3 0, L_0000000001283520;  alias, 1 drivers
L_00000000012855a0 .part L_0000000001284ec0, 0, 1;
L_0000000001284740 .part L_0000000001283520, 0, 1;
L_0000000001284c40 .part L_0000000001284ec0, 1, 1;
L_0000000001283ca0 .part L_0000000001283520, 1, 1;
L_0000000001283160 .part L_0000000001284b00, 0, 1;
L_0000000001285320 .part L_0000000001284ec0, 2, 1;
L_0000000001285640 .part L_0000000001283520, 2, 1;
L_0000000001283ac0 .part L_0000000001284b00, 1, 1;
L_0000000001284b00 .concat8 [ 1 1 1 1], L_00000000012a6000, L_00000000012a69a0, L_00000000012a5900, L_00000000012a6bd0;
L_0000000001283e80 .part L_0000000001284ec0, 3, 1;
L_0000000001283700 .part L_0000000001283520, 3, 1;
L_00000000012856e0 .part L_0000000001284b00, 2, 1;
S_000000000124acf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 71, 3 71 0, S_000000000124a840;
 .timescale 0 0;
P_00000000011c9370 .param/l "i" 0 3 71, +C4<00>;
S_000000000124a200 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001297480 .functor XOR 1, L_00000000012838e0, L_0000000001284880, C4<0>, C4<0>;
o00000000011f46a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001296d80/d .functor XOR 1, L_0000000001297480, o00000000011f46a8, C4<0>, C4<0>;
L_0000000001296d80 .delay 1 (4,4,4) L_0000000001296d80/d;
L_0000000001296ed0/d .functor AND 1, L_00000000012838e0, L_0000000001284880, C4<1>, C4<1>;
L_0000000001296ed0 .delay 1 (1,1,1) L_0000000001296ed0/d;
L_00000000012a6540/d .functor OR 1, L_00000000012838e0, L_0000000001284880, C4<0>, C4<0>;
L_00000000012a6540 .delay 1 (1,1,1) L_00000000012a6540/d;
L_00000000012a6f50 .functor AND 1, L_00000000012a6540, o00000000011f46a8, C4<1>, C4<1>;
L_00000000012a6c40/d .functor OR 1, L_0000000001296ed0, L_00000000012a6f50, C4<0>, C4<0>;
L_00000000012a6c40 .delay 1 (1,1,1) L_00000000012a6c40/d;
v00000000011ae540_0 .net *"_ivl_0", 0 0, L_0000000001297480;  1 drivers
v00000000011b0d40_0 .net *"_ivl_8", 0 0, L_00000000012a6f50;  1 drivers
v00000000011b07a0_0 .net "a", 0 0, L_00000000012838e0;  1 drivers
v00000000011b08e0_0 .net "b", 0 0, L_0000000001284880;  1 drivers
v00000000011b0fc0_0 .net "cin", 0 0, o00000000011f46a8;  0 drivers
v00000000011afe40_0 .net "cout", 0 0, L_00000000012a6c40;  1 drivers
v00000000011b0200_0 .net "g", 0 0, L_0000000001296ed0;  1 drivers
v00000000011a64e0_0 .net "p", 0 0, L_00000000012a6540;  1 drivers
v00000000011a6580_0 .net "sum", 0 0, L_0000000001296d80;  1 drivers
S_000000000124a9d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 71, 3 71 0, S_000000000124a840;
 .timescale 0 0;
P_00000000011c86f0 .param/l "i" 0 3 71, +C4<01>;
S_000000000124b6c0 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124a9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012a5f20 .functor XOR 1, L_0000000001284100, L_0000000001285500, C4<0>, C4<0>;
o00000000011f49a8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012a6770/d .functor XOR 1, L_00000000012a5f20, o00000000011f49a8, C4<0>, C4<0>;
L_00000000012a6770 .delay 1 (4,4,4) L_00000000012a6770/d;
L_00000000012a6230/d .functor AND 1, L_0000000001284100, L_0000000001285500, C4<1>, C4<1>;
L_00000000012a6230 .delay 1 (1,1,1) L_00000000012a6230/d;
L_00000000012a6af0/d .functor OR 1, L_0000000001284100, L_0000000001285500, C4<0>, C4<0>;
L_00000000012a6af0 .delay 1 (1,1,1) L_00000000012a6af0/d;
L_00000000012a5eb0 .functor AND 1, L_00000000012a6af0, o00000000011f49a8, C4<1>, C4<1>;
L_00000000012a55f0/d .functor OR 1, L_00000000012a6230, L_00000000012a5eb0, C4<0>, C4<0>;
L_00000000012a55f0 .delay 1 (1,1,1) L_00000000012a55f0/d;
v00000000011a6a80_0 .net *"_ivl_0", 0 0, L_00000000012a5f20;  1 drivers
v00000000011a6f80_0 .net *"_ivl_8", 0 0, L_00000000012a5eb0;  1 drivers
v00000000011a6260_0 .net "a", 0 0, L_0000000001284100;  1 drivers
v00000000011a5b80_0 .net "b", 0 0, L_0000000001285500;  1 drivers
v00000000011a68a0_0 .net "cin", 0 0, o00000000011f49a8;  0 drivers
v00000000011a5220_0 .net "cout", 0 0, L_00000000012a55f0;  1 drivers
v00000000011a4780_0 .net "g", 0 0, L_00000000012a6230;  1 drivers
v00000000011a5540_0 .net "p", 0 0, L_00000000012a6af0;  1 drivers
v00000000011a3c40_0 .net "sum", 0 0, L_00000000012a6770;  1 drivers
S_000000000124b9e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 71, 3 71 0, S_000000000124a840;
 .timescale 0 0;
P_00000000011c9230 .param/l "i" 0 3 71, +C4<010>;
S_000000000124c4d0 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012a5e40 .functor XOR 1, L_0000000001284420, L_0000000001283980, C4<0>, C4<0>;
o00000000011f4ca8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012a5a50/d .functor XOR 1, L_00000000012a5e40, o00000000011f4ca8, C4<0>, C4<0>;
L_00000000012a5a50 .delay 1 (4,4,4) L_00000000012a5a50/d;
L_00000000012a5890/d .functor AND 1, L_0000000001284420, L_0000000001283980, C4<1>, C4<1>;
L_00000000012a5890 .delay 1 (1,1,1) L_00000000012a5890/d;
L_00000000012a6e00/d .functor OR 1, L_0000000001284420, L_0000000001283980, C4<0>, C4<0>;
L_00000000012a6e00 .delay 1 (1,1,1) L_00000000012a6e00/d;
L_00000000012a65b0 .functor AND 1, L_00000000012a6e00, o00000000011f4ca8, C4<1>, C4<1>;
L_00000000012a6cb0/d .functor OR 1, L_00000000012a5890, L_00000000012a65b0, C4<0>, C4<0>;
L_00000000012a6cb0 .delay 1 (1,1,1) L_00000000012a6cb0/d;
v0000000001172330_0 .net *"_ivl_0", 0 0, L_00000000012a5e40;  1 drivers
v0000000001250480_0 .net *"_ivl_8", 0 0, L_00000000012a65b0;  1 drivers
v0000000001250ca0_0 .net "a", 0 0, L_0000000001284420;  1 drivers
v0000000001251100_0 .net "b", 0 0, L_0000000001283980;  1 drivers
v0000000001251c40_0 .net "cin", 0 0, o00000000011f4ca8;  0 drivers
v0000000001251420_0 .net "cout", 0 0, L_00000000012a6cb0;  1 drivers
v0000000001251e20_0 .net "g", 0 0, L_00000000012a5890;  1 drivers
v0000000001250700_0 .net "p", 0 0, L_00000000012a6e00;  1 drivers
v0000000001250520_0 .net "sum", 0 0, L_00000000012a5a50;  1 drivers
S_000000000124cb10 .scope generate, "genblk1[3]" "genblk1[3]" 3 71, 3 71 0, S_000000000124a840;
 .timescale 0 0;
P_00000000011caef0 .param/l "i" 0 3 71, +C4<011>;
S_000000000124b850 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012a6700 .functor XOR 1, L_0000000001283de0, L_0000000001283c00, C4<0>, C4<0>;
o00000000011f4fa8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012a5660/d .functor XOR 1, L_00000000012a6700, o00000000011f4fa8, C4<0>, C4<0>;
L_00000000012a5660 .delay 1 (4,4,4) L_00000000012a5660/d;
L_00000000012a5c80/d .functor AND 1, L_0000000001283de0, L_0000000001283c00, C4<1>, C4<1>;
L_00000000012a5c80 .delay 1 (1,1,1) L_00000000012a5c80/d;
L_00000000012a6fc0/d .functor OR 1, L_0000000001283de0, L_0000000001283c00, C4<0>, C4<0>;
L_00000000012a6fc0 .delay 1 (1,1,1) L_00000000012a6fc0/d;
L_00000000012a6930 .functor AND 1, L_00000000012a6fc0, o00000000011f4fa8, C4<1>, C4<1>;
L_00000000012a67e0/d .functor OR 1, L_00000000012a5c80, L_00000000012a6930, C4<0>, C4<0>;
L_00000000012a67e0 .delay 1 (1,1,1) L_00000000012a67e0/d;
v0000000001251ba0_0 .net *"_ivl_0", 0 0, L_00000000012a6700;  1 drivers
v0000000001250d40_0 .net *"_ivl_8", 0 0, L_00000000012a6930;  1 drivers
v000000000124f8a0_0 .net "a", 0 0, L_0000000001283de0;  1 drivers
v0000000001250980_0 .net "b", 0 0, L_0000000001283c00;  1 drivers
v0000000001250a20_0 .net "cin", 0 0, o00000000011f4fa8;  0 drivers
v00000000012519c0_0 .net "cout", 0 0, L_00000000012a67e0;  1 drivers
v0000000001251d80_0 .net "g", 0 0, L_00000000012a5c80;  1 drivers
v00000000012514c0_0 .net "p", 0 0, L_00000000012a6fc0;  1 drivers
v0000000001251a60_0 .net "sum", 0 0, L_00000000012a5660;  1 drivers
S_000000000124c020 .scope module, "f4" "add4_cla" 3 120, 3 57 0, S_0000000000952600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum4";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a4";
    .port_info 3 /INPUT 4 "b4";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a5dd0 .functor BUFZ 1, L_0000000001286ea0, C4<0>, C4<0>, C4<0>;
L_00000000012a7490 .functor XOR 1, L_0000000001286b80, L_0000000001287da0, C4<0>, C4<0>;
L_00000000012a76c0/d .functor XOR 1, L_00000000012a7490, L_0000000001286ea0, C4<0>, C4<0>;
L_00000000012a76c0 .delay 1 (4,4,4) L_00000000012a76c0/d;
L_00000000012a7730 .functor XOR 1, L_0000000001285e60, L_00000000012880c0, C4<0>, C4<0>;
L_00000000012a77a0/d .functor XOR 1, L_00000000012a7730, L_0000000001287580, C4<0>, C4<0>;
L_00000000012a77a0 .delay 1 (4,4,4) L_00000000012a77a0/d;
L_00000000012a71f0 .functor XOR 1, L_0000000001285f00, L_0000000001287e40, C4<0>, C4<0>;
L_00000000012a72d0/d .functor XOR 1, L_00000000012a71f0, L_00000000012864a0, C4<0>, C4<0>;
L_00000000012a72d0 .delay 1 (4,4,4) L_00000000012a72d0/d;
L_00000000012a7340 .functor XOR 1, L_0000000001286900, L_0000000001287800, C4<0>, C4<0>;
L_00000000012a73b0/d .functor XOR 1, L_00000000012a7340, L_0000000001287620, C4<0>, C4<0>;
L_00000000012a73b0 .delay 1 (4,4,4) L_00000000012a73b0/d;
v0000000001252dc0_0 .net *"_ivl_29", 0 0, L_00000000012a5dd0;  1 drivers
v0000000001253e00_0 .net *"_ivl_33", 0 0, L_0000000001286b80;  1 drivers
v0000000001254260_0 .net *"_ivl_35", 0 0, L_0000000001287da0;  1 drivers
v0000000001254120_0 .net *"_ivl_36", 0 0, L_00000000012a7490;  1 drivers
v0000000001254760_0 .net *"_ivl_38", 0 0, L_00000000012a76c0;  1 drivers
v00000000012541c0_0 .net *"_ivl_43", 0 0, L_0000000001285e60;  1 drivers
v00000000012543a0_0 .net *"_ivl_45", 0 0, L_00000000012880c0;  1 drivers
v00000000012544e0_0 .net *"_ivl_46", 0 0, L_00000000012a7730;  1 drivers
v0000000001252be0_0 .net *"_ivl_49", 0 0, L_0000000001287580;  1 drivers
v0000000001253180_0 .net *"_ivl_50", 0 0, L_00000000012a77a0;  1 drivers
v0000000001254800_0 .net *"_ivl_55", 0 0, L_0000000001285f00;  1 drivers
v00000000012521e0_0 .net *"_ivl_57", 0 0, L_0000000001287e40;  1 drivers
v0000000001252320_0 .net *"_ivl_58", 0 0, L_00000000012a71f0;  1 drivers
v0000000001252460_0 .net *"_ivl_61", 0 0, L_00000000012864a0;  1 drivers
v00000000012523c0_0 .net *"_ivl_62", 0 0, L_00000000012a72d0;  1 drivers
v00000000012525a0_0 .net *"_ivl_68", 0 0, L_0000000001286900;  1 drivers
v00000000012526e0_0 .net *"_ivl_70", 0 0, L_0000000001287800;  1 drivers
v0000000001252780_0 .net *"_ivl_71", 0 0, L_00000000012a7340;  1 drivers
v0000000001252820_0 .net *"_ivl_74", 0 0, L_0000000001287620;  1 drivers
v0000000001252960_0 .net *"_ivl_75", 0 0, L_00000000012a73b0;  1 drivers
v0000000001252d20_0 .net "a4", 3 0, L_0000000001287b20;  1 drivers
v0000000001252e60_0 .net "b4", 3 0, L_0000000001285c80;  1 drivers
v0000000001252f00_0 .net "carry", 4 0, L_0000000001287940;  1 drivers
v0000000001254ee0_0 .net "cin", 0 0, L_0000000001286ea0;  1 drivers
v0000000001254da0_0 .net "cout", 0 0, L_0000000001285fa0;  1 drivers
v0000000001254d00_0 .net "couts", 3 0, L_0000000001285aa0;  1 drivers
v0000000001254a80_0 .net "g", 3 0, L_0000000001287a80;  1 drivers
v0000000001254b20_0 .net "p", 3 0, L_0000000001287120;  1 drivers
v0000000001254c60_0 .net "sum4", 3 0, L_00000000012860e0;  1 drivers
L_0000000001285960 .part L_0000000001287b20, 0, 1;
L_00000000012867c0 .part L_0000000001285c80, 0, 1;
L_00000000012879e0 .part L_0000000001287b20, 1, 1;
L_0000000001286360 .part L_0000000001285c80, 1, 1;
L_0000000001287260 .part L_0000000001287b20, 2, 1;
L_0000000001287c60 .part L_0000000001285c80, 2, 1;
L_0000000001287120 .concat8 [ 1 1 1 1], L_00000000012a57b0, L_00000000012a5580, L_00000000012a5740, L_00000000012a5ba0;
L_0000000001287a80 .concat8 [ 1 1 1 1], L_00000000012a5ac0, L_00000000012a6620, L_00000000012a6e70, L_00000000012a56d0;
L_0000000001286cc0 .part L_0000000001287b20, 3, 1;
L_0000000001285b40 .part L_0000000001285c80, 3, 1;
L_0000000001287940 .part/pv L_00000000012a5dd0, 0, 1, 5;
L_0000000001286b80 .part L_0000000001287b20, 0, 1;
L_0000000001287da0 .part L_0000000001285c80, 0, 1;
L_0000000001285e60 .part L_0000000001287b20, 1, 1;
L_00000000012880c0 .part L_0000000001285c80, 1, 1;
L_0000000001287580 .part L_0000000001285aa0, 0, 1;
L_0000000001285f00 .part L_0000000001287b20, 2, 1;
L_0000000001287e40 .part L_0000000001285c80, 2, 1;
L_00000000012864a0 .part L_0000000001285aa0, 1, 1;
L_00000000012860e0 .concat8 [ 1 1 1 1], L_00000000012a76c0, L_00000000012a77a0, L_00000000012a72d0, L_00000000012a73b0;
L_0000000001286900 .part L_0000000001287b20, 3, 1;
L_0000000001287800 .part L_0000000001285c80, 3, 1;
L_0000000001287620 .part L_0000000001285aa0, 2, 1;
L_0000000001285fa0 .part L_0000000001285aa0, 3, 1;
S_000000000124c7f0 .scope module, "cry" "carry_generator" 3 76, 3 33 0, S_000000000124c020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "couts";
    .port_info 1 /INPUT 4 "p";
    .port_info 2 /INPUT 4 "g";
    .port_info 3 /INPUT 1 "cin";
L_00000000012a7110 .functor AND 1, L_0000000001286220, L_0000000001286ea0, C4<1>, C4<1>;
L_00000000012a7570/d .functor OR 1, L_0000000001285be0, L_00000000012a7110, C4<0>, C4<0>;
L_00000000012a7570 .delay 1 (2,2,2) L_00000000012a7570/d;
L_00000000012a7180 .functor AND 1, L_0000000001286a40, L_0000000001285dc0, C4<1>, C4<1>;
L_00000000012a7500/d .functor OR 1, L_0000000001286d60, L_00000000012a7180, C4<0>, C4<0>;
L_00000000012a7500 .delay 1 (2,2,2) L_00000000012a7500/d;
L_00000000012a75e0 .functor AND 1, L_0000000001287d00, L_0000000001288020, C4<1>, C4<1>;
L_00000000012a70a0/d .functor OR 1, L_0000000001286860, L_00000000012a75e0, C4<0>, C4<0>;
L_00000000012a70a0 .delay 1 (2,2,2) L_00000000012a70a0/d;
L_00000000012a7650 .functor AND 1, L_0000000001287080, L_00000000012862c0, C4<1>, C4<1>;
L_00000000012a7420/d .functor OR 1, L_0000000001286fe0, L_00000000012a7650, C4<0>, C4<0>;
L_00000000012a7420 .delay 1 (2,2,2) L_00000000012a7420/d;
v0000000001250de0_0 .net *"_ivl_13", 0 0, L_0000000001286d60;  1 drivers
v00000000012507a0_0 .net *"_ivl_15", 0 0, L_0000000001286a40;  1 drivers
v00000000012508e0_0 .net *"_ivl_17", 0 0, L_0000000001285dc0;  1 drivers
v0000000001251380_0 .net *"_ivl_18", 0 0, L_00000000012a7180;  1 drivers
v00000000012511a0_0 .net *"_ivl_20", 0 0, L_00000000012a7500;  1 drivers
v0000000001250020_0 .net *"_ivl_25", 0 0, L_0000000001286860;  1 drivers
v000000000124fa80_0 .net *"_ivl_27", 0 0, L_0000000001287d00;  1 drivers
v00000000012500c0_0 .net *"_ivl_29", 0 0, L_0000000001288020;  1 drivers
v0000000001251240_0 .net *"_ivl_3", 0 0, L_0000000001285be0;  1 drivers
v00000000012502a0_0 .net *"_ivl_30", 0 0, L_00000000012a75e0;  1 drivers
v00000000012512e0_0 .net *"_ivl_32", 0 0, L_00000000012a70a0;  1 drivers
v0000000001250340_0 .net *"_ivl_38", 0 0, L_0000000001286fe0;  1 drivers
v00000000012503e0_0 .net *"_ivl_40", 0 0, L_0000000001287080;  1 drivers
v00000000012516a0_0 .net *"_ivl_42", 0 0, L_00000000012862c0;  1 drivers
v0000000001251740_0 .net *"_ivl_43", 0 0, L_00000000012a7650;  1 drivers
v0000000001251060_0 .net *"_ivl_45", 0 0, L_00000000012a7420;  1 drivers
v00000000012517e0_0 .net *"_ivl_5", 0 0, L_0000000001286220;  1 drivers
v0000000001251920_0 .net *"_ivl_6", 0 0, L_00000000012a7110;  1 drivers
v00000000012530e0_0 .net *"_ivl_8", 0 0, L_00000000012a7570;  1 drivers
v0000000001254620_0 .net "cin", 0 0, L_0000000001286ea0;  alias, 1 drivers
v0000000001254440_0 .net "couts", 3 0, L_0000000001285aa0;  alias, 1 drivers
v0000000001252500_0 .net "g", 3 0, L_0000000001287a80;  alias, 1 drivers
v0000000001253360_0 .net "p", 3 0, L_0000000001287120;  alias, 1 drivers
L_0000000001285be0 .part L_0000000001287a80, 0, 1;
L_0000000001286220 .part L_0000000001287120, 0, 1;
L_0000000001286d60 .part L_0000000001287a80, 1, 1;
L_0000000001286a40 .part L_0000000001287120, 1, 1;
L_0000000001285dc0 .part L_0000000001285aa0, 0, 1;
L_0000000001286860 .part L_0000000001287a80, 2, 1;
L_0000000001287d00 .part L_0000000001287120, 2, 1;
L_0000000001288020 .part L_0000000001285aa0, 1, 1;
L_0000000001285aa0 .concat8 [ 1 1 1 1], L_00000000012a7570, L_00000000012a7500, L_00000000012a70a0, L_00000000012a7420;
L_0000000001286fe0 .part L_0000000001287a80, 3, 1;
L_0000000001287080 .part L_0000000001287120, 3, 1;
L_00000000012862c0 .part L_0000000001285aa0, 2, 1;
S_000000000124cca0 .scope generate, "genblk1[0]" "genblk1[0]" 3 71, 3 71 0, S_000000000124c020;
 .timescale 0 0;
P_00000000011cabb0 .param/l "i" 0 3 71, +C4<00>;
S_000000000124ce30 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124cca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012a61c0 .functor XOR 1, L_0000000001285960, L_00000000012867c0, C4<0>, C4<0>;
o00000000011f5d58 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012a6310/d .functor XOR 1, L_00000000012a61c0, o00000000011f5d58, C4<0>, C4<0>;
L_00000000012a6310 .delay 1 (4,4,4) L_00000000012a6310/d;
L_00000000012a5ac0/d .functor AND 1, L_0000000001285960, L_00000000012867c0, C4<1>, C4<1>;
L_00000000012a5ac0 .delay 1 (1,1,1) L_00000000012a5ac0/d;
L_00000000012a57b0/d .functor OR 1, L_0000000001285960, L_00000000012867c0, C4<0>, C4<0>;
L_00000000012a57b0 .delay 1 (1,1,1) L_00000000012a57b0/d;
L_00000000012a5cf0 .functor AND 1, L_00000000012a57b0, o00000000011f5d58, C4<1>, C4<1>;
L_00000000012a6a10/d .functor OR 1, L_00000000012a5ac0, L_00000000012a5cf0, C4<0>, C4<0>;
L_00000000012a6a10 .delay 1 (1,1,1) L_00000000012a6a10/d;
v0000000001252c80_0 .net *"_ivl_0", 0 0, L_00000000012a61c0;  1 drivers
v00000000012528c0_0 .net *"_ivl_8", 0 0, L_00000000012a5cf0;  1 drivers
v00000000012534a0_0 .net "a", 0 0, L_0000000001285960;  1 drivers
v0000000001252280_0 .net "b", 0 0, L_00000000012867c0;  1 drivers
v0000000001252fa0_0 .net "cin", 0 0, o00000000011f5d58;  0 drivers
v00000000012532c0_0 .net "cout", 0 0, L_00000000012a6a10;  1 drivers
v0000000001254080_0 .net "g", 0 0, L_00000000012a5ac0;  1 drivers
v0000000001253540_0 .net "p", 0 0, L_00000000012a57b0;  1 drivers
v00000000012520a0_0 .net "sum", 0 0, L_00000000012a6310;  1 drivers
S_000000000124b080 .scope generate, "genblk1[1]" "genblk1[1]" 3 71, 3 71 0, S_000000000124c020;
 .timescale 0 0;
P_00000000011cae70 .param/l "i" 0 3 71, +C4<01>;
S_000000000124c340 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124b080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012a6d90 .functor XOR 1, L_00000000012879e0, L_0000000001286360, C4<0>, C4<0>;
o00000000011f6058 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012a6a80/d .functor XOR 1, L_00000000012a6d90, o00000000011f6058, C4<0>, C4<0>;
L_00000000012a6a80 .delay 1 (4,4,4) L_00000000012a6a80/d;
L_00000000012a6620/d .functor AND 1, L_00000000012879e0, L_0000000001286360, C4<1>, C4<1>;
L_00000000012a6620 .delay 1 (1,1,1) L_00000000012a6620/d;
L_00000000012a5580/d .functor OR 1, L_00000000012879e0, L_0000000001286360, C4<0>, C4<0>;
L_00000000012a5580 .delay 1 (1,1,1) L_00000000012a5580/d;
L_00000000012a5b30 .functor AND 1, L_00000000012a5580, o00000000011f6058, C4<1>, C4<1>;
L_00000000012a6380/d .functor OR 1, L_00000000012a6620, L_00000000012a5b30, C4<0>, C4<0>;
L_00000000012a6380 .delay 1 (1,1,1) L_00000000012a6380/d;
v0000000001253fe0_0 .net *"_ivl_0", 0 0, L_00000000012a6d90;  1 drivers
v0000000001253220_0 .net *"_ivl_8", 0 0, L_00000000012a5b30;  1 drivers
v0000000001253040_0 .net "a", 0 0, L_00000000012879e0;  1 drivers
v0000000001253d60_0 .net "b", 0 0, L_0000000001286360;  1 drivers
v00000000012539a0_0 .net "cin", 0 0, o00000000011f6058;  0 drivers
v0000000001254580_0 .net "cout", 0 0, L_00000000012a6380;  1 drivers
v0000000001252140_0 .net "g", 0 0, L_00000000012a6620;  1 drivers
v0000000001253900_0 .net "p", 0 0, L_00000000012a5580;  1 drivers
v0000000001253680_0 .net "sum", 0 0, L_00000000012a6a80;  1 drivers
S_000000000124c1b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 71, 3 71 0, S_000000000124c020;
 .timescale 0 0;
P_00000000011cab70 .param/l "i" 0 3 71, +C4<010>;
S_000000000124c660 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124c1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012a63f0 .functor XOR 1, L_0000000001287260, L_0000000001287c60, C4<0>, C4<0>;
o00000000011f6358 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012a6460/d .functor XOR 1, L_00000000012a63f0, o00000000011f6358, C4<0>, C4<0>;
L_00000000012a6460 .delay 1 (4,4,4) L_00000000012a6460/d;
L_00000000012a6e70/d .functor AND 1, L_0000000001287260, L_0000000001287c60, C4<1>, C4<1>;
L_00000000012a6e70 .delay 1 (1,1,1) L_00000000012a6e70/d;
L_00000000012a5740/d .functor OR 1, L_0000000001287260, L_0000000001287c60, C4<0>, C4<0>;
L_00000000012a5740 .delay 1 (1,1,1) L_00000000012a5740/d;
L_00000000012a6ee0 .functor AND 1, L_00000000012a5740, o00000000011f6358, C4<1>, C4<1>;
L_00000000012a7030/d .functor OR 1, L_00000000012a6e70, L_00000000012a6ee0, C4<0>, C4<0>;
L_00000000012a7030 .delay 1 (1,1,1) L_00000000012a7030/d;
v0000000001253400_0 .net *"_ivl_0", 0 0, L_00000000012a63f0;  1 drivers
v00000000012535e0_0 .net *"_ivl_8", 0 0, L_00000000012a6ee0;  1 drivers
v0000000001252640_0 .net "a", 0 0, L_0000000001287260;  1 drivers
v0000000001253a40_0 .net "b", 0 0, L_0000000001287c60;  1 drivers
v0000000001252a00_0 .net "cin", 0 0, o00000000011f6358;  0 drivers
v0000000001252b40_0 .net "cout", 0 0, L_00000000012a7030;  1 drivers
v0000000001253ae0_0 .net "g", 0 0, L_00000000012a6e70;  1 drivers
v0000000001252aa0_0 .net "p", 0 0, L_00000000012a5740;  1 drivers
v0000000001253c20_0 .net "sum", 0 0, L_00000000012a6460;  1 drivers
S_000000000124b530 .scope generate, "genblk1[3]" "genblk1[3]" 3 71, 3 71 0, S_000000000124c020;
 .timescale 0 0;
P_00000000011cb3b0 .param/l "i" 0 3 71, +C4<011>;
S_000000000124c980 .scope module, "pg1" "full_adder_pg" 3 72, 3 46 0, S_000000000124b530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012a6690 .functor XOR 1, L_0000000001286cc0, L_0000000001285b40, C4<0>, C4<0>;
o00000000011f6658 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012a54a0/d .functor XOR 1, L_00000000012a6690, o00000000011f6658, C4<0>, C4<0>;
L_00000000012a54a0 .delay 1 (4,4,4) L_00000000012a54a0/d;
L_00000000012a56d0/d .functor AND 1, L_0000000001286cc0, L_0000000001285b40, C4<1>, C4<1>;
L_00000000012a56d0 .delay 1 (1,1,1) L_00000000012a56d0/d;
L_00000000012a5ba0/d .functor OR 1, L_0000000001286cc0, L_0000000001285b40, C4<0>, C4<0>;
L_00000000012a5ba0 .delay 1 (1,1,1) L_00000000012a5ba0/d;
L_00000000012a5820 .functor AND 1, L_00000000012a5ba0, o00000000011f6658, C4<1>, C4<1>;
L_00000000012a5d60/d .functor OR 1, L_00000000012a56d0, L_00000000012a5820, C4<0>, C4<0>;
L_00000000012a5d60 .delay 1 (1,1,1) L_00000000012a5d60/d;
v00000000012546c0_0 .net *"_ivl_0", 0 0, L_00000000012a6690;  1 drivers
v0000000001253b80_0 .net *"_ivl_8", 0 0, L_00000000012a5820;  1 drivers
v0000000001253cc0_0 .net "a", 0 0, L_0000000001286cc0;  1 drivers
v0000000001253720_0 .net "b", 0 0, L_0000000001285b40;  1 drivers
v0000000001253ea0_0 .net "cin", 0 0, o00000000011f6658;  0 drivers
v00000000012537c0_0 .net "cout", 0 0, L_00000000012a5d60;  1 drivers
v0000000001253860_0 .net "g", 0 0, L_00000000012a56d0;  1 drivers
v0000000001253f40_0 .net "p", 0 0, L_00000000012a5ba0;  1 drivers
v0000000001254300_0 .net "sum", 0 0, L_00000000012a54a0;  1 drivers
S_000000000124b210 .scope generate, "genblk1[0]" "genblk1[0]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cac70 .param/l "i" 0 3 102, +C4<00>;
S_000000000124b3a0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_000000000124b210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000011cf9e0 .functor XOR 1, L_000000000127bb40, L_000000000127e0c0, C4<0>, C4<0>;
o00000000011f6ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011cf900/d .functor XOR 1, L_00000000011cf9e0, o00000000011f6ef8, C4<0>, C4<0>;
L_00000000011cf900 .delay 1 (4,4,4) L_00000000011cf900/d;
L_00000000011d1110/d .functor AND 1, L_000000000127bb40, L_000000000127e0c0, C4<1>, C4<1>;
L_00000000011d1110 .delay 1 (1,1,1) L_00000000011d1110/d;
L_00000000011d0a10/d .functor OR 1, L_000000000127bb40, L_000000000127e0c0, C4<0>, C4<0>;
L_00000000011d0a10 .delay 1 (1,1,1) L_00000000011d0a10/d;
L_00000000011cfd60 .functor AND 1, L_00000000011d0a10, o00000000011f6ef8, C4<1>, C4<1>;
L_00000000011d0f50/d .functor OR 1, L_00000000011d1110, L_00000000011cfd60, C4<0>, C4<0>;
L_00000000011d0f50 .delay 1 (1,1,1) L_00000000011d0f50/d;
v0000000001254bc0_0 .net *"_ivl_0", 0 0, L_00000000011cf9e0;  1 drivers
v0000000001254940_0 .net *"_ivl_8", 0 0, L_00000000011cfd60;  1 drivers
v0000000001254f80_0 .net "a", 0 0, L_000000000127bb40;  1 drivers
v00000000012549e0_0 .net "b", 0 0, L_000000000127e0c0;  1 drivers
v0000000001254e40_0 .net "cin", 0 0, o00000000011f6ef8;  0 drivers
v00000000012548a0_0 .net "cout", 0 0, L_00000000011d0f50;  1 drivers
v000000000124e2c0_0 .net "g", 0 0, L_00000000011d1110;  1 drivers
v000000000124e540_0 .net "p", 0 0, L_00000000011d0a10;  1 drivers
v000000000124eea0_0 .net "sum", 0 0, L_00000000011cf900;  1 drivers
S_000000000124bb70 .scope generate, "genblk1[1]" "genblk1[1]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb0b0 .param/l "i" 0 3 102, +C4<01>;
S_000000000124bd00 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_000000000124bb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000011cfcf0 .functor XOR 1, L_000000000127c540, L_000000000127bbe0, C4<0>, C4<0>;
o00000000011f71f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011cf970/d .functor XOR 1, L_00000000011cfcf0, o00000000011f71f8, C4<0>, C4<0>;
L_00000000011cf970 .delay 1 (4,4,4) L_00000000011cf970/d;
L_00000000011d08c0/d .functor AND 1, L_000000000127c540, L_000000000127bbe0, C4<1>, C4<1>;
L_00000000011d08c0 .delay 1 (1,1,1) L_00000000011d08c0/d;
L_00000000011d0a80/d .functor OR 1, L_000000000127c540, L_000000000127bbe0, C4<0>, C4<0>;
L_00000000011d0a80 .delay 1 (1,1,1) L_00000000011d0a80/d;
L_00000000011d0150 .functor AND 1, L_00000000011d0a80, o00000000011f71f8, C4<1>, C4<1>;
L_00000000011d0380/d .functor OR 1, L_00000000011d08c0, L_00000000011d0150, C4<0>, C4<0>;
L_00000000011d0380 .delay 1 (1,1,1) L_00000000011d0380/d;
v000000000124e180_0 .net *"_ivl_0", 0 0, L_00000000011cfcf0;  1 drivers
v000000000124d1e0_0 .net *"_ivl_8", 0 0, L_00000000011d0150;  1 drivers
v000000000124e400_0 .net "a", 0 0, L_000000000127c540;  1 drivers
v000000000124f4e0_0 .net "b", 0 0, L_000000000127bbe0;  1 drivers
v000000000124d280_0 .net "cin", 0 0, o00000000011f71f8;  0 drivers
v000000000124d960_0 .net "cout", 0 0, L_00000000011d0380;  1 drivers
v000000000124dfa0_0 .net "g", 0 0, L_00000000011d08c0;  1 drivers
v000000000124e680_0 .net "p", 0 0, L_00000000011d0a80;  1 drivers
v000000000124ef40_0 .net "sum", 0 0, L_00000000011cf970;  1 drivers
S_000000000124be90 .scope generate, "genblk1[2]" "genblk1[2]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011caab0 .param/l "i" 0 3 102, +C4<010>;
S_00000000012589b0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_000000000124be90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000011cf580 .functor XOR 1, L_000000000127c9a0, L_000000000127d3a0, C4<0>, C4<0>;
o00000000011f74f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011d0af0/d .functor XOR 1, L_00000000011cf580, o00000000011f74f8, C4<0>, C4<0>;
L_00000000011d0af0 .delay 1 (4,4,4) L_00000000011d0af0/d;
L_00000000011d0e00/d .functor AND 1, L_000000000127c9a0, L_000000000127d3a0, C4<1>, C4<1>;
L_00000000011d0e00 .delay 1 (1,1,1) L_00000000011d0e00/d;
L_00000000011d0b60/d .functor OR 1, L_000000000127c9a0, L_000000000127d3a0, C4<0>, C4<0>;
L_00000000011d0b60 .delay 1 (1,1,1) L_00000000011d0b60/d;
L_00000000011d0bd0 .functor AND 1, L_00000000011d0b60, o00000000011f74f8, C4<1>, C4<1>;
L_00000000011d0ee0/d .functor OR 1, L_00000000011d0e00, L_00000000011d0bd0, C4<0>, C4<0>;
L_00000000011d0ee0 .delay 1 (1,1,1) L_00000000011d0ee0/d;
v000000000124e5e0_0 .net *"_ivl_0", 0 0, L_00000000011cf580;  1 drivers
v000000000124dd20_0 .net *"_ivl_8", 0 0, L_00000000011d0bd0;  1 drivers
v000000000124f080_0 .net "a", 0 0, L_000000000127c9a0;  1 drivers
v000000000124d320_0 .net "b", 0 0, L_000000000127d3a0;  1 drivers
v000000000124e720_0 .net "cin", 0 0, o00000000011f74f8;  0 drivers
v000000000124efe0_0 .net "cout", 0 0, L_00000000011d0ee0;  1 drivers
v000000000124ec20_0 .net "g", 0 0, L_00000000011d0e00;  1 drivers
v000000000124da00_0 .net "p", 0 0, L_00000000011d0b60;  1 drivers
v000000000124d6e0_0 .net "sum", 0 0, L_00000000011d0af0;  1 drivers
S_0000000001258b40 .scope generate, "genblk1[3]" "genblk1[3]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb230 .param/l "i" 0 3 102, +C4<011>;
S_0000000001257d30 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001258b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000011d0fc0 .functor XOR 1, L_000000000127d6c0, L_000000000127d4e0, C4<0>, C4<0>;
o00000000011f77f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011cfc10/d .functor XOR 1, L_00000000011d0fc0, o00000000011f77f8, C4<0>, C4<0>;
L_00000000011cfc10 .delay 1 (4,4,4) L_00000000011cfc10/d;
L_00000000011cfdd0/d .functor AND 1, L_000000000127d6c0, L_000000000127d4e0, C4<1>, C4<1>;
L_00000000011cfdd0 .delay 1 (1,1,1) L_00000000011cfdd0/d;
L_00000000011d0070/d .functor OR 1, L_000000000127d6c0, L_000000000127d4e0, C4<0>, C4<0>;
L_00000000011d0070 .delay 1 (1,1,1) L_00000000011d0070/d;
L_00000000011cfa50 .functor AND 1, L_00000000011d0070, o00000000011f77f8, C4<1>, C4<1>;
L_00000000011d0460/d .functor OR 1, L_00000000011cfdd0, L_00000000011cfa50, C4<0>, C4<0>;
L_00000000011d0460 .delay 1 (1,1,1) L_00000000011d0460/d;
v000000000124e9a0_0 .net *"_ivl_0", 0 0, L_00000000011d0fc0;  1 drivers
v000000000124ea40_0 .net *"_ivl_8", 0 0, L_00000000011cfa50;  1 drivers
v000000000124e040_0 .net "a", 0 0, L_000000000127d6c0;  1 drivers
v000000000124e900_0 .net "b", 0 0, L_000000000127d4e0;  1 drivers
v000000000124e7c0_0 .net "cin", 0 0, o00000000011f77f8;  0 drivers
v000000000124dc80_0 .net "cout", 0 0, L_00000000011d0460;  1 drivers
v000000000124e220_0 .net "g", 0 0, L_00000000011cfdd0;  1 drivers
v000000000124e860_0 .net "p", 0 0, L_00000000011d0070;  1 drivers
v000000000124f1c0_0 .net "sum", 0 0, L_00000000011cfc10;  1 drivers
S_0000000001258500 .scope generate, "genblk1[4]" "genblk1[4]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb1b0 .param/l "i" 0 3 102, +C4<0100>;
S_0000000001258cd0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001258500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000011cfac0 .functor XOR 1, L_000000000127d260, L_000000000127cb80, C4<0>, C4<0>;
o00000000011f7af8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011d1030/d .functor XOR 1, L_00000000011cfac0, o00000000011f7af8, C4<0>, C4<0>;
L_00000000011d1030 .delay 1 (4,4,4) L_00000000011d1030/d;
L_00000000011d10a0/d .functor AND 1, L_000000000127d260, L_000000000127cb80, C4<1>, C4<1>;
L_00000000011d10a0 .delay 1 (1,1,1) L_00000000011d10a0/d;
L_00000000011cf5f0/d .functor OR 1, L_000000000127d260, L_000000000127cb80, C4<0>, C4<0>;
L_00000000011cf5f0 .delay 1 (1,1,1) L_00000000011cf5f0/d;
L_00000000011cff20 .functor AND 1, L_00000000011cf5f0, o00000000011f7af8, C4<1>, C4<1>;
L_00000000011cfba0/d .functor OR 1, L_00000000011d10a0, L_00000000011cff20, C4<0>, C4<0>;
L_00000000011cfba0 .delay 1 (1,1,1) L_00000000011cfba0/d;
v000000000124d780_0 .net *"_ivl_0", 0 0, L_00000000011cfac0;  1 drivers
v000000000124eae0_0 .net *"_ivl_8", 0 0, L_00000000011cff20;  1 drivers
v000000000124eb80_0 .net "a", 0 0, L_000000000127d260;  1 drivers
v000000000124d140_0 .net "b", 0 0, L_000000000127cb80;  1 drivers
v000000000124ecc0_0 .net "cin", 0 0, o00000000011f7af8;  0 drivers
v000000000124d460_0 .net "cout", 0 0, L_00000000011cfba0;  1 drivers
v000000000124ee00_0 .net "g", 0 0, L_00000000011d10a0;  1 drivers
v000000000124f120_0 .net "p", 0 0, L_00000000011cf5f0;  1 drivers
v000000000124d820_0 .net "sum", 0 0, L_00000000011d1030;  1 drivers
S_0000000001258820 .scope generate, "genblk1[5]" "genblk1[5]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb1f0 .param/l "i" 0 3 102, +C4<0101>;
S_00000000012570b0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001258820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000011cf660 .functor XOR 1, L_000000000127dbc0, L_000000000127c2c0, C4<0>, C4<0>;
o00000000011f7df8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011d0230/d .functor XOR 1, L_00000000011cf660, o00000000011f7df8, C4<0>, C4<0>;
L_00000000011d0230 .delay 1 (4,4,4) L_00000000011d0230/d;
L_00000000011cfc80/d .functor AND 1, L_000000000127dbc0, L_000000000127c2c0, C4<1>, C4<1>;
L_00000000011cfc80 .delay 1 (1,1,1) L_00000000011cfc80/d;
L_00000000011cfe40/d .functor OR 1, L_000000000127dbc0, L_000000000127c2c0, C4<0>, C4<0>;
L_00000000011cfe40 .delay 1 (1,1,1) L_00000000011cfe40/d;
L_00000000011d0310 .functor AND 1, L_00000000011cfe40, o00000000011f7df8, C4<1>, C4<1>;
L_00000000011cff90/d .functor OR 1, L_00000000011cfc80, L_00000000011d0310, C4<0>, C4<0>;
L_00000000011cff90 .delay 1 (1,1,1) L_00000000011cff90/d;
v000000000124f300_0 .net *"_ivl_0", 0 0, L_00000000011cf660;  1 drivers
v000000000124f620_0 .net *"_ivl_8", 0 0, L_00000000011d0310;  1 drivers
v000000000124ddc0_0 .net "a", 0 0, L_000000000127dbc0;  1 drivers
v000000000124e0e0_0 .net "b", 0 0, L_000000000127c2c0;  1 drivers
v000000000124d8c0_0 .net "cin", 0 0, o00000000011f7df8;  0 drivers
v000000000124de60_0 .net "cout", 0 0, L_00000000011cff90;  1 drivers
v000000000124db40_0 .net "g", 0 0, L_00000000011cfc80;  1 drivers
v000000000124d5a0_0 .net "p", 0 0, L_00000000011cfe40;  1 drivers
v000000000124ed60_0 .net "sum", 0 0, L_00000000011d0230;  1 drivers
S_0000000001258690 .scope generate, "genblk1[6]" "genblk1[6]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cae30 .param/l "i" 0 3 102, +C4<0110>;
S_0000000001257240 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001258690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000011d00e0 .functor XOR 1, L_000000000127be60, L_000000000127bc80, C4<0>, C4<0>;
o00000000011f80f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011d02a0/d .functor XOR 1, L_00000000011d00e0, o00000000011f80f8, C4<0>, C4<0>;
L_00000000011d02a0 .delay 1 (4,4,4) L_00000000011d02a0/d;
L_00000000011d13b0/d .functor AND 1, L_000000000127be60, L_000000000127bc80, C4<1>, C4<1>;
L_00000000011d13b0 .delay 1 (1,1,1) L_00000000011d13b0/d;
L_00000000011d1420/d .functor OR 1, L_000000000127be60, L_000000000127bc80, C4<0>, C4<0>;
L_00000000011d1420 .delay 1 (1,1,1) L_00000000011d1420/d;
L_00000000011d1260 .functor AND 1, L_00000000011d1420, o00000000011f80f8, C4<1>, C4<1>;
L_00000000011d1490/d .functor OR 1, L_00000000011d13b0, L_00000000011d1260, C4<0>, C4<0>;
L_00000000011d1490 .delay 1 (1,1,1) L_00000000011d1490/d;
v000000000124e360_0 .net *"_ivl_0", 0 0, L_00000000011d00e0;  1 drivers
v000000000124e4a0_0 .net *"_ivl_8", 0 0, L_00000000011d1260;  1 drivers
v000000000124f260_0 .net "a", 0 0, L_000000000127be60;  1 drivers
v000000000124f6c0_0 .net "b", 0 0, L_000000000127bc80;  1 drivers
v000000000124f3a0_0 .net "cin", 0 0, o00000000011f80f8;  0 drivers
v000000000124f440_0 .net "cout", 0 0, L_00000000011d1490;  1 drivers
v000000000124f800_0 .net "g", 0 0, L_00000000011d13b0;  1 drivers
v000000000124d3c0_0 .net "p", 0 0, L_00000000011d1420;  1 drivers
v000000000124dbe0_0 .net "sum", 0 0, L_00000000011d02a0;  1 drivers
S_0000000001257560 .scope generate, "genblk1[7]" "genblk1[7]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cafb0 .param/l "i" 0 3 102, +C4<0111>;
S_0000000001258e60 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001257560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000011d12d0 .functor XOR 1, L_000000000127ca40, L_000000000127d080, C4<0>, C4<0>;
o00000000011f83f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000011d1340/d .functor XOR 1, L_00000000011d12d0, o00000000011f83f8, C4<0>, C4<0>;
L_00000000011d1340 .delay 1 (4,4,4) L_00000000011d1340/d;
L_00000000011d1180/d .functor AND 1, L_000000000127ca40, L_000000000127d080, C4<1>, C4<1>;
L_00000000011d1180 .delay 1 (1,1,1) L_00000000011d1180/d;
L_00000000011d11f0/d .functor OR 1, L_000000000127ca40, L_000000000127d080, C4<0>, C4<0>;
L_00000000011d11f0 .delay 1 (1,1,1) L_00000000011d11f0/d;
L_00000000011d0000 .functor AND 1, L_00000000011d11f0, o00000000011f83f8, C4<1>, C4<1>;
L_0000000001292730/d .functor OR 1, L_00000000011d1180, L_00000000011d0000, C4<0>, C4<0>;
L_0000000001292730 .delay 1 (1,1,1) L_0000000001292730/d;
v000000000124f580_0 .net *"_ivl_0", 0 0, L_00000000011d12d0;  1 drivers
v000000000124f760_0 .net *"_ivl_8", 0 0, L_00000000011d0000;  1 drivers
v000000000124d0a0_0 .net "a", 0 0, L_000000000127ca40;  1 drivers
v000000000124d500_0 .net "b", 0 0, L_000000000127d080;  1 drivers
v000000000124d640_0 .net "cin", 0 0, o00000000011f83f8;  0 drivers
v000000000124df00_0 .net "cout", 0 0, L_0000000001292730;  1 drivers
v000000000124daa0_0 .net "g", 0 0, L_00000000011d1180;  1 drivers
v000000000125abb0_0 .net "p", 0 0, L_00000000011d11f0;  1 drivers
v0000000001259cb0_0 .net "sum", 0 0, L_00000000011d1340;  1 drivers
S_0000000001258370 .scope generate, "genblk1[8]" "genblk1[8]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011ca970 .param/l "i" 0 3 102, +C4<01000>;
S_00000000012576f0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001258370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001291af0 .functor XOR 1, L_000000000127c040, L_000000000127cae0, C4<0>, C4<0>;
o00000000011f86f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001291b60/d .functor XOR 1, L_0000000001291af0, o00000000011f86f8, C4<0>, C4<0>;
L_0000000001291b60 .delay 1 (4,4,4) L_0000000001291b60/d;
L_0000000001291620/d .functor AND 1, L_000000000127c040, L_000000000127cae0, C4<1>, C4<1>;
L_0000000001291620 .delay 1 (1,1,1) L_0000000001291620/d;
L_0000000001292810/d .functor OR 1, L_000000000127c040, L_000000000127cae0, C4<0>, C4<0>;
L_0000000001292810 .delay 1 (1,1,1) L_0000000001292810/d;
L_0000000001292030 .functor AND 1, L_0000000001292810, o00000000011f86f8, C4<1>, C4<1>;
L_0000000001291930/d .functor OR 1, L_0000000001291620, L_0000000001292030, C4<0>, C4<0>;
L_0000000001291930 .delay 1 (1,1,1) L_0000000001291930/d;
v0000000001259530_0 .net *"_ivl_0", 0 0, L_0000000001291af0;  1 drivers
v000000000125b1f0_0 .net *"_ivl_8", 0 0, L_0000000001292030;  1 drivers
v0000000001259490_0 .net "a", 0 0, L_000000000127c040;  1 drivers
v000000000125a250_0 .net "b", 0 0, L_000000000127cae0;  1 drivers
v0000000001259d50_0 .net "cin", 0 0, o00000000011f86f8;  0 drivers
v000000000125a9d0_0 .net "cout", 0 0, L_0000000001291930;  1 drivers
v000000000125ad90_0 .net "g", 0 0, L_0000000001291620;  1 drivers
v000000000125aa70_0 .net "p", 0 0, L_0000000001292810;  1 drivers
v0000000001259170_0 .net "sum", 0 0, L_0000000001291b60;  1 drivers
S_0000000001258050 .scope generate, "genblk1[9]" "genblk1[9]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb030 .param/l "i" 0 3 102, +C4<01001>;
S_00000000012573d0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001258050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001292b90 .functor XOR 1, L_000000000127c0e0, L_000000000127d580, C4<0>, C4<0>;
o00000000011f89f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012913f0/d .functor XOR 1, L_0000000001292b90, o00000000011f89f8, C4<0>, C4<0>;
L_00000000012913f0 .delay 1 (4,4,4) L_00000000012913f0/d;
L_0000000001292260/d .functor AND 1, L_000000000127c0e0, L_000000000127d580, C4<1>, C4<1>;
L_0000000001292260 .delay 1 (1,1,1) L_0000000001292260/d;
L_00000000012911c0/d .functor OR 1, L_000000000127c0e0, L_000000000127d580, C4<0>, C4<0>;
L_00000000012911c0 .delay 1 (1,1,1) L_00000000012911c0/d;
L_0000000001292490 .functor AND 1, L_00000000012911c0, o00000000011f89f8, C4<1>, C4<1>;
L_00000000012919a0/d .functor OR 1, L_0000000001292260, L_0000000001292490, C4<0>, C4<0>;
L_00000000012919a0 .delay 1 (1,1,1) L_00000000012919a0/d;
v0000000001259f30_0 .net *"_ivl_0", 0 0, L_0000000001292b90;  1 drivers
v000000000125ab10_0 .net *"_ivl_8", 0 0, L_0000000001292490;  1 drivers
v000000000125aed0_0 .net "a", 0 0, L_000000000127c0e0;  1 drivers
v000000000125a2f0_0 .net "b", 0 0, L_000000000127d580;  1 drivers
v00000000012595d0_0 .net "cin", 0 0, o00000000011f89f8;  0 drivers
v000000000125b150_0 .net "cout", 0 0, L_00000000012919a0;  1 drivers
v000000000125ac50_0 .net "g", 0 0, L_0000000001292260;  1 drivers
v0000000001259a30_0 .net "p", 0 0, L_00000000012911c0;  1 drivers
v0000000001259ad0_0 .net "sum", 0 0, L_00000000012913f0;  1 drivers
S_0000000001257a10 .scope generate, "genblk1[10]" "genblk1[10]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011ca630 .param/l "i" 0 3 102, +C4<01010>;
S_0000000001257ba0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001257a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001291460 .functor XOR 1, L_000000000127ccc0, L_000000000127dda0, C4<0>, C4<0>;
o00000000011f8cf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001291bd0/d .functor XOR 1, L_0000000001291460, o00000000011f8cf8, C4<0>, C4<0>;
L_0000000001291bd0 .delay 1 (4,4,4) L_0000000001291bd0/d;
L_0000000001292650/d .functor AND 1, L_000000000127ccc0, L_000000000127dda0, C4<1>, C4<1>;
L_0000000001292650 .delay 1 (1,1,1) L_0000000001292650/d;
L_0000000001291c40/d .functor OR 1, L_000000000127ccc0, L_000000000127dda0, C4<0>, C4<0>;
L_0000000001291c40 .delay 1 (1,1,1) L_0000000001291c40/d;
L_0000000001292880 .functor AND 1, L_0000000001291c40, o00000000011f8cf8, C4<1>, C4<1>;
L_00000000012926c0/d .functor OR 1, L_0000000001292650, L_0000000001292880, C4<0>, C4<0>;
L_00000000012926c0 .delay 1 (1,1,1) L_00000000012926c0/d;
v000000000125b290_0 .net *"_ivl_0", 0 0, L_0000000001291460;  1 drivers
v000000000125acf0_0 .net *"_ivl_8", 0 0, L_0000000001292880;  1 drivers
v000000000125b650_0 .net "a", 0 0, L_000000000127ccc0;  1 drivers
v000000000125af70_0 .net "b", 0 0, L_000000000127dda0;  1 drivers
v000000000125ae30_0 .net "cin", 0 0, o00000000011f8cf8;  0 drivers
v0000000001259df0_0 .net "cout", 0 0, L_00000000012926c0;  1 drivers
v000000000125b0b0_0 .net "g", 0 0, L_0000000001292650;  1 drivers
v0000000001259210_0 .net "p", 0 0, L_0000000001291c40;  1 drivers
v000000000125a6b0_0 .net "sum", 0 0, L_0000000001291bd0;  1 drivers
S_0000000001257880 .scope generate, "genblk1[11]" "genblk1[11]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb430 .param/l "i" 0 3 102, +C4<01011>;
S_0000000001257ec0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001257880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012912a0 .functor XOR 1, L_000000000127c5e0, L_000000000127d620, C4<0>, C4<0>;
o00000000011f8ff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001291310/d .functor XOR 1, L_00000000012912a0, o00000000011f8ff8, C4<0>, C4<0>;
L_0000000001291310 .delay 1 (4,4,4) L_0000000001291310/d;
L_0000000001292b20/d .functor AND 1, L_000000000127c5e0, L_000000000127d620, C4<1>, C4<1>;
L_0000000001292b20 .delay 1 (1,1,1) L_0000000001292b20/d;
L_0000000001291d20/d .functor OR 1, L_000000000127c5e0, L_000000000127d620, C4<0>, C4<0>;
L_0000000001291d20 .delay 1 (1,1,1) L_0000000001291d20/d;
L_0000000001292500 .functor AND 1, L_0000000001291d20, o00000000011f8ff8, C4<1>, C4<1>;
L_0000000001292420/d .functor OR 1, L_0000000001292b20, L_0000000001292500, C4<0>, C4<0>;
L_0000000001292420 .delay 1 (1,1,1) L_0000000001292420/d;
v000000000125b6f0_0 .net *"_ivl_0", 0 0, L_00000000012912a0;  1 drivers
v000000000125b010_0 .net *"_ivl_8", 0 0, L_0000000001292500;  1 drivers
v000000000125a930_0 .net "a", 0 0, L_000000000127c5e0;  1 drivers
v000000000125a430_0 .net "b", 0 0, L_000000000127d620;  1 drivers
v000000000125b330_0 .net "cin", 0 0, o00000000011f8ff8;  0 drivers
v000000000125a4d0_0 .net "cout", 0 0, L_0000000001292420;  1 drivers
v000000000125a570_0 .net "g", 0 0, L_0000000001292b20;  1 drivers
v000000000125b3d0_0 .net "p", 0 0, L_0000000001291d20;  1 drivers
v000000000125b470_0 .net "sum", 0 0, L_0000000001291310;  1 drivers
S_00000000012581e0 .scope generate, "genblk1[12]" "genblk1[12]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb170 .param/l "i" 0 3 102, +C4<01100>;
S_0000000001262520 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_00000000012581e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001291cb0 .functor XOR 1, L_000000000127cc20, L_000000000127c680, C4<0>, C4<0>;
o00000000011f92f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001291d90/d .functor XOR 1, L_0000000001291cb0, o00000000011f92f8, C4<0>, C4<0>;
L_0000000001291d90 .delay 1 (4,4,4) L_0000000001291d90/d;
L_0000000001291380/d .functor AND 1, L_000000000127cc20, L_000000000127c680, C4<1>, C4<1>;
L_0000000001291380 .delay 1 (1,1,1) L_0000000001291380/d;
L_0000000001291e00/d .functor OR 1, L_000000000127cc20, L_000000000127c680, C4<0>, C4<0>;
L_0000000001291e00 .delay 1 (1,1,1) L_0000000001291e00/d;
L_0000000001292570 .functor AND 1, L_0000000001291e00, o00000000011f92f8, C4<1>, C4<1>;
L_0000000001292110/d .functor OR 1, L_0000000001291380, L_0000000001292570, C4<0>, C4<0>;
L_0000000001292110 .delay 1 (1,1,1) L_0000000001292110/d;
v000000000125a1b0_0 .net *"_ivl_0", 0 0, L_0000000001291cb0;  1 drivers
v0000000001259fd0_0 .net *"_ivl_8", 0 0, L_0000000001292570;  1 drivers
v000000000125a890_0 .net "a", 0 0, L_000000000127cc20;  1 drivers
v000000000125a610_0 .net "b", 0 0, L_000000000127c680;  1 drivers
v000000000125b510_0 .net "cin", 0 0, o00000000011f92f8;  0 drivers
v000000000125b790_0 .net "cout", 0 0, L_0000000001292110;  1 drivers
v000000000125a390_0 .net "g", 0 0, L_0000000001291380;  1 drivers
v000000000125a750_0 .net "p", 0 0, L_0000000001291e00;  1 drivers
v000000000125a070_0 .net "sum", 0 0, L_0000000001291d90;  1 drivers
S_0000000001262b60 .scope generate, "genblk1[13]" "genblk1[13]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cacb0 .param/l "i" 0 3 102, +C4<01101>;
S_00000000012610d0 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001262b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001291e70 .functor XOR 1, L_000000000127c180, L_000000000127da80, C4<0>, C4<0>;
o00000000011f95f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001292ab0/d .functor XOR 1, L_0000000001291e70, o00000000011f95f8, C4<0>, C4<0>;
L_0000000001292ab0 .delay 1 (4,4,4) L_0000000001292ab0/d;
L_00000000012927a0/d .functor AND 1, L_000000000127c180, L_000000000127da80, C4<1>, C4<1>;
L_00000000012927a0 .delay 1 (1,1,1) L_00000000012927a0/d;
L_0000000001291ee0/d .functor OR 1, L_000000000127c180, L_000000000127da80, C4<0>, C4<0>;
L_0000000001291ee0 .delay 1 (1,1,1) L_0000000001291ee0/d;
L_0000000001291690 .functor AND 1, L_0000000001291ee0, o00000000011f95f8, C4<1>, C4<1>;
L_0000000001291f50/d .functor OR 1, L_00000000012927a0, L_0000000001291690, C4<0>, C4<0>;
L_0000000001291f50 .delay 1 (1,1,1) L_0000000001291f50/d;
v000000000125a7f0_0 .net *"_ivl_0", 0 0, L_0000000001291e70;  1 drivers
v00000000012592b0_0 .net *"_ivl_8", 0 0, L_0000000001291690;  1 drivers
v00000000012593f0_0 .net "a", 0 0, L_000000000127c180;  1 drivers
v000000000125b5b0_0 .net "b", 0 0, L_000000000127da80;  1 drivers
v000000000125b830_0 .net "cin", 0 0, o00000000011f95f8;  0 drivers
v0000000001259c10_0 .net "cout", 0 0, L_0000000001291f50;  1 drivers
v000000000125a110_0 .net "g", 0 0, L_00000000012927a0;  1 drivers
v00000000012590d0_0 .net "p", 0 0, L_0000000001291ee0;  1 drivers
v0000000001259350_0 .net "sum", 0 0, L_0000000001292ab0;  1 drivers
S_0000000001262200 .scope generate, "genblk1[14]" "genblk1[14]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011ca7b0 .param/l "i" 0 3 102, +C4<01110>;
S_0000000001261d50 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001262200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_00000000012928f0 .functor XOR 1, L_000000000127d760, L_000000000127cea0, C4<0>, C4<0>;
o00000000011f98f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001291fc0/d .functor XOR 1, L_00000000012928f0, o00000000011f98f8, C4<0>, C4<0>;
L_0000000001291fc0 .delay 1 (4,4,4) L_0000000001291fc0/d;
L_00000000012925e0/d .functor AND 1, L_000000000127d760, L_000000000127cea0, C4<1>, C4<1>;
L_00000000012925e0 .delay 1 (1,1,1) L_00000000012925e0/d;
L_00000000012929d0/d .functor OR 1, L_000000000127d760, L_000000000127cea0, C4<0>, C4<0>;
L_00000000012929d0 .delay 1 (1,1,1) L_00000000012929d0/d;
L_00000000012921f0 .functor AND 1, L_00000000012929d0, o00000000011f98f8, C4<1>, C4<1>;
L_0000000001292960/d .functor OR 1, L_00000000012925e0, L_00000000012921f0, C4<0>, C4<0>;
L_0000000001292960 .delay 1 (1,1,1) L_0000000001292960/d;
v0000000001259670_0 .net *"_ivl_0", 0 0, L_00000000012928f0;  1 drivers
v0000000001259710_0 .net *"_ivl_8", 0 0, L_00000000012921f0;  1 drivers
v00000000012597b0_0 .net "a", 0 0, L_000000000127d760;  1 drivers
v0000000001259850_0 .net "b", 0 0, L_000000000127cea0;  1 drivers
v00000000012598f0_0 .net "cin", 0 0, o00000000011f98f8;  0 drivers
v0000000001259990_0 .net "cout", 0 0, L_0000000001292960;  1 drivers
v0000000001259b70_0 .net "g", 0 0, L_00000000012925e0;  1 drivers
v0000000001259e90_0 .net "p", 0 0, L_00000000012929d0;  1 drivers
v000000000125bd30_0 .net "sum", 0 0, L_0000000001291fc0;  1 drivers
S_0000000001261580 .scope generate, "genblk1[15]" "genblk1[15]" 3 102, 3 102 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cad30 .param/l "i" 0 3 102, +C4<01111>;
S_0000000001261260 .scope module, "g1" "full_adder_pg" 3 103, 3 46 0, S_0000000001261580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "cin";
L_0000000001291230 .functor XOR 1, L_000000000127cd60, L_000000000127ce00, C4<0>, C4<0>;
o00000000011f9bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012922d0/d .functor XOR 1, L_0000000001291230, o00000000011f9bf8, C4<0>, C4<0>;
L_00000000012922d0 .delay 1 (4,4,4) L_00000000012922d0/d;
L_0000000001292a40/d .functor AND 1, L_000000000127cd60, L_000000000127ce00, C4<1>, C4<1>;
L_0000000001292a40 .delay 1 (1,1,1) L_0000000001292a40/d;
L_00000000012914d0/d .functor OR 1, L_000000000127cd60, L_000000000127ce00, C4<0>, C4<0>;
L_00000000012914d0 .delay 1 (1,1,1) L_00000000012914d0/d;
L_0000000001292c70 .functor AND 1, L_00000000012914d0, o00000000011f9bf8, C4<1>, C4<1>;
L_0000000001292c00/d .functor OR 1, L_0000000001292a40, L_0000000001292c70, C4<0>, C4<0>;
L_0000000001292c00 .delay 1 (1,1,1) L_0000000001292c00/d;
v000000000125c7d0_0 .net *"_ivl_0", 0 0, L_0000000001291230;  1 drivers
v000000000125d090_0 .net *"_ivl_8", 0 0, L_0000000001292c70;  1 drivers
v000000000125c4b0_0 .net "a", 0 0, L_000000000127cd60;  1 drivers
v000000000125c9b0_0 .net "b", 0 0, L_000000000127ce00;  1 drivers
v000000000125def0_0 .net "cin", 0 0, o00000000011f9bf8;  0 drivers
v000000000125ceb0_0 .net "cout", 0 0, L_0000000001292c00;  1 drivers
v000000000125c910_0 .net "g", 0 0, L_0000000001292a40;  1 drivers
v000000000125dc70_0 .net "p", 0 0, L_00000000012914d0;  1 drivers
v000000000125bfb0_0 .net "sum", 0 0, L_00000000012922d0;  1 drivers
S_0000000001262e80 .scope generate, "genblk2[0]" "genblk2[0]" 3 107, 3 107 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011ca7f0 .param/l "j" 0 3 107, +C4<00>;
L_0000000001291a10 .functor AND 1, L_000000000127db20, L_000000000127c360, C4<1>, C4<1>;
L_0000000001292ce0 .functor OR 1, L_000000000127c220, L_0000000001291a10, C4<0>, C4<0>;
L_00000000012920a0 .functor AND 1, L_000000000127c400, L_000000000127c720, C4<1>, C4<1>;
L_0000000001291150 .functor AND 1, L_00000000012920a0, L_000000000127cf40, C4<1>, C4<1>;
L_0000000001291540 .functor OR 1, L_0000000001292ce0, L_0000000001291150, C4<0>, C4<0>;
L_0000000001291a80 .functor AND 1, L_000000000127cfe0, L_000000000127dc60, C4<1>, C4<1>;
L_0000000001292180 .functor AND 1, L_0000000001291a80, L_000000000127de40, C4<1>, C4<1>;
L_00000000012915b0 .functor AND 1, L_0000000001292180, L_000000000127d120, C4<1>, C4<1>;
L_0000000001292340 .functor OR 1, L_0000000001291540, L_00000000012915b0, C4<0>, C4<0>;
L_0000000001291700 .functor AND 1, L_000000000127dd00, L_000000000127d300, C4<1>, C4<1>;
L_0000000001291770 .functor AND 1, L_0000000001291700, L_000000000127efc0, C4<1>, C4<1>;
L_00000000012917e0 .functor AND 1, L_0000000001291770, L_000000000127f1a0, C4<1>, C4<1>;
v000000000125c690_0 .net *"_ivl_0", 0 0, L_000000000127c220;  1 drivers
v000000000125ca50_0 .net *"_ivl_1", 0 0, L_000000000127db20;  1 drivers
v000000000125c730_0 .net *"_ivl_11", 0 0, L_000000000127cf40;  1 drivers
v000000000125c870_0 .net *"_ivl_12", 0 0, L_0000000001291150;  1 drivers
v000000000125c050_0 .net *"_ivl_14", 0 0, L_0000000001291540;  1 drivers
v000000000125d1d0_0 .net *"_ivl_16", 0 0, L_000000000127cfe0;  1 drivers
v000000000125d6d0_0 .net *"_ivl_17", 0 0, L_000000000127dc60;  1 drivers
v000000000125caf0_0 .net *"_ivl_18", 0 0, L_0000000001291a80;  1 drivers
v000000000125ccd0_0 .net *"_ivl_2", 0 0, L_000000000127c360;  1 drivers
v000000000125d270_0 .net *"_ivl_20", 0 0, L_000000000127de40;  1 drivers
v000000000125c2d0_0 .net *"_ivl_21", 0 0, L_0000000001292180;  1 drivers
v000000000125ce10_0 .net *"_ivl_23", 0 0, L_000000000127d120;  1 drivers
v000000000125df90_0 .net *"_ivl_24", 0 0, L_00000000012915b0;  1 drivers
v000000000125c410_0 .net *"_ivl_26", 0 0, L_0000000001292340;  1 drivers
v000000000125d310_0 .net *"_ivl_28", 0 0, L_000000000127dd00;  1 drivers
v000000000125d630_0 .net *"_ivl_29", 0 0, L_000000000127d300;  1 drivers
v000000000125bdd0_0 .net *"_ivl_3", 0 0, L_0000000001291a10;  1 drivers
v000000000125dbd0_0 .net *"_ivl_30", 0 0, L_0000000001291700;  1 drivers
v000000000125c0f0_0 .net *"_ivl_32", 0 0, L_000000000127efc0;  1 drivers
v000000000125cb90_0 .net *"_ivl_33", 0 0, L_0000000001291770;  1 drivers
v000000000125de50_0 .net *"_ivl_35", 0 0, L_000000000127f1a0;  1 drivers
v000000000125be70_0 .net *"_ivl_36", 0 0, L_00000000012917e0;  1 drivers
v000000000125d3b0_0 .net *"_ivl_5", 0 0, L_0000000001292ce0;  1 drivers
v000000000125c370_0 .net *"_ivl_7", 0 0, L_000000000127c400;  1 drivers
v000000000125c550_0 .net *"_ivl_8", 0 0, L_000000000127c720;  1 drivers
v000000000125cf50_0 .net *"_ivl_9", 0 0, L_00000000012920a0;  1 drivers
S_0000000001262390 .scope generate, "genblk2[4]" "genblk2[4]" 3 107, 3 107 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb570 .param/l "j" 0 3 107, +C4<0100>;
L_00000000012923b0 .functor AND 1, L_00000000012800a0, L_000000000127e2a0, C4<1>, C4<1>;
L_00000000012918c0 .functor OR 1, L_000000000127f880, L_00000000012923b0, C4<0>, C4<0>;
L_0000000001292f10 .functor AND 1, L_000000000127ea20, L_000000000127f740, C4<1>, C4<1>;
L_0000000001292f80 .functor AND 1, L_0000000001292f10, L_000000000127f240, C4<1>, C4<1>;
L_0000000001292ea0 .functor OR 1, L_00000000012918c0, L_0000000001292f80, C4<0>, C4<0>;
L_0000000001292ff0 .functor AND 1, L_000000000127e8e0, L_000000000127fa60, C4<1>, C4<1>;
L_0000000001292e30 .functor AND 1, L_0000000001292ff0, L_0000000001280140, C4<1>, C4<1>;
L_0000000001293060 .functor AND 1, L_0000000001292e30, L_000000000127fec0, C4<1>, C4<1>;
L_0000000001292d50 .functor OR 1, L_0000000001292ea0, L_0000000001293060, C4<0>, C4<0>;
L_0000000001292dc0 .functor AND 1, L_000000000127ff60, L_0000000001280000, C4<1>, C4<1>;
L_0000000001294770 .functor AND 1, L_0000000001292dc0, L_000000000127f600, C4<1>, C4<1>;
L_0000000001293890 .functor AND 1, L_0000000001294770, L_00000000012801e0, C4<1>, C4<1>;
v000000000125cd70_0 .net *"_ivl_0", 0 0, L_000000000127f880;  1 drivers
v000000000125d770_0 .net *"_ivl_1", 0 0, L_00000000012800a0;  1 drivers
v000000000125cc30_0 .net *"_ivl_11", 0 0, L_000000000127f240;  1 drivers
v000000000125d130_0 .net *"_ivl_12", 0 0, L_0000000001292f80;  1 drivers
v000000000125db30_0 .net *"_ivl_14", 0 0, L_0000000001292ea0;  1 drivers
v000000000125bf10_0 .net *"_ivl_16", 0 0, L_000000000127e8e0;  1 drivers
v000000000125cff0_0 .net *"_ivl_17", 0 0, L_000000000127fa60;  1 drivers
v000000000125e030_0 .net *"_ivl_18", 0 0, L_0000000001292ff0;  1 drivers
v000000000125d450_0 .net *"_ivl_2", 0 0, L_000000000127e2a0;  1 drivers
v000000000125d4f0_0 .net *"_ivl_20", 0 0, L_0000000001280140;  1 drivers
v000000000125d810_0 .net *"_ivl_21", 0 0, L_0000000001292e30;  1 drivers
v000000000125b8d0_0 .net *"_ivl_23", 0 0, L_000000000127fec0;  1 drivers
v000000000125c5f0_0 .net *"_ivl_24", 0 0, L_0000000001293060;  1 drivers
v000000000125d590_0 .net *"_ivl_26", 0 0, L_0000000001292d50;  1 drivers
v000000000125ddb0_0 .net *"_ivl_28", 0 0, L_000000000127ff60;  1 drivers
v000000000125d950_0 .net *"_ivl_29", 0 0, L_0000000001280000;  1 drivers
v000000000125b970_0 .net *"_ivl_3", 0 0, L_00000000012923b0;  1 drivers
v000000000125d8b0_0 .net *"_ivl_30", 0 0, L_0000000001292dc0;  1 drivers
v000000000125ba10_0 .net *"_ivl_32", 0 0, L_000000000127f600;  1 drivers
v000000000125bab0_0 .net *"_ivl_33", 0 0, L_0000000001294770;  1 drivers
v000000000125d9f0_0 .net *"_ivl_35", 0 0, L_00000000012801e0;  1 drivers
v000000000125dd10_0 .net *"_ivl_36", 0 0, L_0000000001293890;  1 drivers
v000000000125da90_0 .net *"_ivl_5", 0 0, L_00000000012918c0;  1 drivers
v000000000125bbf0_0 .net *"_ivl_7", 0 0, L_000000000127ea20;  1 drivers
v000000000125bb50_0 .net *"_ivl_8", 0 0, L_000000000127f740;  1 drivers
v000000000125bc90_0 .net *"_ivl_9", 0 0, L_0000000001292f10;  1 drivers
S_0000000001261a30 .scope generate, "genblk2[8]" "genblk2[8]" 3 107, 3 107 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cad70 .param/l "j" 0 3 107, +C4<01000>;
L_0000000001294460 .functor AND 1, L_000000000127f4c0, L_0000000001280280, C4<1>, C4<1>;
L_0000000001294e70 .functor OR 1, L_000000000127ec00, L_0000000001294460, C4<0>, C4<0>;
L_0000000001294bd0 .functor AND 1, L_0000000001280780, L_0000000001280320, C4<1>, C4<1>;
L_0000000001293ac0 .functor AND 1, L_0000000001294bd0, L_000000000127f920, C4<1>, C4<1>;
L_0000000001293900 .functor OR 1, L_0000000001294e70, L_0000000001293ac0, C4<0>, C4<0>;
L_0000000001294620 .functor AND 1, L_000000000127f060, L_000000000127fb00, C4<1>, C4<1>;
L_0000000001295030 .functor AND 1, L_0000000001294620, L_000000000127eca0, C4<1>, C4<1>;
L_0000000001294380 .functor AND 1, L_0000000001295030, L_000000000127f100, C4<1>, C4<1>;
L_0000000001293820 .functor OR 1, L_0000000001293900, L_0000000001294380, C4<0>, C4<0>;
L_0000000001294c40 .functor AND 1, L_000000000127e340, L_000000000127f2e0, C4<1>, C4<1>;
L_0000000001293970 .functor AND 1, L_0000000001294c40, L_000000000127e980, C4<1>, C4<1>;
L_00000000012944d0 .functor AND 1, L_0000000001293970, L_000000000127f380, C4<1>, C4<1>;
v000000000125c190_0 .net *"_ivl_0", 0 0, L_000000000127ec00;  1 drivers
v000000000125c230_0 .net *"_ivl_1", 0 0, L_000000000127f4c0;  1 drivers
v00000000012600b0_0 .net *"_ivl_11", 0 0, L_000000000127f920;  1 drivers
v000000000125e5d0_0 .net *"_ivl_12", 0 0, L_0000000001293ac0;  1 drivers
v000000000125ee90_0 .net *"_ivl_14", 0 0, L_0000000001293900;  1 drivers
v000000000125ecb0_0 .net *"_ivl_16", 0 0, L_000000000127f060;  1 drivers
v000000000125e2b0_0 .net *"_ivl_17", 0 0, L_000000000127fb00;  1 drivers
v000000000125e0d0_0 .net *"_ivl_18", 0 0, L_0000000001294620;  1 drivers
v000000000125e490_0 .net *"_ivl_2", 0 0, L_0000000001280280;  1 drivers
v000000000125fd90_0 .net *"_ivl_20", 0 0, L_000000000127eca0;  1 drivers
v000000000125e710_0 .net *"_ivl_21", 0 0, L_0000000001295030;  1 drivers
v000000000125fcf0_0 .net *"_ivl_23", 0 0, L_000000000127f100;  1 drivers
v00000000012603d0_0 .net *"_ivl_24", 0 0, L_0000000001294380;  1 drivers
v000000000125f750_0 .net *"_ivl_26", 0 0, L_0000000001293820;  1 drivers
v000000000125f7f0_0 .net *"_ivl_28", 0 0, L_000000000127e340;  1 drivers
v000000000125e530_0 .net *"_ivl_29", 0 0, L_000000000127f2e0;  1 drivers
v000000000125f250_0 .net *"_ivl_3", 0 0, L_0000000001294460;  1 drivers
v000000000125f070_0 .net *"_ivl_30", 0 0, L_0000000001294c40;  1 drivers
v000000000125fe30_0 .net *"_ivl_32", 0 0, L_000000000127e980;  1 drivers
v000000000125ef30_0 .net *"_ivl_33", 0 0, L_0000000001293970;  1 drivers
v000000000125efd0_0 .net *"_ivl_35", 0 0, L_000000000127f380;  1 drivers
v000000000125f930_0 .net *"_ivl_36", 0 0, L_00000000012944d0;  1 drivers
v0000000001260290_0 .net *"_ivl_5", 0 0, L_0000000001294e70;  1 drivers
v000000000125e670_0 .net *"_ivl_7", 0 0, L_0000000001280780;  1 drivers
v000000000125f9d0_0 .net *"_ivl_8", 0 0, L_0000000001280320;  1 drivers
v000000000125fed0_0 .net *"_ivl_9", 0 0, L_0000000001294bd0;  1 drivers
S_00000000012613f0 .scope generate, "genblk2[12]" "genblk2[12]" 3 107, 3 107 0, S_0000000000952600;
 .timescale 0 0;
P_00000000011cb330 .param/l "j" 0 3 107, +C4<01100>;
L_0000000001294e00 .functor AND 1, L_000000000127e5c0, L_000000000127f420, C4<1>, C4<1>;
L_00000000012939e0 .functor OR 1, L_000000000127e160, L_0000000001294e00, C4<0>, C4<0>;
L_0000000001293a50 .functor AND 1, L_000000000127e660, L_000000000127ede0, C4<1>, C4<1>;
L_00000000012945b0 .functor AND 1, L_0000000001293a50, L_00000000012803c0, C4<1>, C4<1>;
L_0000000001294ee0 .functor OR 1, L_00000000012939e0, L_00000000012945b0, C4<0>, C4<0>;
L_0000000001294cb0 .functor AND 1, L_0000000001280820, L_0000000001280460, C4<1>, C4<1>;
L_0000000001293b30 .functor AND 1, L_0000000001294cb0, L_000000000127f9c0, C4<1>, C4<1>;
L_0000000001294150 .functor AND 1, L_0000000001293b30, L_000000000127e700, C4<1>, C4<1>;
L_0000000001294700 .functor OR 1, L_0000000001294ee0, L_0000000001294150, C4<0>, C4<0>;
L_0000000001294d20 .functor AND 1, L_000000000127ee80, L_0000000001280640, C4<1>, C4<1>;
L_00000000012950a0 .functor AND 1, L_0000000001294d20, L_0000000001280500, C4<1>, C4<1>;
L_0000000001293ba0 .functor AND 1, L_00000000012950a0, L_00000000012805a0, C4<1>, C4<1>;
v000000000125ec10_0 .net *"_ivl_0", 0 0, L_000000000127e160;  1 drivers
v000000000125ff70_0 .net *"_ivl_1", 0 0, L_000000000127e5c0;  1 drivers
v000000000125e7b0_0 .net *"_ivl_11", 0 0, L_00000000012803c0;  1 drivers
v000000000125f110_0 .net *"_ivl_12", 0 0, L_00000000012945b0;  1 drivers
v0000000001260790_0 .net *"_ivl_14", 0 0, L_0000000001294ee0;  1 drivers
v000000000125f1b0_0 .net *"_ivl_16", 0 0, L_0000000001280820;  1 drivers
v0000000001260650_0 .net *"_ivl_17", 0 0, L_0000000001280460;  1 drivers
v000000000125e850_0 .net *"_ivl_18", 0 0, L_0000000001294cb0;  1 drivers
v000000000125fa70_0 .net *"_ivl_2", 0 0, L_000000000127f420;  1 drivers
v0000000001260150_0 .net *"_ivl_20", 0 0, L_000000000127f9c0;  1 drivers
v0000000001260010_0 .net *"_ivl_21", 0 0, L_0000000001293b30;  1 drivers
v000000000125f4d0_0 .net *"_ivl_23", 0 0, L_000000000127e700;  1 drivers
v000000000125fb10_0 .net *"_ivl_24", 0 0, L_0000000001294150;  1 drivers
v0000000001260330_0 .net *"_ivl_26", 0 0, L_0000000001294700;  1 drivers
v000000000125f570_0 .net *"_ivl_28", 0 0, L_000000000127ee80;  1 drivers
v000000000125f2f0_0 .net *"_ivl_29", 0 0, L_0000000001280640;  1 drivers
v00000000012601f0_0 .net *"_ivl_3", 0 0, L_0000000001294e00;  1 drivers
v000000000125e8f0_0 .net *"_ivl_30", 0 0, L_0000000001294d20;  1 drivers
v000000000125f390_0 .net *"_ivl_32", 0 0, L_0000000001280500;  1 drivers
v000000000125e3f0_0 .net *"_ivl_33", 0 0, L_00000000012950a0;  1 drivers
v000000000125e990_0 .net *"_ivl_35", 0 0, L_00000000012805a0;  1 drivers
v000000000125f430_0 .net *"_ivl_36", 0 0, L_0000000001293ba0;  1 drivers
v0000000001260830_0 .net *"_ivl_5", 0 0, L_00000000012939e0;  1 drivers
v000000000125fbb0_0 .net *"_ivl_7", 0 0, L_000000000127e660;  1 drivers
v000000000125f610_0 .net *"_ivl_8", 0 0, L_000000000127ede0;  1 drivers
v0000000001260470_0 .net *"_ivl_9", 0 0, L_0000000001293a50;  1 drivers
S_00000000012626b0 .scope module, "long" "add16_rc" 2 14, 3 15 0, S_0000000000952470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "sum16";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 16 "a16";
    .port_info 3 /INPUT 16 "b16";
    .port_info 4 /INPUT 1 "cin";
L_00000000012b23c0 .functor BUFZ 1, v000000000127e020_0, C4<0>, C4<0>, C4<0>;
v000000000127df80_0 .net *"_ivl_117", 0 0, L_00000000012b23c0;  1 drivers
v000000000127c900_0 .net "a16", 15 0, v000000000127d8a0_0;  1 drivers
v000000000127b960_0 .net "b16", 15 0, v000000000127d1c0_0;  1 drivers
v000000000127bdc0_0 .net "carry", 16 0, L_000000000127ac40;  1 drivers
v000000000127c860_0 .net "cin", 0 0, v000000000127e020_0;  1 drivers
v000000000127dee0_0 .net "cout", 0 0, L_0000000001279160;  alias, 1 drivers
v000000000127bfa0_0 .net "sum16", 15 0, L_000000000127a4c0;  alias, 1 drivers
L_0000000001286f40 .part v000000000127d8a0_0, 0, 1;
L_0000000001286ae0 .part v000000000127d1c0_0, 0, 1;
L_0000000001286c20 .part L_000000000127ac40, 0, 1;
L_00000000012873a0 .part v000000000127d8a0_0, 1, 1;
L_0000000001287ee0 .part v000000000127d1c0_0, 1, 1;
L_0000000001287300 .part L_000000000127ac40, 1, 1;
L_0000000001286040 .part v000000000127d8a0_0, 2, 1;
L_0000000001286180 .part v000000000127d1c0_0, 2, 1;
L_0000000001287440 .part L_000000000127ac40, 2, 1;
L_00000000012874e0 .part v000000000127d8a0_0, 3, 1;
L_00000000012876c0 .part v000000000127d1c0_0, 3, 1;
L_0000000001286400 .part L_000000000127ac40, 3, 1;
L_0000000001287760 .part v000000000127d8a0_0, 4, 1;
L_0000000001286540 .part v000000000127d1c0_0, 4, 1;
L_00000000012865e0 .part L_000000000127ac40, 4, 1;
L_0000000001286680 .part v000000000127d8a0_0, 5, 1;
L_00000000012878a0 .part v000000000127d1c0_0, 5, 1;
L_0000000001287f80 .part L_000000000127ac40, 5, 1;
L_0000000001288ca0 .part v000000000127d8a0_0, 6, 1;
L_0000000001285a00 .part v000000000127d1c0_0, 6, 1;
L_0000000001288700 .part L_000000000127ac40, 6, 1;
L_0000000001288e80 .part v000000000127d8a0_0, 7, 1;
L_00000000012888e0 .part v000000000127d1c0_0, 7, 1;
L_0000000001288ac0 .part L_000000000127ac40, 7, 1;
L_0000000001288b60 .part v000000000127d8a0_0, 8, 1;
L_0000000001288340 .part v000000000127d1c0_0, 8, 1;
L_00000000012887a0 .part L_000000000127ac40, 8, 1;
L_0000000001288f20 .part v000000000127d8a0_0, 9, 1;
L_0000000001288a20 .part v000000000127d1c0_0, 9, 1;
L_0000000001288d40 .part L_000000000127ac40, 9, 1;
L_0000000001288660 .part v000000000127d8a0_0, 10, 1;
L_0000000001288840 .part v000000000127d1c0_0, 10, 1;
L_00000000012883e0 .part L_000000000127ac40, 10, 1;
L_0000000001288980 .part v000000000127d8a0_0, 11, 1;
L_0000000001288fc0 .part v000000000127d1c0_0, 11, 1;
L_00000000012885c0 .part L_000000000127ac40, 11, 1;
L_0000000001288c00 .part v000000000127d8a0_0, 12, 1;
L_0000000001288de0 .part v000000000127d1c0_0, 12, 1;
L_0000000001288160 .part L_000000000127ac40, 12, 1;
L_0000000001288480 .part v000000000127d8a0_0, 13, 1;
L_0000000001288200 .part v000000000127d1c0_0, 13, 1;
L_00000000012882a0 .part L_000000000127ac40, 13, 1;
L_0000000001288520 .part v000000000127d8a0_0, 14, 1;
L_0000000001279f20 .part v000000000127d1c0_0, 14, 1;
L_0000000001279340 .part L_000000000127ac40, 14, 1;
LS_000000000127a4c0_0_0 .concat8 [ 1 1 1 1], L_00000000012a4390, L_00000000012a4b70, L_00000000012a4be0, L_00000000012a4d30;
LS_000000000127a4c0_0_4 .concat8 [ 1 1 1 1], L_00000000012a4e80, L_00000000012a4080, L_00000000012a5190, L_00000000012a3c90;
LS_000000000127a4c0_0_8 .concat8 [ 1 1 1 1], L_00000000012a4160, L_00000000012b2890, L_00000000012b2b30, L_00000000012b2dd0;
LS_000000000127a4c0_0_12 .concat8 [ 1 1 1 1], L_00000000012b2120, L_00000000012b30e0, L_00000000012b2350, L_00000000012b2ac0;
L_000000000127a4c0 .concat8 [ 4 4 4 4], LS_000000000127a4c0_0_0, LS_000000000127a4c0_0_4, LS_000000000127a4c0_0_8, LS_000000000127a4c0_0_12;
L_000000000127a9c0 .part v000000000127d8a0_0, 15, 1;
L_000000000127b780 .part v000000000127d1c0_0, 15, 1;
L_000000000127b0a0 .part L_000000000127ac40, 15, 1;
LS_000000000127ac40_0_0 .concat8 [ 1 1 1 1], L_00000000012b23c0, L_00000000012a4860, L_00000000012a4400, L_00000000012a4ef0;
LS_000000000127ac40_0_4 .concat8 [ 1 1 1 1], L_00000000012a4240, L_00000000012a3a60, L_00000000012a5270, L_00000000012a5430;
LS_000000000127ac40_0_8 .concat8 [ 1 1 1 1], L_00000000012a3e50, L_00000000012a4630, L_00000000012b3700, L_00000000012b2c80;
LS_000000000127ac40_0_12 .concat8 [ 1 1 1 1], L_00000000012b1f60, L_00000000012b22e0, L_00000000012b35b0, L_00000000012b29e0;
LS_000000000127ac40_0_16 .concat8 [ 1 0 0 0], L_00000000012b2f20;
LS_000000000127ac40_1_0 .concat8 [ 4 4 4 4], LS_000000000127ac40_0_0, LS_000000000127ac40_0_4, LS_000000000127ac40_0_8, LS_000000000127ac40_0_12;
LS_000000000127ac40_1_4 .concat8 [ 1 0 0 0], LS_000000000127ac40_0_16;
L_000000000127ac40 .concat8 [ 16 1 0 0], LS_000000000127ac40_1_0, LS_000000000127ac40_1_4;
L_0000000001279160 .part L_000000000127ac40, 16, 1;
S_0000000001261710 .scope generate, "genblk1[0]" "genblk1[0]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011cb370 .param/l "i" 0 3 26, +C4<00>;
S_0000000001262cf0 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001261710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a4710 .functor XOR 1, L_0000000001286f40, L_0000000001286ae0, C4<0>, C4<0>;
L_00000000012a4390/d .functor XOR 1, L_00000000012a4710, L_0000000001286c20, C4<0>, C4<0>;
L_00000000012a4390 .delay 1 (4,4,4) L_00000000012a4390/d;
L_00000000012a4a20 .functor AND 1, L_0000000001286f40, L_0000000001286ae0, C4<1>, C4<1>;
L_00000000012a48d0 .functor AND 1, L_0000000001286f40, L_0000000001286c20, C4<1>, C4<1>;
L_00000000012a49b0 .functor OR 1, L_00000000012a4a20, L_00000000012a48d0, C4<0>, C4<0>;
L_00000000012a4a90 .functor AND 1, L_0000000001286ae0, L_0000000001286c20, C4<1>, C4<1>;
L_00000000012a4860/d .functor OR 1, L_00000000012a49b0, L_00000000012a4a90, C4<0>, C4<0>;
L_00000000012a4860 .delay 1 (3,3,3) L_00000000012a4860/d;
v000000000126e3a0_0 .net *"_ivl_0", 0 0, L_00000000012a4710;  1 drivers
v000000000126e080_0 .net *"_ivl_10", 0 0, L_00000000012a4a90;  1 drivers
v000000000126f020_0 .net *"_ivl_4", 0 0, L_00000000012a4a20;  1 drivers
v000000000126e940_0 .net *"_ivl_6", 0 0, L_00000000012a48d0;  1 drivers
v000000000126fac0_0 .net *"_ivl_8", 0 0, L_00000000012a49b0;  1 drivers
v000000000126e440_0 .net "a", 0 0, L_0000000001286f40;  1 drivers
v000000000126fd40_0 .net "b", 0 0, L_0000000001286ae0;  1 drivers
v000000000126fde0_0 .net "cin", 0 0, L_0000000001286c20;  1 drivers
v000000000126fe80_0 .net "cout", 0 0, L_00000000012a4860;  1 drivers
v000000000126e580_0 .net "sum", 0 0, L_00000000012a4390;  1 drivers
S_0000000001262840 .scope generate, "genblk1[1]" "genblk1[1]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011ca6f0 .param/l "i" 0 3 26, +C4<01>;
S_00000000012618a0 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001262840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a4550 .functor XOR 1, L_00000000012873a0, L_0000000001287ee0, C4<0>, C4<0>;
L_00000000012a4b70/d .functor XOR 1, L_00000000012a4550, L_0000000001287300, C4<0>, C4<0>;
L_00000000012a4b70 .delay 1 (4,4,4) L_00000000012a4b70/d;
L_00000000012a4780 .functor AND 1, L_00000000012873a0, L_0000000001287ee0, C4<1>, C4<1>;
L_00000000012a3ad0 .functor AND 1, L_00000000012873a0, L_0000000001287300, C4<1>, C4<1>;
L_00000000012a3fa0 .functor OR 1, L_00000000012a4780, L_00000000012a3ad0, C4<0>, C4<0>;
L_00000000012a5350 .functor AND 1, L_0000000001287ee0, L_0000000001287300, C4<1>, C4<1>;
L_00000000012a4400/d .functor OR 1, L_00000000012a3fa0, L_00000000012a5350, C4<0>, C4<0>;
L_00000000012a4400 .delay 1 (3,3,3) L_00000000012a4400/d;
v000000000126db80_0 .net *"_ivl_0", 0 0, L_00000000012a4550;  1 drivers
v000000000126ffc0_0 .net *"_ivl_10", 0 0, L_00000000012a5350;  1 drivers
v000000000126dc20_0 .net *"_ivl_4", 0 0, L_00000000012a4780;  1 drivers
v000000000126dcc0_0 .net *"_ivl_6", 0 0, L_00000000012a3ad0;  1 drivers
v000000000126e120_0 .net *"_ivl_8", 0 0, L_00000000012a3fa0;  1 drivers
v000000000126e1c0_0 .net "a", 0 0, L_00000000012873a0;  1 drivers
v000000000126e260_0 .net "b", 0 0, L_0000000001287ee0;  1 drivers
v000000000126e300_0 .net "cin", 0 0, L_0000000001287300;  1 drivers
v000000000126e620_0 .net "cout", 0 0, L_00000000012a4400;  1 drivers
v00000000012704c0_0 .net "sum", 0 0, L_00000000012a4b70;  1 drivers
S_0000000001261bc0 .scope generate, "genblk1[2]" "genblk1[2]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011ca830 .param/l "i" 0 3 26, +C4<010>;
S_00000000012629d0 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001261bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a45c0 .functor XOR 1, L_0000000001286040, L_0000000001286180, C4<0>, C4<0>;
L_00000000012a4be0/d .functor XOR 1, L_00000000012a45c0, L_0000000001287440, C4<0>, C4<0>;
L_00000000012a4be0 .delay 1 (4,4,4) L_00000000012a4be0/d;
L_00000000012a4da0 .functor AND 1, L_0000000001286040, L_0000000001286180, C4<1>, C4<1>;
L_00000000012a4b00 .functor AND 1, L_0000000001286040, L_0000000001287440, C4<1>, C4<1>;
L_00000000012a4c50 .functor OR 1, L_00000000012a4da0, L_00000000012a4b00, C4<0>, C4<0>;
L_00000000012a39f0 .functor AND 1, L_0000000001286180, L_0000000001287440, C4<1>, C4<1>;
L_00000000012a4ef0/d .functor OR 1, L_00000000012a4c50, L_00000000012a39f0, C4<0>, C4<0>;
L_00000000012a4ef0 .delay 1 (3,3,3) L_00000000012a4ef0/d;
v00000000012716e0_0 .net *"_ivl_0", 0 0, L_00000000012a45c0;  1 drivers
v0000000001271140_0 .net *"_ivl_10", 0 0, L_00000000012a39f0;  1 drivers
v0000000001272720_0 .net *"_ivl_4", 0 0, L_00000000012a4da0;  1 drivers
v0000000001271320_0 .net *"_ivl_6", 0 0, L_00000000012a4b00;  1 drivers
v00000000012724a0_0 .net *"_ivl_8", 0 0, L_00000000012a4c50;  1 drivers
v0000000001270880_0 .net "a", 0 0, L_0000000001286040;  1 drivers
v0000000001271a00_0 .net "b", 0 0, L_0000000001286180;  1 drivers
v00000000012713c0_0 .net "cin", 0 0, L_0000000001287440;  1 drivers
v00000000012707e0_0 .net "cout", 0 0, L_00000000012a4ef0;  1 drivers
v00000000012722c0_0 .net "sum", 0 0, L_00000000012a4be0;  1 drivers
S_0000000001261ee0 .scope generate, "genblk1[3]" "genblk1[3]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011ca870 .param/l "i" 0 3 26, +C4<011>;
S_0000000001262070 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001261ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a4cc0 .functor XOR 1, L_00000000012874e0, L_00000000012876c0, C4<0>, C4<0>;
L_00000000012a4d30/d .functor XOR 1, L_00000000012a4cc0, L_0000000001286400, C4<0>, C4<0>;
L_00000000012a4d30 .delay 1 (4,4,4) L_00000000012a4d30/d;
L_00000000012a3f30 .functor AND 1, L_00000000012874e0, L_00000000012876c0, C4<1>, C4<1>;
L_00000000012a3c20 .functor AND 1, L_00000000012874e0, L_0000000001286400, C4<1>, C4<1>;
L_00000000012a4e10 .functor OR 1, L_00000000012a3f30, L_00000000012a3c20, C4<0>, C4<0>;
L_00000000012a47f0 .functor AND 1, L_00000000012876c0, L_0000000001286400, C4<1>, C4<1>;
L_00000000012a4240/d .functor OR 1, L_00000000012a4e10, L_00000000012a47f0, C4<0>, C4<0>;
L_00000000012a4240 .delay 1 (3,3,3) L_00000000012a4240/d;
v00000000012710a0_0 .net *"_ivl_0", 0 0, L_00000000012a4cc0;  1 drivers
v0000000001270100_0 .net *"_ivl_10", 0 0, L_00000000012a47f0;  1 drivers
v0000000001270560_0 .net *"_ivl_4", 0 0, L_00000000012a3f30;  1 drivers
v0000000001272400_0 .net *"_ivl_6", 0 0, L_00000000012a3c20;  1 drivers
v0000000001270920_0 .net *"_ivl_8", 0 0, L_00000000012a4e10;  1 drivers
v0000000001272180_0 .net "a", 0 0, L_00000000012874e0;  1 drivers
v0000000001271e60_0 .net "b", 0 0, L_00000000012876c0;  1 drivers
v0000000001271f00_0 .net "cin", 0 0, L_0000000001286400;  1 drivers
v0000000001270740_0 .net "cout", 0 0, L_00000000012a4240;  1 drivers
v0000000001270f60_0 .net "sum", 0 0, L_00000000012a4d30;  1 drivers
S_00000000012743c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011ca8b0 .param/l "i" 0 3 26, +C4<0100>;
S_0000000001274550 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_00000000012743c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a4fd0 .functor XOR 1, L_0000000001287760, L_0000000001286540, C4<0>, C4<0>;
L_00000000012a4e80/d .functor XOR 1, L_00000000012a4fd0, L_00000000012865e0, C4<0>, C4<0>;
L_00000000012a4e80 .delay 1 (4,4,4) L_00000000012a4e80/d;
L_00000000012a3ec0 .functor AND 1, L_0000000001287760, L_0000000001286540, C4<1>, C4<1>;
L_00000000012a3b40 .functor AND 1, L_0000000001287760, L_00000000012865e0, C4<1>, C4<1>;
L_00000000012a4f60 .functor OR 1, L_00000000012a3ec0, L_00000000012a3b40, C4<0>, C4<0>;
L_00000000012a3bb0 .functor AND 1, L_0000000001286540, L_00000000012865e0, C4<1>, C4<1>;
L_00000000012a3a60/d .functor OR 1, L_00000000012a4f60, L_00000000012a3bb0, C4<0>, C4<0>;
L_00000000012a3a60 .delay 1 (3,3,3) L_00000000012a3a60/d;
v0000000001271460_0 .net *"_ivl_0", 0 0, L_00000000012a4fd0;  1 drivers
v0000000001271640_0 .net *"_ivl_10", 0 0, L_00000000012a3bb0;  1 drivers
v0000000001271960_0 .net *"_ivl_4", 0 0, L_00000000012a3ec0;  1 drivers
v0000000001271aa0_0 .net *"_ivl_6", 0 0, L_00000000012a3b40;  1 drivers
v0000000001272680_0 .net *"_ivl_8", 0 0, L_00000000012a4f60;  1 drivers
v0000000001270ce0_0 .net "a", 0 0, L_0000000001287760;  1 drivers
v00000000012720e0_0 .net "b", 0 0, L_0000000001286540;  1 drivers
v0000000001271dc0_0 .net "cin", 0 0, L_00000000012865e0;  1 drivers
v0000000001271b40_0 .net "cout", 0 0, L_00000000012a3a60;  1 drivers
v00000000012709c0_0 .net "sum", 0 0, L_00000000012a4e80;  1 drivers
S_0000000001273d80 .scope generate, "genblk1[5]" "genblk1[5]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011ca8f0 .param/l "i" 0 3 26, +C4<0101>;
S_0000000001274b90 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001273d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a5040 .functor XOR 1, L_0000000001286680, L_00000000012878a0, C4<0>, C4<0>;
L_00000000012a4080/d .functor XOR 1, L_00000000012a5040, L_0000000001287f80, C4<0>, C4<0>;
L_00000000012a4080 .delay 1 (4,4,4) L_00000000012a4080/d;
L_00000000012a53c0 .functor AND 1, L_0000000001286680, L_00000000012878a0, C4<1>, C4<1>;
L_00000000012a50b0 .functor AND 1, L_0000000001286680, L_0000000001287f80, C4<1>, C4<1>;
L_00000000012a3d00 .functor OR 1, L_00000000012a53c0, L_00000000012a50b0, C4<0>, C4<0>;
L_00000000012a5120 .functor AND 1, L_00000000012878a0, L_0000000001287f80, C4<1>, C4<1>;
L_00000000012a5270/d .functor OR 1, L_00000000012a3d00, L_00000000012a5120, C4<0>, C4<0>;
L_00000000012a5270 .delay 1 (3,3,3) L_00000000012a5270/d;
v0000000001271d20_0 .net *"_ivl_0", 0 0, L_00000000012a5040;  1 drivers
v00000000012727c0_0 .net *"_ivl_10", 0 0, L_00000000012a5120;  1 drivers
v00000000012711e0_0 .net *"_ivl_4", 0 0, L_00000000012a53c0;  1 drivers
v0000000001271500_0 .net *"_ivl_6", 0 0, L_00000000012a50b0;  1 drivers
v0000000001271c80_0 .net *"_ivl_8", 0 0, L_00000000012a3d00;  1 drivers
v0000000001272860_0 .net "a", 0 0, L_0000000001286680;  1 drivers
v0000000001272360_0 .net "b", 0 0, L_00000000012878a0;  1 drivers
v0000000001271000_0 .net "cin", 0 0, L_0000000001287f80;  1 drivers
v0000000001271be0_0 .net "cout", 0 0, L_00000000012a5270;  1 drivers
v0000000001270240_0 .net "sum", 0 0, L_00000000012a4080;  1 drivers
S_0000000001273420 .scope generate, "genblk1[6]" "genblk1[6]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011ca930 .param/l "i" 0 3 26, +C4<0110>;
S_0000000001273290 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001273420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a3910 .functor XOR 1, L_0000000001288ca0, L_0000000001285a00, C4<0>, C4<0>;
L_00000000012a5190/d .functor XOR 1, L_00000000012a3910, L_0000000001288700, C4<0>, C4<0>;
L_00000000012a5190 .delay 1 (4,4,4) L_00000000012a5190/d;
L_00000000012a5200 .functor AND 1, L_0000000001288ca0, L_0000000001285a00, C4<1>, C4<1>;
L_00000000012a3d70 .functor AND 1, L_0000000001288ca0, L_0000000001288700, C4<1>, C4<1>;
L_00000000012a52e0 .functor OR 1, L_00000000012a5200, L_00000000012a3d70, C4<0>, C4<0>;
L_00000000012a4010 .functor AND 1, L_0000000001285a00, L_0000000001288700, C4<1>, C4<1>;
L_00000000012a5430/d .functor OR 1, L_00000000012a52e0, L_00000000012a4010, C4<0>, C4<0>;
L_00000000012a5430 .delay 1 (3,3,3) L_00000000012a5430/d;
v0000000001271fa0_0 .net *"_ivl_0", 0 0, L_00000000012a3910;  1 drivers
v00000000012725e0_0 .net *"_ivl_10", 0 0, L_00000000012a4010;  1 drivers
v0000000001272040_0 .net *"_ivl_4", 0 0, L_00000000012a5200;  1 drivers
v0000000001270d80_0 .net *"_ivl_6", 0 0, L_00000000012a3d70;  1 drivers
v0000000001272220_0 .net *"_ivl_8", 0 0, L_00000000012a52e0;  1 drivers
v00000000012701a0_0 .net "a", 0 0, L_0000000001288ca0;  1 drivers
v0000000001270600_0 .net "b", 0 0, L_0000000001285a00;  1 drivers
v00000000012715a0_0 .net "cin", 0 0, L_0000000001288700;  1 drivers
v0000000001271280_0 .net "cout", 0 0, L_00000000012a5430;  1 drivers
v0000000001270e20_0 .net "sum", 0 0, L_00000000012a5190;  1 drivers
S_0000000001273bf0 .scope generate, "genblk1[7]" "genblk1[7]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011ca9b0 .param/l "i" 0 3 26, +C4<0111>;
S_0000000001273f10 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001273bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a4940 .functor XOR 1, L_0000000001288e80, L_00000000012888e0, C4<0>, C4<0>;
L_00000000012a3c90/d .functor XOR 1, L_00000000012a4940, L_0000000001288ac0, C4<0>, C4<0>;
L_00000000012a3c90 .delay 1 (4,4,4) L_00000000012a3c90/d;
L_00000000012a38a0 .functor AND 1, L_0000000001288e80, L_00000000012888e0, C4<1>, C4<1>;
L_00000000012a3980 .functor AND 1, L_0000000001288e80, L_0000000001288ac0, C4<1>, C4<1>;
L_00000000012a42b0 .functor OR 1, L_00000000012a38a0, L_00000000012a3980, C4<0>, C4<0>;
L_00000000012a3de0 .functor AND 1, L_00000000012888e0, L_0000000001288ac0, C4<1>, C4<1>;
L_00000000012a3e50/d .functor OR 1, L_00000000012a42b0, L_00000000012a3de0, C4<0>, C4<0>;
L_00000000012a3e50 .delay 1 (3,3,3) L_00000000012a3e50/d;
v0000000001271780_0 .net *"_ivl_0", 0 0, L_00000000012a4940;  1 drivers
v00000000012706a0_0 .net *"_ivl_10", 0 0, L_00000000012a3de0;  1 drivers
v0000000001271820_0 .net *"_ivl_4", 0 0, L_00000000012a38a0;  1 drivers
v00000000012702e0_0 .net *"_ivl_6", 0 0, L_00000000012a3980;  1 drivers
v0000000001270a60_0 .net *"_ivl_8", 0 0, L_00000000012a42b0;  1 drivers
v0000000001272540_0 .net "a", 0 0, L_0000000001288e80;  1 drivers
v0000000001270380_0 .net "b", 0 0, L_00000000012888e0;  1 drivers
v0000000001270420_0 .net "cin", 0 0, L_0000000001288ac0;  1 drivers
v0000000001270b00_0 .net "cout", 0 0, L_00000000012a3e50;  1 drivers
v00000000012718c0_0 .net "sum", 0 0, L_00000000012a3c90;  1 drivers
S_00000000012740a0 .scope generate, "genblk1[8]" "genblk1[8]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011ca9f0 .param/l "i" 0 3 26, +C4<01000>;
S_0000000001274230 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_00000000012740a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a40f0 .functor XOR 1, L_0000000001288b60, L_0000000001288340, C4<0>, C4<0>;
L_00000000012a4160/d .functor XOR 1, L_00000000012a40f0, L_00000000012887a0, C4<0>, C4<0>;
L_00000000012a4160 .delay 1 (4,4,4) L_00000000012a4160/d;
L_00000000012a41d0 .functor AND 1, L_0000000001288b60, L_0000000001288340, C4<1>, C4<1>;
L_00000000012a4320 .functor AND 1, L_0000000001288b60, L_00000000012887a0, C4<1>, C4<1>;
L_00000000012a4470 .functor OR 1, L_00000000012a41d0, L_00000000012a4320, C4<0>, C4<0>;
L_00000000012a44e0 .functor AND 1, L_0000000001288340, L_00000000012887a0, C4<1>, C4<1>;
L_00000000012a4630/d .functor OR 1, L_00000000012a4470, L_00000000012a44e0, C4<0>, C4<0>;
L_00000000012a4630 .delay 1 (3,3,3) L_00000000012a4630/d;
v0000000001270ba0_0 .net *"_ivl_0", 0 0, L_00000000012a40f0;  1 drivers
v0000000001270ec0_0 .net *"_ivl_10", 0 0, L_00000000012a44e0;  1 drivers
v0000000001270c40_0 .net *"_ivl_4", 0 0, L_00000000012a41d0;  1 drivers
v0000000001272cc0_0 .net *"_ivl_6", 0 0, L_00000000012a4320;  1 drivers
v00000000012729a0_0 .net *"_ivl_8", 0 0, L_00000000012a4470;  1 drivers
v0000000001272e00_0 .net "a", 0 0, L_0000000001288b60;  1 drivers
v0000000001272ae0_0 .net "b", 0 0, L_0000000001288340;  1 drivers
v0000000001272d60_0 .net "cin", 0 0, L_00000000012887a0;  1 drivers
v0000000001272ea0_0 .net "cout", 0 0, L_00000000012a4630;  1 drivers
v0000000001272f40_0 .net "sum", 0 0, L_00000000012a4160;  1 drivers
S_00000000012738d0 .scope generate, "genblk1[9]" "genblk1[9]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011cb670 .param/l "i" 0 3 26, +C4<01001>;
S_00000000012746e0 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_00000000012738d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012a46a0 .functor XOR 1, L_0000000001288f20, L_0000000001288a20, C4<0>, C4<0>;
L_00000000012b2890/d .functor XOR 1, L_00000000012a46a0, L_0000000001288d40, C4<0>, C4<0>;
L_00000000012b2890 .delay 1 (4,4,4) L_00000000012b2890/d;
L_00000000012b1e10 .functor AND 1, L_0000000001288f20, L_0000000001288a20, C4<1>, C4<1>;
L_00000000012b2eb0 .functor AND 1, L_0000000001288f20, L_0000000001288d40, C4<1>, C4<1>;
L_00000000012b2190 .functor OR 1, L_00000000012b1e10, L_00000000012b2eb0, C4<0>, C4<0>;
L_00000000012b33f0 .functor AND 1, L_0000000001288a20, L_0000000001288d40, C4<1>, C4<1>;
L_00000000012b3700/d .functor OR 1, L_00000000012b2190, L_00000000012b33f0, C4<0>, C4<0>;
L_00000000012b3700 .delay 1 (3,3,3) L_00000000012b3700/d;
v0000000001272b80_0 .net *"_ivl_0", 0 0, L_00000000012a46a0;  1 drivers
v0000000001272fe0_0 .net *"_ivl_10", 0 0, L_00000000012b33f0;  1 drivers
v0000000001272c20_0 .net *"_ivl_4", 0 0, L_00000000012b1e10;  1 drivers
v0000000001272a40_0 .net *"_ivl_6", 0 0, L_00000000012b2eb0;  1 drivers
v0000000001272900_0 .net *"_ivl_8", 0 0, L_00000000012b2190;  1 drivers
v000000000126b4c0_0 .net "a", 0 0, L_0000000001288f20;  1 drivers
v000000000126c960_0 .net "b", 0 0, L_0000000001288a20;  1 drivers
v000000000126b6a0_0 .net "cin", 0 0, L_0000000001288d40;  1 drivers
v000000000126d2c0_0 .net "cout", 0 0, L_00000000012b3700;  1 drivers
v000000000126c780_0 .net "sum", 0 0, L_00000000012b2890;  1 drivers
S_0000000001274870 .scope generate, "genblk1[10]" "genblk1[10]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011cbf30 .param/l "i" 0 3 26, +C4<01010>;
S_0000000001273a60 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001274870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012b2580 .functor XOR 1, L_0000000001288660, L_0000000001288840, C4<0>, C4<0>;
L_00000000012b2b30/d .functor XOR 1, L_00000000012b2580, L_00000000012883e0, C4<0>, C4<0>;
L_00000000012b2b30 .delay 1 (4,4,4) L_00000000012b2b30/d;
L_00000000012b1ef0 .functor AND 1, L_0000000001288660, L_0000000001288840, C4<1>, C4<1>;
L_00000000012b3150 .functor AND 1, L_0000000001288660, L_00000000012883e0, C4<1>, C4<1>;
L_00000000012b2270 .functor OR 1, L_00000000012b1ef0, L_00000000012b3150, C4<0>, C4<0>;
L_00000000012b2040 .functor AND 1, L_0000000001288840, L_00000000012883e0, C4<1>, C4<1>;
L_00000000012b2c80/d .functor OR 1, L_00000000012b2270, L_00000000012b2040, C4<0>, C4<0>;
L_00000000012b2c80 .delay 1 (3,3,3) L_00000000012b2c80/d;
v000000000126d720_0 .net *"_ivl_0", 0 0, L_00000000012b2580;  1 drivers
v000000000126c320_0 .net *"_ivl_10", 0 0, L_00000000012b2040;  1 drivers
v000000000126bf60_0 .net *"_ivl_4", 0 0, L_00000000012b1ef0;  1 drivers
v000000000126cb40_0 .net *"_ivl_6", 0 0, L_00000000012b3150;  1 drivers
v000000000126c3c0_0 .net *"_ivl_8", 0 0, L_00000000012b2270;  1 drivers
v000000000126c280_0 .net "a", 0 0, L_0000000001288660;  1 drivers
v000000000126b560_0 .net "b", 0 0, L_0000000001288840;  1 drivers
v000000000126b740_0 .net "cin", 0 0, L_00000000012883e0;  1 drivers
v000000000126b7e0_0 .net "cout", 0 0, L_00000000012b2c80;  1 drivers
v000000000126ba60_0 .net "sum", 0 0, L_00000000012b2b30;  1 drivers
S_0000000001274eb0 .scope generate, "genblk1[11]" "genblk1[11]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011cba30 .param/l "i" 0 3 26, +C4<01011>;
S_0000000001274a00 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001274eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012b2ba0 .functor XOR 1, L_0000000001288980, L_0000000001288fc0, C4<0>, C4<0>;
L_00000000012b2dd0/d .functor XOR 1, L_00000000012b2ba0, L_00000000012885c0, C4<0>, C4<0>;
L_00000000012b2dd0 .delay 1 (4,4,4) L_00000000012b2dd0/d;
L_00000000012b2510 .functor AND 1, L_0000000001288980, L_0000000001288fc0, C4<1>, C4<1>;
L_00000000012b3380 .functor AND 1, L_0000000001288980, L_00000000012885c0, C4<1>, C4<1>;
L_00000000012b2cf0 .functor OR 1, L_00000000012b2510, L_00000000012b3380, C4<0>, C4<0>;
L_00000000012b2a50 .functor AND 1, L_0000000001288fc0, L_00000000012885c0, C4<1>, C4<1>;
L_00000000012b1f60/d .functor OR 1, L_00000000012b2cf0, L_00000000012b2a50, C4<0>, C4<0>;
L_00000000012b1f60 .delay 1 (3,3,3) L_00000000012b1f60/d;
v000000000126b600_0 .net *"_ivl_0", 0 0, L_00000000012b2ba0;  1 drivers
v000000000126d400_0 .net *"_ivl_10", 0 0, L_00000000012b2a50;  1 drivers
v000000000126b880_0 .net *"_ivl_4", 0 0, L_00000000012b2510;  1 drivers
v000000000126b920_0 .net *"_ivl_6", 0 0, L_00000000012b3380;  1 drivers
v000000000126d4a0_0 .net *"_ivl_8", 0 0, L_00000000012b2cf0;  1 drivers
v000000000126caa0_0 .net "a", 0 0, L_0000000001288980;  1 drivers
v000000000126ca00_0 .net "b", 0 0, L_0000000001288fc0;  1 drivers
v000000000126d0e0_0 .net "cin", 0 0, L_00000000012885c0;  1 drivers
v000000000126bce0_0 .net "cout", 0 0, L_00000000012b1f60;  1 drivers
v000000000126c640_0 .net "sum", 0 0, L_00000000012b2dd0;  1 drivers
S_0000000001274d20 .scope generate, "genblk1[12]" "genblk1[12]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011cc4b0 .param/l "i" 0 3 26, +C4<01100>;
S_0000000001273100 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001274d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012b24a0 .functor XOR 1, L_0000000001288c00, L_0000000001288de0, C4<0>, C4<0>;
L_00000000012b2120/d .functor XOR 1, L_00000000012b24a0, L_0000000001288160, C4<0>, C4<0>;
L_00000000012b2120 .delay 1 (4,4,4) L_00000000012b2120/d;
L_00000000012b27b0 .functor AND 1, L_0000000001288c00, L_0000000001288de0, C4<1>, C4<1>;
L_00000000012b3310 .functor AND 1, L_0000000001288c00, L_0000000001288160, C4<1>, C4<1>;
L_00000000012b1e80 .functor OR 1, L_00000000012b27b0, L_00000000012b3310, C4<0>, C4<0>;
L_00000000012b25f0 .functor AND 1, L_0000000001288de0, L_0000000001288160, C4<1>, C4<1>;
L_00000000012b22e0/d .functor OR 1, L_00000000012b1e80, L_00000000012b25f0, C4<0>, C4<0>;
L_00000000012b22e0 .delay 1 (3,3,3) L_00000000012b22e0/d;
v000000000126b9c0_0 .net *"_ivl_0", 0 0, L_00000000012b24a0;  1 drivers
v000000000126bb00_0 .net *"_ivl_10", 0 0, L_00000000012b25f0;  1 drivers
v000000000126c6e0_0 .net *"_ivl_4", 0 0, L_00000000012b27b0;  1 drivers
v000000000126c1e0_0 .net *"_ivl_6", 0 0, L_00000000012b3310;  1 drivers
v000000000126d860_0 .net *"_ivl_8", 0 0, L_00000000012b1e80;  1 drivers
v000000000126d540_0 .net "a", 0 0, L_0000000001288c00;  1 drivers
v000000000126c460_0 .net "b", 0 0, L_0000000001288de0;  1 drivers
v000000000126c5a0_0 .net "cin", 0 0, L_0000000001288160;  1 drivers
v000000000126cf00_0 .net "cout", 0 0, L_00000000012b22e0;  1 drivers
v000000000126d7c0_0 .net "sum", 0 0, L_00000000012b2120;  1 drivers
S_00000000012735b0 .scope generate, "genblk1[13]" "genblk1[13]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011cc0b0 .param/l "i" 0 3 26, +C4<01101>;
S_0000000001273740 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_00000000012735b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012b3460 .functor XOR 1, L_0000000001288480, L_0000000001288200, C4<0>, C4<0>;
L_00000000012b30e0/d .functor XOR 1, L_00000000012b3460, L_00000000012882a0, C4<0>, C4<0>;
L_00000000012b30e0 .delay 1 (4,4,4) L_00000000012b30e0/d;
L_00000000012b37e0 .functor AND 1, L_0000000001288480, L_0000000001288200, C4<1>, C4<1>;
L_00000000012b26d0 .functor AND 1, L_0000000001288480, L_00000000012882a0, C4<1>, C4<1>;
L_00000000012b3000 .functor OR 1, L_00000000012b37e0, L_00000000012b26d0, C4<0>, C4<0>;
L_00000000012b2c10 .functor AND 1, L_0000000001288200, L_00000000012882a0, C4<1>, C4<1>;
L_00000000012b35b0/d .functor OR 1, L_00000000012b3000, L_00000000012b2c10, C4<0>, C4<0>;
L_00000000012b35b0 .delay 1 (3,3,3) L_00000000012b35b0/d;
v000000000126c500_0 .net *"_ivl_0", 0 0, L_00000000012b3460;  1 drivers
v000000000126b240_0 .net *"_ivl_10", 0 0, L_00000000012b2c10;  1 drivers
v000000000126c820_0 .net *"_ivl_4", 0 0, L_00000000012b37e0;  1 drivers
v000000000126bba0_0 .net *"_ivl_6", 0 0, L_00000000012b26d0;  1 drivers
v000000000126c8c0_0 .net *"_ivl_8", 0 0, L_00000000012b3000;  1 drivers
v000000000126b380_0 .net "a", 0 0, L_0000000001288480;  1 drivers
v000000000126cbe0_0 .net "b", 0 0, L_0000000001288200;  1 drivers
v000000000126d360_0 .net "cin", 0 0, L_00000000012882a0;  1 drivers
v000000000126bc40_0 .net "cout", 0 0, L_00000000012b35b0;  1 drivers
v000000000126d5e0_0 .net "sum", 0 0, L_00000000012b30e0;  1 drivers
S_0000000001277da0 .scope generate, "genblk1[14]" "genblk1[14]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011cbbb0 .param/l "i" 0 3 26, +C4<01110>;
S_0000000001278570 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001277da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012b34d0 .functor XOR 1, L_0000000001288520, L_0000000001279f20, C4<0>, C4<0>;
L_00000000012b2350/d .functor XOR 1, L_00000000012b34d0, L_0000000001279340, C4<0>, C4<0>;
L_00000000012b2350 .delay 1 (4,4,4) L_00000000012b2350/d;
L_00000000012b2d60 .functor AND 1, L_0000000001288520, L_0000000001279f20, C4<1>, C4<1>;
L_00000000012b2e40 .functor AND 1, L_0000000001288520, L_0000000001279340, C4<1>, C4<1>;
L_00000000012b2740 .functor OR 1, L_00000000012b2d60, L_00000000012b2e40, C4<0>, C4<0>;
L_00000000012b2900 .functor AND 1, L_0000000001279f20, L_0000000001279340, C4<1>, C4<1>;
L_00000000012b29e0/d .functor OR 1, L_00000000012b2740, L_00000000012b2900, C4<0>, C4<0>;
L_00000000012b29e0 .delay 1 (3,3,3) L_00000000012b29e0/d;
v000000000126d680_0 .net *"_ivl_0", 0 0, L_00000000012b34d0;  1 drivers
v000000000126cc80_0 .net *"_ivl_10", 0 0, L_00000000012b2900;  1 drivers
v000000000126cd20_0 .net *"_ivl_4", 0 0, L_00000000012b2d60;  1 drivers
v000000000126bd80_0 .net *"_ivl_6", 0 0, L_00000000012b2e40;  1 drivers
v000000000126be20_0 .net *"_ivl_8", 0 0, L_00000000012b2740;  1 drivers
v000000000126d040_0 .net "a", 0 0, L_0000000001288520;  1 drivers
v000000000126b2e0_0 .net "b", 0 0, L_0000000001279f20;  1 drivers
v000000000126cdc0_0 .net "cin", 0 0, L_0000000001279340;  1 drivers
v000000000126bec0_0 .net "cout", 0 0, L_00000000012b29e0;  1 drivers
v000000000126ce60_0 .net "sum", 0 0, L_00000000012b2350;  1 drivers
S_0000000001278bb0 .scope generate, "genblk1[15]" "genblk1[15]" 3 26, 3 26 0, S_00000000012626b0;
 .timescale 0 0;
P_00000000011cbf70 .param/l "i" 0 3 26, +C4<01111>;
S_0000000001277a80 .scope module, "g1" "full_adder" 3 27, 3 1 0, S_0000000001278bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_00000000012b2970 .functor XOR 1, L_000000000127a9c0, L_000000000127b780, C4<0>, C4<0>;
L_00000000012b2ac0/d .functor XOR 1, L_00000000012b2970, L_000000000127b0a0, C4<0>, C4<0>;
L_00000000012b2ac0 .delay 1 (4,4,4) L_00000000012b2ac0/d;
L_00000000012b1d30 .functor AND 1, L_000000000127a9c0, L_000000000127b780, C4<1>, C4<1>;
L_00000000012b1fd0 .functor AND 1, L_000000000127a9c0, L_000000000127b0a0, C4<1>, C4<1>;
L_00000000012b1da0 .functor OR 1, L_00000000012b1d30, L_00000000012b1fd0, C4<0>, C4<0>;
L_00000000012b3620 .functor AND 1, L_000000000127b780, L_000000000127b0a0, C4<1>, C4<1>;
L_00000000012b2f20/d .functor OR 1, L_00000000012b1da0, L_00000000012b3620, C4<0>, C4<0>;
L_00000000012b2f20 .delay 1 (3,3,3) L_00000000012b2f20/d;
v000000000126cfa0_0 .net *"_ivl_0", 0 0, L_00000000012b2970;  1 drivers
v000000000126d180_0 .net *"_ivl_10", 0 0, L_00000000012b3620;  1 drivers
v000000000126b100_0 .net *"_ivl_4", 0 0, L_00000000012b1d30;  1 drivers
v000000000126c000_0 .net *"_ivl_6", 0 0, L_00000000012b1fd0;  1 drivers
v000000000126c0a0_0 .net *"_ivl_8", 0 0, L_00000000012b1da0;  1 drivers
v000000000126b1a0_0 .net "a", 0 0, L_000000000127a9c0;  1 drivers
v000000000126b420_0 .net "b", 0 0, L_000000000127b780;  1 drivers
v000000000126d220_0 .net "cin", 0 0, L_000000000127b0a0;  1 drivers
v000000000126c140_0 .net "cout", 0 0, L_00000000012b2f20;  1 drivers
v000000000127d800_0 .net "sum", 0 0, L_00000000012b2ac0;  1 drivers
    .scope S_0000000000952470;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127ba00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127baa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$display", "sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127c7c0_0, v000000000127d440_0, v000000000127d940_0, v000000000127ba00_0, v000000000127baa0_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127ba00_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000127baa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127c7c0_0, v000000000127d440_0, v000000000127d940_0, v000000000127ba00_0, v000000000127baa0_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000127d940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000000000127ba00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127baa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127c7c0_0, v000000000127d440_0, v000000000127d940_0, v000000000127ba00_0, v000000000127baa0_0 {0 0 0};
    %pushi/vec4 15872, 0, 16;
    %store/vec4 v000000000127d940_0, 0, 16;
    %pushi/vec4 3968, 0, 16;
    %store/vec4 v000000000127ba00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127baa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 35 "$display", "sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127c7c0_0, v000000000127d440_0, v000000000127d940_0, v000000000127ba00_0, v000000000127baa0_0 {0 0 0};
    %pushi/vec4 49180, 0, 16;
    %store/vec4 v000000000127d940_0, 0, 16;
    %pushi/vec4 1920, 0, 16;
    %store/vec4 v000000000127ba00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127baa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 40 "$display", "sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127c7c0_0, v000000000127d440_0, v000000000127d940_0, v000000000127ba00_0, v000000000127baa0_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d940_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127ba00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127baa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127c7c0_0, v000000000127d440_0, v000000000127d940_0, v000000000127ba00_0, v000000000127baa0_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000127d940_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000127ba00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127baa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 50 "$display", "sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127c7c0_0, v000000000127d440_0, v000000000127d940_0, v000000000127ba00_0, v000000000127baa0_0 {0 0 0};
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v000000000127d940_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000000000127ba00_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000127baa0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 55 "$display", "sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127c7c0_0, v000000000127d440_0, v000000000127d940_0, v000000000127ba00_0, v000000000127baa0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000000952470;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d8a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d1c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127e020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "RC sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127d9e0_0, v000000000127bf00_0, v000000000127d8a0_0, v000000000127d1c0_0, v000000000127e020_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d8a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d1c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000127e020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 67 "$display", "RC sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127d9e0_0, v000000000127bf00_0, v000000000127d8a0_0, v000000000127d1c0_0, v000000000127e020_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000127d8a0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000000000127d1c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127e020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 72 "$display", "RC sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127d9e0_0, v000000000127bf00_0, v000000000127d8a0_0, v000000000127d1c0_0, v000000000127e020_0 {0 0 0};
    %pushi/vec4 15872, 0, 16;
    %store/vec4 v000000000127d8a0_0, 0, 16;
    %pushi/vec4 3968, 0, 16;
    %store/vec4 v000000000127d1c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127e020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 77 "$display", "RC sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127d9e0_0, v000000000127bf00_0, v000000000127d8a0_0, v000000000127d1c0_0, v000000000127e020_0 {0 0 0};
    %pushi/vec4 49180, 0, 16;
    %store/vec4 v000000000127d8a0_0, 0, 16;
    %pushi/vec4 1920, 0, 16;
    %store/vec4 v000000000127d1c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127e020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 82 "$display", "RC sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127d9e0_0, v000000000127bf00_0, v000000000127d8a0_0, v000000000127d1c0_0, v000000000127e020_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d8a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000127d1c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127e020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 87 "$display", "RC sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127d9e0_0, v000000000127bf00_0, v000000000127d8a0_0, v000000000127d1c0_0, v000000000127e020_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000127d8a0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000127d1c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000127e020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 92 "$display", "RC sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127d9e0_0, v000000000127bf00_0, v000000000127d8a0_0, v000000000127d1c0_0, v000000000127e020_0 {0 0 0};
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v000000000127d8a0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000000000127d1c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000127e020_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 97 "$display", "RC sum : %b  cout : %b  input1: %b  input2: %b  cin: %b", v000000000127d9e0_0, v000000000127bf00_0, v000000000127d8a0_0, v000000000127d1c0_0, v000000000127e020_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000000952470;
T_2 ;
    %vpi_call 2 101 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 102 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "main.v";
