balar:mmio_iface:memlink.packet_latency : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 8009; SumSQ.u64 = 1145431; Count.u64 = 56; Min.u64 = 143; Max.u64 = 144; 
balar:mmio_iface:memlink.send_bit_count : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 19712; SumSQ.u64 = 9748480; Count.u64 = 56; Min.u64 = 128; Max.u64 = 576; 
balar:mmio_iface:memlink.output_port_stalls : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
balar:mmio_iface:memlink.idle_time : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 368135308; SumSQ.u64 = 4327421866230410; Count.u64 = 56; Min.u64 = 287351; Max.u64 = 14112000; 
gpu_xbar.output_packet_count.port0 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port0 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port1 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port1 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port2 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port2 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port3 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port3 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port4 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port4 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port5 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port5 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port6 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port6 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port7 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port7 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port8 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port8 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port9 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port9 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port10 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port10 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port11 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port11 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port12 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port12 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port13 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port13 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port14 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port14 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port15 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port15 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port16 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port16 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port17 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port17 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port18 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port18 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port19 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port19 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port20 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port20 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port21 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port21 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port22 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port22 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port23 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port23 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port24 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port24 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port25 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port25 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port26 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port26 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port27 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port27 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port28 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port28 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port29 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port29 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port30 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port30 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port31 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port31 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port32 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port32 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port33 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port33 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port34 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port34 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port35 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port35 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port36 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port36 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port37 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port37 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port38 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port38 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port39 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port39 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port40 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port40 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port41 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port41 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port42 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port42 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port43 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port43 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port44 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port44 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port45 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port45 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port46 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port46 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port47 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port47 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port48 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port48 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port49 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port49 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port50 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port50 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port51 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port51 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port52 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port52 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port53 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port53 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port54 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port54 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port55 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port55 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port56 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port56 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port57 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port57 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port58 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port58 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port59 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port59 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port60 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port60 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port61 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port61 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port62 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port62 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port63 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port63 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port64 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port64 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port65 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port65 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port66 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port66 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port67 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port67 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port68 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port68 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port69 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port69 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port70 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port70 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port71 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port71 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port72 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port72 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port73 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port73 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port74 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port74 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port75 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port75 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port76 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port76 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port77 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port77 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port78 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port78 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port79 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port79 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port80 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port80 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port81 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port81 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port82 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port82 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port83 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port83 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port84 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port84 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port85 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port85 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port86 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port86 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port87 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port87 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port88 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port88 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port89 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port89 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port90 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port90 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port91 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port91 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port92 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port92 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port93 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port93 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port94 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port94 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port95 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port95 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port96 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port96 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port97 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port97 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port98 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port98 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port99 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port99 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port100 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port100 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port101 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port101 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port102 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port102 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port103 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port103 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port104 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port104 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port105 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port105 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port106 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port106 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port107 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port107 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port108 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port108 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port109 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port109 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port110 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port110 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.output_packet_count.port111 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.input_packet_count.port111 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
gpu_xbar.packets_moved : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 98304; SumSQ.u64 = 3352518; Count.u64 = 7592; Min.u64 = 0; Max.u64 = 110; 
gpu_xbar.cycles_zero_events : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 403827; SumSQ.u64 = 161444047653; Count.u64 = 1014; Min.u64 = 2; Max.u64 = 401801; 
gpu_xbar.cycles_events : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7592; SumSQ.u64 = 7592; Count.u64 = 7592; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1624253; SumSQ.u64 = 7104780969; Count.u64 = 448; Min.u64 = 585; Max.u64 = 6482; 
l1gcache_0.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1001626; SumSQ.u64 = 4609871728; Count.u64 = 224; Min.u64 = 3340; Max.u64 = 6171; 
l1gcache_0.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_0.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_0.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2606391; SumSQ.u64 = 811752509; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_0.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1632160; SumSQ.u64 = 7233277102; Count.u64 = 448; Min.u64 = 585; Max.u64 = 6545; 
l1gcache_1.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 997388; SumSQ.u64 = 4582634170; Count.u64 = 224; Min.u64 = 3348; Max.u64 = 6164; 
l1gcache_1.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_1.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_1.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2610060; SumSQ.u64 = 811115406; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_1.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1603869; SumSQ.u64 = 6974302617; Count.u64 = 448; Min.u64 = 569; Max.u64 = 6517; 
l1gcache_2.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1004962; SumSQ.u64 = 4642001588; Count.u64 = 224; Min.u64 = 3347; Max.u64 = 6172; 
l1gcache_2.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_2.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_2.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2589343; SumSQ.u64 = 801445739; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_2.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1601137; SumSQ.u64 = 6904755383; Count.u64 = 448; Min.u64 = 574; Max.u64 = 6466; 
l1gcache_3.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1000680; SumSQ.u64 = 4601082032; Count.u64 = 224; Min.u64 = 3368; Max.u64 = 6126; 
l1gcache_3.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_3.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_3.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2582329; SumSQ.u64 = 800349997; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_3.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1621792; SumSQ.u64 = 7071585288; Count.u64 = 448; Min.u64 = 579; Max.u64 = 6423; 
l1gcache_4.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1001446; SumSQ.u64 = 4606282956; Count.u64 = 224; Min.u64 = 3364; Max.u64 = 6124; 
l1gcache_4.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_4.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_4.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2603750; SumSQ.u64 = 810227860; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_4.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1610788; SumSQ.u64 = 7006579054; Count.u64 = 448; Min.u64 = 579; Max.u64 = 6495; 
l1gcache_5.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 999735; SumSQ.u64 = 4594048851; Count.u64 = 224; Min.u64 = 3351; Max.u64 = 6109; 
l1gcache_5.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_5.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_5.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2591035; SumSQ.u64 = 803858075; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_5.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1610381; SumSQ.u64 = 7019343541; Count.u64 = 448; Min.u64 = 583; Max.u64 = 6347; 
l1gcache_6.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1002585; SumSQ.u64 = 4616754753; Count.u64 = 224; Min.u64 = 3387; Max.u64 = 6109; 
l1gcache_6.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_6.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_6.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2593478; SumSQ.u64 = 802668396; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_6.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1636454; SumSQ.u64 = 7271655270; Count.u64 = 448; Min.u64 = 602; Max.u64 = 6570; 
l1gcache_7.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 994685; SumSQ.u64 = 4551939183; Count.u64 = 224; Min.u64 = 3348; Max.u64 = 6098; 
l1gcache_7.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_7.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_7.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2611651; SumSQ.u64 = 810386621; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_7.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1601587; SumSQ.u64 = 6960156231; Count.u64 = 448; Min.u64 = 586; Max.u64 = 6299; 
l1gcache_8.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1003941; SumSQ.u64 = 4628992581; Count.u64 = 224; Min.u64 = 3402; Max.u64 = 6104; 
l1gcache_8.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_8.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_8.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2586040; SumSQ.u64 = 799169384; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_8.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1635937; SumSQ.u64 = 7247197213; Count.u64 = 448; Min.u64 = 586; Max.u64 = 6477; 
l1gcache_9.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 994714; SumSQ.u64 = 4552003526; Count.u64 = 224; Min.u64 = 3363; Max.u64 = 6102; 
l1gcache_9.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_9.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_9.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2611163; SumSQ.u64 = 811311795; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_9.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1592656; SumSQ.u64 = 6912730594; Count.u64 = 448; Min.u64 = 592; Max.u64 = 6523; 
l1gcache_10.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1006834; SumSQ.u64 = 4657205208; Count.u64 = 224; Min.u64 = 3349; Max.u64 = 6111; 
l1gcache_10.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_10.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_10.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2580002; SumSQ.u64 = 794464522; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_10.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1623037; SumSQ.u64 = 7142333617; Count.u64 = 448; Min.u64 = 632; Max.u64 = 6566; 
l1gcache_11.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 997618; SumSQ.u64 = 4576209058; Count.u64 = 224; Min.u64 = 3346; Max.u64 = 6078; 
l1gcache_11.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_11.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_11.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2601167; SumSQ.u64 = 806483191; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_11.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1602822; SumSQ.u64 = 6944888430; Count.u64 = 448; Min.u64 = 635; Max.u64 = 6446; 
l1gcache_12.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1004499; SumSQ.u64 = 4633455531; Count.u64 = 224; Min.u64 = 3354; Max.u64 = 6083; 
l1gcache_12.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_12.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_12.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2587833; SumSQ.u64 = 799374713; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_12.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1628035; SumSQ.u64 = 7167434961; Count.u64 = 448; Min.u64 = 673; Max.u64 = 6505; 
l1gcache_13.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 996481; SumSQ.u64 = 4566416123; Count.u64 = 224; Min.u64 = 3352; Max.u64 = 6069; 
l1gcache_13.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_13.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_13.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2605028; SumSQ.u64 = 809798818; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_13.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1636097; SumSQ.u64 = 7228217355; Count.u64 = 448; Min.u64 = 692; Max.u64 = 6227; 
l1gcache_14.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 998427; SumSQ.u64 = 4581008993; Count.u64 = 224; Min.u64 = 3403; Max.u64 = 6074; 
l1gcache_14.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_14.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_14.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2615036; SumSQ.u64 = 812222230; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_14.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1649890; SumSQ.u64 = 7309120302; Count.u64 = 448; Min.u64 = 696; Max.u64 = 6279; 
l1gcache_15.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 992349; SumSQ.u64 = 4529227717; Count.u64 = 224; Min.u64 = 3384; Max.u64 = 6062; 
l1gcache_15.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_15.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_15.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2622751; SumSQ.u64 = 817206445; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_15.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1621402; SumSQ.u64 = 7226893842; Count.u64 = 448; Min.u64 = 714; Max.u64 = 6306; 
l1gcache_16.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1001048; SumSQ.u64 = 4612950510; Count.u64 = 224; Min.u64 = 3401; Max.u64 = 6074; 
l1gcache_16.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_16.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_16.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2602962; SumSQ.u64 = 803608324; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_16.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1712578; SumSQ.u64 = 8019211014; Count.u64 = 448; Min.u64 = 718; Max.u64 = 6576; 
l1gcache_17.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 979265; SumSQ.u64 = 4433615377; Count.u64 = 224; Min.u64 = 3347; Max.u64 = 6061; 
l1gcache_17.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_17.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_17.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2672355; SumSQ.u64 = 832254391; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_17.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1658132; SumSQ.u64 = 7570059916; Count.u64 = 448; Min.u64 = 700; Max.u64 = 6557; 
l1gcache_18.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 994818; SumSQ.u64 = 4563876318; Count.u64 = 224; Min.u64 = 3343; Max.u64 = 6072; 
l1gcache_18.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_18.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_18.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2633462; SumSQ.u64 = 815835168; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_18.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1637321; SumSQ.u64 = 7271680247; Count.u64 = 448; Min.u64 = 705; Max.u64 = 6292; 
l1gcache_19.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 993703; SumSQ.u64 = 4545949137; Count.u64 = 224; Min.u64 = 3378; Max.u64 = 6068; 
l1gcache_19.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_19.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_19.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2611536; SumSQ.u64 = 809411492; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_19.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1653351; SumSQ.u64 = 7523536277; Count.u64 = 448; Min.u64 = 723; Max.u64 = 6551; 
l1gcache_20.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 993576; SumSQ.u64 = 4551159752; Count.u64 = 224; Min.u64 = 3348; Max.u64 = 6056; 
l1gcache_20.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_20.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_20.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2627439; SumSQ.u64 = 811960775; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_20.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1643030; SumSQ.u64 = 7300152734; Count.u64 = 448; Min.u64 = 769; Max.u64 = 6294; 
l1gcache_21.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 992276; SumSQ.u64 = 4531294680; Count.u64 = 224; Min.u64 = 3381; Max.u64 = 6044; 
l1gcache_21.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_21.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_21.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2615818; SumSQ.u64 = 811572694; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_21.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1648789; SumSQ.u64 = 7379401721; Count.u64 = 448; Min.u64 = 773; Max.u64 = 6346; 
l1gcache_22.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 995043; SumSQ.u64 = 4557205111; Count.u64 = 224; Min.u64 = 3364; Max.u64 = 6049; 
l1gcache_22.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_22.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_22.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2624344; SumSQ.u64 = 813440670; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_22.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1621229; SumSQ.u64 = 7186128687; Count.u64 = 448; Min.u64 = 785; Max.u64 = 6382; 
l1gcache_23.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 996327; SumSQ.u64 = 4572783943; Count.u64 = 224; Min.u64 = 3353; Max.u64 = 6032; 
l1gcache_23.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_23.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_23.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2598068; SumSQ.u64 = 800585766; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_23.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1628333; SumSQ.u64 = 7170771081; Count.u64 = 448; Min.u64 = 787; Max.u64 = 6381; 
l1gcache_24.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1000088; SumSQ.u64 = 4597996732; Count.u64 = 224; Min.u64 = 3354; Max.u64 = 6047; 
l1gcache_24.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_24.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_24.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2608933; SumSQ.u64 = 806291641; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_24.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1715018; SumSQ.u64 = 7917592494; Count.u64 = 448; Min.u64 = 796; Max.u64 = 6503; 
l1gcache_25.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 981382; SumSQ.u64 = 4438675644; Count.u64 = 224; Min.u64 = 3349; Max.u64 = 6034; 
l1gcache_25.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_25.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_25.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2676912; SumSQ.u64 = 839350348; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_25.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1879023; SumSQ.u64 = 9605097335; Count.u64 = 448; Min.u64 = 778; Max.u64 = 6611; 
l1gcache_26.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 946215; SumSQ.u64 = 4163200091; Count.u64 = 224; Min.u64 = 3242; Max.u64 = 6050; 
l1gcache_26.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_26.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_26.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2805750; SumSQ.u64 = 889277000; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_26.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1779771; SumSQ.u64 = 8479934849; Count.u64 = 448; Min.u64 = 838; Max.u64 = 6583; 
l1gcache_27.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 968071; SumSQ.u64 = 4323144549; Count.u64 = 224; Min.u64 = 3309; Max.u64 = 6033; 
l1gcache_27.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_27.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_27.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2728354; SumSQ.u64 = 860822484; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_27.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1778817; SumSQ.u64 = 8529648101; Count.u64 = 448; Min.u64 = 847; Max.u64 = 6570; 
l1gcache_28.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 968090; SumSQ.u64 = 4329698368; Count.u64 = 224; Min.u64 = 3270; Max.u64 = 5965; 
l1gcache_28.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_28.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_28.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2727419; SumSQ.u64 = 858734359; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_28.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1709587; SumSQ.u64 = 7884366701; Count.u64 = 448; Min.u64 = 847; Max.u64 = 6468; 
l1gcache_29.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 979922; SumSQ.u64 = 4425022764; Count.u64 = 224; Min.u64 = 3347; Max.u64 = 5975; 
l1gcache_29.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_29.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_29.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2670021; SumSQ.u64 = 835111251; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_29.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1793173; SumSQ.u64 = 8604748879; Count.u64 = 448; Min.u64 = 855; Max.u64 = 6563; 
l1gcache_30.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 967732; SumSQ.u64 = 4320847494; Count.u64 = 224; Min.u64 = 3261; Max.u64 = 5967; 
l1gcache_30.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_30.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_30.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2741417; SumSQ.u64 = 867288979; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_30.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1770291; SumSQ.u64 = 8441864729; Count.u64 = 448; Min.u64 = 849; Max.u64 = 6589; 
l1gcache_31.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 972078; SumSQ.u64 = 4360789726; Count.u64 = 224; Min.u64 = 3277; Max.u64 = 5965; 
l1gcache_31.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1344; SumSQ.u64 = 1344; Count.u64 = 1344; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 448; SumSQ.u64 = 448; Count.u64 = 448; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 224; SumSQ.u64 = 224; Count.u64 = 224; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 672; SumSQ.u64 = 672; Count.u64 = 672; Min.u64 = 1; Max.u64 = 1; 
l1gcache_31.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_31.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2722881; SumSQ.u64 = 859259979; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 448; 
l1gcache_31.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 983974; SumSQ.u64 = 3360069772; Count.u64 = 384; Min.u64 = 259; Max.u64 = 5269; 
l1gcache_32.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 942029; SumSQ.u64 = 4706427437; Count.u64 = 192; Min.u64 = 3962; Max.u64 = 6385; 
l1gcache_32.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_32.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_32.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1909299; SumSQ.u64 = 456217409; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_32.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1080952; SumSQ.u64 = 4014197506; Count.u64 = 384; Min.u64 = 269; Max.u64 = 5946; 
l1gcache_33.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 914667; SumSQ.u64 = 4454014807; Count.u64 = 192; Min.u64 = 3524; Max.u64 = 6411; 
l1gcache_33.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_33.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_33.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1978915; SumSQ.u64 = 482772827; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_33.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1021303; SumSQ.u64 = 3508508905; Count.u64 = 384; Min.u64 = 259; Max.u64 = 5317; 
l1gcache_34.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 933424; SumSQ.u64 = 4611552948; Count.u64 = 192; Min.u64 = 3955; Max.u64 = 6411; 
l1gcache_34.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_34.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_34.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1938023; SumSQ.u64 = 470250177; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 362; 
l1gcache_34.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1026046; SumSQ.u64 = 3600024826; Count.u64 = 384; Min.u64 = 259; Max.u64 = 5650; 
l1gcache_35.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 927811; SumSQ.u64 = 4564739079; Count.u64 = 192; Min.u64 = 3707; Max.u64 = 6385; 
l1gcache_35.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_35.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_35.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1937153; SumSQ.u64 = 468508989; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 362; 
l1gcache_35.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1070642; SumSQ.u64 = 3967970032; Count.u64 = 384; Min.u64 = 263; Max.u64 = 5923; 
l1gcache_36.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 920087; SumSQ.u64 = 4504194815; Count.u64 = 192; Min.u64 = 3606; Max.u64 = 6394; 
l1gcache_36.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_36.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_36.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1974025; SumSQ.u64 = 479278119; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_36.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1098037; SumSQ.u64 = 4189194695; Count.u64 = 384; Min.u64 = 263; Max.u64 = 6047; 
l1gcache_37.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 910221; SumSQ.u64 = 4416310969; Count.u64 = 192; Min.u64 = 3476; Max.u64 = 6394; 
l1gcache_37.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_37.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_37.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1991554; SumSQ.u64 = 484617850; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_37.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1027696; SumSQ.u64 = 3600971124; Count.u64 = 384; Min.u64 = 265; Max.u64 = 5537; 
l1gcache_38.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 933052; SumSQ.u64 = 4615885682; Count.u64 = 192; Min.u64 = 3853; Max.u64 = 6402; 
l1gcache_38.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_38.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_38.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1944044; SumSQ.u64 = 470775118; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 360; 
l1gcache_38.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1055509; SumSQ.u64 = 3839107357; Count.u64 = 384; Min.u64 = 265; Max.u64 = 5379; 
l1gcache_39.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 922290; SumSQ.u64 = 4521003240; Count.u64 = 192; Min.u64 = 3811; Max.u64 = 6402; 
l1gcache_39.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_39.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_39.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1961095; SumSQ.u64 = 475463851; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 360; 
l1gcache_39.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1135233; SumSQ.u64 = 4495219785; Count.u64 = 384; Min.u64 = 260; Max.u64 = 6214; 
l1gcache_40.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 909568; SumSQ.u64 = 4428436558; Count.u64 = 192; Min.u64 = 3499; Max.u64 = 6388; 
l1gcache_40.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_40.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_40.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2028097; SumSQ.u64 = 496791079; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 360; 
l1gcache_40.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1144916; SumSQ.u64 = 4499102470; Count.u64 = 384; Min.u64 = 270; Max.u64 = 6201; 
l1gcache_41.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 901685; SumSQ.u64 = 4346516341; Count.u64 = 192; Min.u64 = 3434; Max.u64 = 6413; 
l1gcache_41.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_41.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_41.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2029897; SumSQ.u64 = 499223617; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_41.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1141048; SumSQ.u64 = 4461855550; Count.u64 = 384; Min.u64 = 261; Max.u64 = 6120; 
l1gcache_42.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 905718; SumSQ.u64 = 4373942254; Count.u64 = 192; Min.u64 = 3533; Max.u64 = 6413; 
l1gcache_42.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_42.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_42.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2030062; SumSQ.u64 = 499383730; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 360; 
l1gcache_42.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1027521; SumSQ.u64 = 3622761649; Count.u64 = 384; Min.u64 = 260; Max.u64 = 5263; 
l1gcache_43.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 934176; SumSQ.u64 = 4631094670; Count.u64 = 192; Min.u64 = 3823; Max.u64 = 6388; 
l1gcache_43.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_43.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_43.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1944993; SumSQ.u64 = 472656453; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 359; 
l1gcache_43.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1111613; SumSQ.u64 = 4257896931; Count.u64 = 384; Min.u64 = 264; Max.u64 = 5936; 
l1gcache_44.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 911895; SumSQ.u64 = 4432967801; Count.u64 = 192; Min.u64 = 3606; Max.u64 = 6396; 
l1gcache_44.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_44.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_44.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2006804; SumSQ.u64 = 490480270; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 359; 
l1gcache_44.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1424719; SumSQ.u64 = 7017367211; Count.u64 = 384; Min.u64 = 264; Max.u64 = 6625; 
l1gcache_45.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 844984; SumSQ.u64 = 3885341276; Count.u64 = 192; Min.u64 = 3287; Max.u64 = 6571; 
l1gcache_45.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_45.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_45.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2252999; SumSQ.u64 = 574945473; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 359; 
l1gcache_45.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1045091; SumSQ.u64 = 3762744061; Count.u64 = 384; Min.u64 = 268; Max.u64 = 5344; 
l1gcache_46.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 932041; SumSQ.u64 = 4617666061; Count.u64 = 192; Min.u64 = 3803; Max.u64 = 6407; 
l1gcache_46.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_46.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_46.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1960428; SumSQ.u64 = 476480344; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 360; 
l1gcache_46.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1420618; SumSQ.u64 = 7016954702; Count.u64 = 384; Min.u64 = 268; Max.u64 = 6709; 
l1gcache_47.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 849227; SumSQ.u64 = 3928150873; Count.u64 = 192; Min.u64 = 3247; Max.u64 = 6645; 
l1gcache_47.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_47.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_47.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2253141; SumSQ.u64 = 575245021; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 360; 
l1gcache_47.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1324909; SumSQ.u64 = 5984117545; Count.u64 = 384; Min.u64 = 262; Max.u64 = 6448; 
l1gcache_48.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 873433; SumSQ.u64 = 4108790407; Count.u64 = 192; Min.u64 = 3387; Max.u64 = 6516; 
l1gcache_48.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_48.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_48.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2181638; SumSQ.u64 = 555873298; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_48.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1084826; SumSQ.u64 = 4033669834; Count.u64 = 384; Min.u64 = 277; Max.u64 = 5506; 
l1gcache_49.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 923112; SumSQ.u64 = 4540124612; Count.u64 = 192; Min.u64 = 3722; Max.u64 = 6519; 
l1gcache_49.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_49.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_49.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1991234; SumSQ.u64 = 488209708; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 362; 
l1gcache_49.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1341524; SumSQ.u64 = 6067341522; Count.u64 = 384; Min.u64 = 264; Max.u64 = 6466; 
l1gcache_50.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 869103; SumSQ.u64 = 4067028559; Count.u64 = 192; Min.u64 = 3361; Max.u64 = 6513; 
l1gcache_50.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_50.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_50.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2193923; SumSQ.u64 = 560114617; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_50.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1371730; SumSQ.u64 = 6487267290; Count.u64 = 384; Min.u64 = 262; Max.u64 = 6556; 
l1gcache_51.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 862755; SumSQ.u64 = 4027748703; Count.u64 = 192; Min.u64 = 3342; Max.u64 = 6513; 
l1gcache_51.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_51.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_51.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2217781; SumSQ.u64 = 565903037; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 360; 
l1gcache_51.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1345147; SumSQ.u64 = 6152580855; Count.u64 = 384; Min.u64 = 267; Max.u64 = 6504; 
l1gcache_52.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 866719; SumSQ.u64 = 4052451895; Count.u64 = 192; Min.u64 = 3359; Max.u64 = 6514; 
l1gcache_52.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_52.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_52.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2195162; SumSQ.u64 = 559175652; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_52.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1162282; SumSQ.u64 = 4650661792; Count.u64 = 384; Min.u64 = 267; Max.u64 = 6205; 
l1gcache_53.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 897956; SumSQ.u64 = 4310313920; Count.u64 = 192; Min.u64 = 3434; Max.u64 = 6514; 
l1gcache_53.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_53.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_53.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2043534; SumSQ.u64 = 501731664; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 361; 
l1gcache_53.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1353628; SumSQ.u64 = 6280962784; Count.u64 = 384; Min.u64 = 272; Max.u64 = 6523; 
l1gcache_54.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 864781; SumSQ.u64 = 4037729647; Count.u64 = 192; Min.u64 = 3365; Max.u64 = 6519; 
l1gcache_54.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_54.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_54.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2201705; SumSQ.u64 = 560275901; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 362; 
l1gcache_54.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1201441; SumSQ.u64 = 4997255071; Count.u64 = 384; Min.u64 = 272; Max.u64 = 6497; 
l1gcache_55.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 889153; SumSQ.u64 = 4253691515; Count.u64 = 192; Min.u64 = 3357; Max.u64 = 6516; 
l1gcache_55.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_55.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_55.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2073890; SumSQ.u64 = 508809146; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 362; 
l1gcache_55.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1423020; SumSQ.u64 = 6971233468; Count.u64 = 384; Min.u64 = 328; Max.u64 = 6654; 
l1gcache_56.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 849526; SumSQ.u64 = 3921333302; Count.u64 = 192; Min.u64 = 3266; Max.u64 = 6571; 
l1gcache_56.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_56.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_56.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2255842; SumSQ.u64 = 576267978; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 369; 
l1gcache_56.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1179507; SumSQ.u64 = 4929658883; Count.u64 = 384; Min.u64 = 344; Max.u64 = 6333; 
l1gcache_57.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 895481; SumSQ.u64 = 4315526783; Count.u64 = 192; Min.u64 = 3424; Max.u64 = 6488; 
l1gcache_57.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_57.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_57.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2058284; SumSQ.u64 = 502595636; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 372; 
l1gcache_57.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1094853; SumSQ.u64 = 4182914741; Count.u64 = 384; Min.u64 = 339; Max.u64 = 5616; 
l1gcache_58.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 917910; SumSQ.u64 = 4498159850; Count.u64 = 192; Min.u64 = 3678; Max.u64 = 6481; 
l1gcache_58.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_58.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_58.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1996059; SumSQ.u64 = 484899745; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 371; 
l1gcache_58.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1190213; SumSQ.u64 = 4958623183; Count.u64 = 384; Min.u64 = 328; Max.u64 = 6496; 
l1gcache_59.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 891273; SumSQ.u64 = 4266688151; Count.u64 = 192; Min.u64 = 3389; Max.u64 = 6481; 
l1gcache_59.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_59.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_59.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2064782; SumSQ.u64 = 504599176; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 369; 
l1gcache_59.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1101726; SumSQ.u64 = 4250841796; Count.u64 = 384; Min.u64 = 334; Max.u64 = 5714; 
l1gcache_60.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 915509; SumSQ.u64 = 4477046907; Count.u64 = 192; Min.u64 = 3626; Max.u64 = 6484; 
l1gcache_60.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_60.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_60.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2000531; SumSQ.u64 = 486284483; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 369; 
l1gcache_60.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1183411; SumSQ.u64 = 4998075743; Count.u64 = 384; Min.u64 = 334; Max.u64 = 6508; 
l1gcache_61.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 898519; SumSQ.u64 = 4350824005; Count.u64 = 192; Min.u64 = 3359; Max.u64 = 6484; 
l1gcache_61.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_61.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_61.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2065226; SumSQ.u64 = 506862654; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 369; 
l1gcache_61.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1389212; SumSQ.u64 = 6679438374; Count.u64 = 384; Min.u64 = 339; Max.u64 = 6667; 
l1gcache_62.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 854074; SumSQ.u64 = 3954963596; Count.u64 = 192; Min.u64 = 3266; Max.u64 = 6578; 
l1gcache_62.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_62.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_62.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2226582; SumSQ.u64 = 564319116; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 371; 
l1gcache_62.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1204611; SumSQ.u64 = 5124485657; Count.u64 = 384; Min.u64 = 339; Max.u64 = 6589; 
l1gcache_63.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 886344; SumSQ.u64 = 4232465754; Count.u64 = 192; Min.u64 = 3304; Max.u64 = 6546; 
l1gcache_63.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_63.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_63.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2074251; SumSQ.u64 = 504771733; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 371; 
l1gcache_63.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1258919; SumSQ.u64 = 5615646659; Count.u64 = 384; Min.u64 = 369; Max.u64 = 6602; 
l1gcache_64.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 876951; SumSQ.u64 = 4153532949; Count.u64 = 192; Min.u64 = 3285; Max.u64 = 6555; 
l1gcache_64.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_64.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_64.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2119166; SumSQ.u64 = 520645376; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 378; 
l1gcache_64.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1429387; SumSQ.u64 = 7301243017; Count.u64 = 384; Min.u64 = 371; Max.u64 = 6725; 
l1gcache_65.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 844544; SumSQ.u64 = 3888795888; Count.u64 = 192; Min.u64 = 3241; Max.u64 = 6562; 
l1gcache_65.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_65.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_65.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2257227; SumSQ.u64 = 567744603; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 378; 
l1gcache_65.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1331439; SumSQ.u64 = 6257901711; Count.u64 = 384; Min.u64 = 365; Max.u64 = 6648; 
l1gcache_66.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 862737; SumSQ.u64 = 4026766419; Count.u64 = 192; Min.u64 = 3264; Max.u64 = 6562; 
l1gcache_66.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_66.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_66.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2177472; SumSQ.u64 = 542166366; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 378; 
l1gcache_66.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1247797; SumSQ.u64 = 5486315885; Count.u64 = 384; Min.u64 = 365; Max.u64 = 6517; 
l1gcache_67.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 880078; SumSQ.u64 = 4178157690; Count.u64 = 192; Min.u64 = 3371; Max.u64 = 6555; 
l1gcache_67.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_67.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_67.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2111171; SumSQ.u64 = 518232155; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 377; 
l1gcache_67.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1336861; SumSQ.u64 = 6298038043; Count.u64 = 384; Min.u64 = 367; Max.u64 = 6659; 
l1gcache_68.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 861393; SumSQ.u64 = 4012379945; Count.u64 = 192; Min.u64 = 3267; Max.u64 = 6557; 
l1gcache_68.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_68.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_68.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2181550; SumSQ.u64 = 543724420; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 378; 
l1gcache_68.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1257892; SumSQ.u64 = 5621449720; Count.u64 = 384; Min.u64 = 367; Max.u64 = 6653; 
l1gcache_69.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 877373; SumSQ.u64 = 4156662071; Count.u64 = 192; Min.u64 = 3280; Max.u64 = 6557; 
l1gcache_69.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_69.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_69.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2118561; SumSQ.u64 = 519021433; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 378; 
l1gcache_69.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1416612; SumSQ.u64 = 7092868988; Count.u64 = 384; Min.u64 = 371; Max.u64 = 6713; 
l1gcache_70.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 847157; SumSQ.u64 = 3898036661; Count.u64 = 192; Min.u64 = 3247; Max.u64 = 6560; 
l1gcache_70.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_70.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_70.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2247065; SumSQ.u64 = 566714497; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 378; 
l1gcache_70.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1241789; SumSQ.u64 = 5414965565; Count.u64 = 384; Min.u64 = 370; Max.u64 = 6677; 
l1gcache_71.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 879381; SumSQ.u64 = 4172638743; Count.u64 = 192; Min.u64 = 3262; Max.u64 = 6560; 
l1gcache_71.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_71.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_71.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2104466; SumSQ.u64 = 515212394; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 378; 
l1gcache_71.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1276453; SumSQ.u64 = 5716954217; Count.u64 = 384; Min.u64 = 402; Max.u64 = 6689; 
l1gcache_72.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 873685; SumSQ.u64 = 4121728969; Count.u64 = 192; Min.u64 = 3265; Max.u64 = 6561; 
l1gcache_72.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_72.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_72.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2133434; SumSQ.u64 = 526545842; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 380; 
l1gcache_72.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1392367; SumSQ.u64 = 6754986837; Count.u64 = 384; Min.u64 = 407; Max.u64 = 6656; 
l1gcache_73.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 850865; SumSQ.u64 = 3921790683; Count.u64 = 192; Min.u64 = 3278; Max.u64 = 6572; 
l1gcache_73.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_73.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_73.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2226528; SumSQ.u64 = 561750202; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 381; 
l1gcache_73.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1353601; SumSQ.u64 = 6432815159; Count.u64 = 384; Min.u64 = 393; Max.u64 = 6671; 
l1gcache_74.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 859229; SumSQ.u64 = 3994686171; Count.u64 = 192; Min.u64 = 3268; Max.u64 = 6572; 
l1gcache_74.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_74.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_74.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2196126; SumSQ.u64 = 549430410; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 380; 
l1gcache_74.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1441272; SumSQ.u64 = 7267090478; Count.u64 = 384; Min.u64 = 393; Max.u64 = 6730; 
l1gcache_75.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 839800; SumSQ.u64 = 3833338272; Count.u64 = 192; Min.u64 = 3242; Max.u64 = 6561; 
l1gcache_75.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_75.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_75.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2264368; SumSQ.u64 = 573311842; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 380; 
l1gcache_75.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1417600; SumSQ.u64 = 7083242380; Count.u64 = 384; Min.u64 = 397; Max.u64 = 6735; 
l1gcache_76.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 843925; SumSQ.u64 = 3871092453; Count.u64 = 192; Min.u64 = 3237; Max.u64 = 6565; 
l1gcache_76.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_76.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_76.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2244821; SumSQ.u64 = 563948307; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 380; 
l1gcache_76.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1312353; SumSQ.u64 = 5969230045; Count.u64 = 384; Min.u64 = 397; Max.u64 = 6708; 
l1gcache_77.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 864404; SumSQ.u64 = 4035624450; Count.u64 = 192; Min.u64 = 3246; Max.u64 = 6565; 
l1gcache_77.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_77.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_77.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2160053; SumSQ.u64 = 535880801; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 380; 
l1gcache_77.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1223913; SumSQ.u64 = 5108519437; Count.u64 = 384; Min.u64 = 407; Max.u64 = 5870; 
l1gcache_78.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 886198; SumSQ.u64 = 4210087888; Count.u64 = 192; Min.u64 = 3560; Max.u64 = 6568; 
l1gcache_78.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_78.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_78.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2093407; SumSQ.u64 = 517350905; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 381; 
l1gcache_78.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.EventStalledForLockedCacheline : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1290282; SumSQ.u64 = 5754359050; Count.u64 = 384; Min.u64 = 402; Max.u64 = 6689; 
l1gcache_79.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 868085; SumSQ.u64 = 4067914273; Count.u64 = 192; Min.u64 = 3258; Max.u64 = 6568; 
l1gcache_79.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLine_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushLineInv_fail : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1152; SumSQ.u64 = 1152; Count.u64 = 1152; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 384; SumSQ.u64 = 384; Count.u64 = 384; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 192; SumSQ.u64 = 192; Count.u64 = 192; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 576; SumSQ.u64 = 576; Count.u64 = 576; Min.u64 = 1; Max.u64 = 1; 
l1gcache_79.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1gcache_79.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2141663; SumSQ.u64 = 529829031; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 380; 
l1gcache_79.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4096; SumSQ.u64 = 4096; Count.u64 = 4096; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 2048; Count.u64 = 2048; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 13410073; SumSQ.u64 = 35479689447; Count.u64 = 330506; Min.u64 = 0; Max.u64 = 3866; 
Simplehbm_0.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7878704; SumSQ.u64 = 20078085762; Count.u64 = 4096; Min.u64 = 40; Max.u64 = 3856; 
Simplehbm_0.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5531369; SumSQ.u64 = 15401860403; Count.u64 = 2048; Min.u64 = 1846; Max.u64 = 3866; 
Simplehbm_0.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6144; SumSQ.u64 = 6144; Count.u64 = 6144; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_0.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_0.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 330506; SumSQ.u64 = 109234216036; Count.u64 = 1; Min.u64 = 330506; Max.u64 = 330506; 
Simplehbm_1.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4096; SumSQ.u64 = 4096; Count.u64 = 4096; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 2048; Count.u64 = 2048; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 13385442; SumSQ.u64 = 35375744402; Count.u64 = 330506; Min.u64 = 0; Max.u64 = 3811; 
Simplehbm_1.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7997785; SumSQ.u64 = 20611633825; Count.u64 = 4096; Min.u64 = 40; Max.u64 = 3811; 
Simplehbm_1.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5387657; SumSQ.u64 = 14764432659; Count.u64 = 2048; Min.u64 = 1907; Max.u64 = 3770; 
Simplehbm_1.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6144; SumSQ.u64 = 6144; Count.u64 = 6144; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_1.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_1.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 330506; SumSQ.u64 = 109234216036; Count.u64 = 1; Min.u64 = 330506; Max.u64 = 330506; 
l2gcache_0.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3349322; SumSQ.u64 = 14248983106; Count.u64 = 1024; Min.u64 = 201; Max.u64 = 6462; 
l2gcache_0.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2360390; SumSQ.u64 = 11199819330; Count.u64 = 512; Min.u64 = 3206; Max.u64 = 6503; 
l2gcache_0.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_0.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_0.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5659024; SumSQ.u64 = 3806263230; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 982; 
l2gcache_0.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3407463; SumSQ.u64 = 14689027595; Count.u64 = 1024; Min.u64 = 200; Max.u64 = 6382; 
l2gcache_1.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2295528; SumSQ.u64 = 10699703316; Count.u64 = 512; Min.u64 = 3280; Max.u64 = 6350; 
l2gcache_1.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_1.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_1.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5652303; SumSQ.u64 = 3798847649; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 977; 
l2gcache_1.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3399191; SumSQ.u64 = 14634945417; Count.u64 = 1024; Min.u64 = 211; Max.u64 = 6490; 
l2gcache_8.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2346662; SumSQ.u64 = 11068679798; Count.u64 = 512; Min.u64 = 3184; Max.u64 = 6512; 
l2gcache_8.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_8.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_8.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5695165; SumSQ.u64 = 3839769755; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 982; 
l2gcache_8.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3444411; SumSQ.u64 = 15018925001; Count.u64 = 1024; Min.u64 = 214; Max.u64 = 6421; 
l2gcache_9.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2291506; SumSQ.u64 = 10661604390; Count.u64 = 512; Min.u64 = 3284; Max.u64 = 6354; 
l2gcache_9.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_9.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_9.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5685229; SumSQ.u64 = 3826557287; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 968; 
l2gcache_9.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3387440; SumSQ.u64 = 14588535038; Count.u64 = 1024; Min.u64 = 204; Max.u64 = 6496; 
l2gcache_16.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2346407; SumSQ.u64 = 11064729337; Count.u64 = 512; Min.u64 = 3179; Max.u64 = 6505; 
l2gcache_16.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_16.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_16.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5683159; SumSQ.u64 = 3821995107; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 983; 
l2gcache_16.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3438061; SumSQ.u64 = 14936390439; Count.u64 = 1024; Min.u64 = 204; Max.u64 = 6420; 
l2gcache_17.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2288202; SumSQ.u64 = 10626989948; Count.u64 = 512; Min.u64 = 3282; Max.u64 = 6350; 
l2gcache_17.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_17.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_17.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5675575; SumSQ.u64 = 3817350067; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 970; 
l2gcache_17.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3411364; SumSQ.u64 = 14734822182; Count.u64 = 1024; Min.u64 = 207; Max.u64 = 6481; 
l2gcache_24.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2346710; SumSQ.u64 = 11071318898; Count.u64 = 512; Min.u64 = 3188; Max.u64 = 6509; 
l2gcache_24.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_24.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_24.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5707386; SumSQ.u64 = 3852211154; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 984; 
l2gcache_24.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3453850; SumSQ.u64 = 15067624454; Count.u64 = 1024; Min.u64 = 209; Max.u64 = 6418; 
l2gcache_25.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2287834; SumSQ.u64 = 10617759698; Count.u64 = 512; Min.u64 = 3285; Max.u64 = 6351; 
l2gcache_25.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_25.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_25.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5690996; SumSQ.u64 = 3832817828; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 972; 
l2gcache_25.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4096; SumSQ.u64 = 4096; Count.u64 = 4096; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 2048; Count.u64 = 2048; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 13338551; SumSQ.u64 = 35152399293; Count.u64 = 330506; Min.u64 = 0; Max.u64 = 3834; 
Simplehbm_2.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7877171; SumSQ.u64 = 20047660373; Count.u64 = 4096; Min.u64 = 40; Max.u64 = 3829; 
Simplehbm_2.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5461380; SumSQ.u64 = 15104996340; Count.u64 = 2048; Min.u64 = 1880; Max.u64 = 3834; 
Simplehbm_2.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6144; SumSQ.u64 = 6144; Count.u64 = 6144; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_2.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_2.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 330506; SumSQ.u64 = 109234216036; Count.u64 = 1; Min.u64 = 330506; Max.u64 = 330506; 
Simplehbm_3.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4096; SumSQ.u64 = 4096; Count.u64 = 4096; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 2048; Count.u64 = 2048; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 13000970; SumSQ.u64 = 33373720414; Count.u64 = 330506; Min.u64 = 0; Max.u64 = 3808; 
Simplehbm_3.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7791387; SumSQ.u64 = 19751002089; Count.u64 = 4096; Min.u64 = 40; Max.u64 = 3808; 
Simplehbm_3.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5209583; SumSQ.u64 = 13622941555; Count.u64 = 2048; Min.u64 = 1912; Max.u64 = 3499; 
Simplehbm_3.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6144; SumSQ.u64 = 6144; Count.u64 = 6144; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_3.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_3.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 330506; SumSQ.u64 = 109234216036; Count.u64 = 1; Min.u64 = 330506; Max.u64 = 330506; 
l2gcache_2.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3349851; SumSQ.u64 = 14185280155; Count.u64 = 1024; Min.u64 = 211; Max.u64 = 6415; 
l2gcache_2.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2330029; SumSQ.u64 = 10971625417; Count.u64 = 512; Min.u64 = 3254; Max.u64 = 6457; 
l2gcache_2.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_2.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_2.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5629192; SumSQ.u64 = 3772555558; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 976; 
l2gcache_2.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3322232; SumSQ.u64 = 14087656682; Count.u64 = 1024; Min.u64 = 215; Max.u64 = 6363; 
l2gcache_3.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2224598; SumSQ.u64 = 9917310350; Count.u64 = 512; Min.u64 = 3314; Max.u64 = 5906; 
l2gcache_3.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_3.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_3.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5496142; SumSQ.u64 = 3589558224; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 972; 
l2gcache_3.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3371871; SumSQ.u64 = 14480365205; Count.u64 = 1024; Min.u64 = 201; Max.u64 = 6448; 
l2gcache_10.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2323400; SumSQ.u64 = 10909995250; Count.u64 = 512; Min.u64 = 3237; Max.u64 = 6453; 
l2gcache_10.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_10.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_10.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5644583; SumSQ.u64 = 3779352947; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 974; 
l2gcache_10.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3341101; SumSQ.u64 = 14306442077; Count.u64 = 1024; Min.u64 = 200; Max.u64 = 6395; 
l2gcache_11.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2218631; SumSQ.u64 = 9867615097; Count.u64 = 512; Min.u64 = 3289; Max.u64 = 5804; 
l2gcache_11.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_11.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_11.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5509044; SumSQ.u64 = 3592651332; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 969; 
l2gcache_11.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3392468; SumSQ.u64 = 14605322050; Count.u64 = 1024; Min.u64 = 206; Max.u64 = 6451; 
l2gcache_18.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2318491; SumSQ.u64 = 10867428419; Count.u64 = 512; Min.u64 = 3236; Max.u64 = 6455; 
l2gcache_18.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_18.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_18.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5660271; SumSQ.u64 = 3797768889; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 974; 
l2gcache_18.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3359863; SumSQ.u64 = 14400313877; Count.u64 = 1024; Min.u64 = 205; Max.u64 = 6416; 
l2gcache_19.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2213247; SumSQ.u64 = 9821918255; Count.u64 = 512; Min.u64 = 3289; Max.u64 = 5807; 
l2gcache_19.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_19.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_19.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5522422; SumSQ.u64 = 3609554030; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 964; 
l2gcache_19.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3430636; SumSQ.u64 = 14852842810; Count.u64 = 1024; Min.u64 = 216; Max.u64 = 6438; 
l2gcache_26.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2312776; SumSQ.u64 = 10816497464; Count.u64 = 512; Min.u64 = 3243; Max.u64 = 6460; 
l2gcache_26.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_26.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_26.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5692724; SumSQ.u64 = 3832187798; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 975; 
l2gcache_26.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3380084; SumSQ.u64 = 14484251234; Count.u64 = 1024; Min.u64 = 210; Max.u64 = 6407; 
l2gcache_27.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2212821; SumSQ.u64 = 9813615869; Count.u64 = 512; Min.u64 = 3291; Max.u64 = 5797; 
l2gcache_27.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_27.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_27.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5542217; SumSQ.u64 = 3639541867; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 966; 
l2gcache_27.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4096; SumSQ.u64 = 4096; Count.u64 = 4096; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 2048; Count.u64 = 2048; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 13390797; SumSQ.u64 = 35375655467; Count.u64 = 330506; Min.u64 = 0; Max.u64 = 3866; 
Simplehbm_4.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7877605; SumSQ.u64 = 20066790655; Count.u64 = 4096; Min.u64 = 40; Max.u64 = 3855; 
Simplehbm_4.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5513192; SumSQ.u64 = 15309121200; Count.u64 = 2048; Min.u64 = 1848; Max.u64 = 3866; 
Simplehbm_4.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6144; SumSQ.u64 = 6144; Count.u64 = 6144; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_4.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_4.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 330506; SumSQ.u64 = 109234216036; Count.u64 = 1; Min.u64 = 330506; Max.u64 = 330506; 
Simplehbm_5.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4096; SumSQ.u64 = 4096; Count.u64 = 4096; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 2048; Count.u64 = 2048; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 13366453; SumSQ.u64 = 35290841333; Count.u64 = 330506; Min.u64 = 0; Max.u64 = 3827; 
Simplehbm_5.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7999241; SumSQ.u64 = 20622709449; Count.u64 = 4096; Min.u64 = 40; Max.u64 = 3827; 
Simplehbm_5.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5367212; SumSQ.u64 = 14668453922; Count.u64 = 2048; Min.u64 = 1910; Max.u64 = 3771; 
Simplehbm_5.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6144; SumSQ.u64 = 6144; Count.u64 = 6144; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_5.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_5.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 330506; SumSQ.u64 = 109234216036; Count.u64 = 1; Min.u64 = 330506; Max.u64 = 330506; 
l2gcache_4.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3394138; SumSQ.u64 = 14604679554; Count.u64 = 1024; Min.u64 = 211; Max.u64 = 6491; 
l2gcache_4.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2341601; SumSQ.u64 = 11018264119; Count.u64 = 512; Min.u64 = 3183; Max.u64 = 6512; 
l2gcache_4.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_4.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_4.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5685051; SumSQ.u64 = 3829826413; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 982; 
l2gcache_4.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3433893; SumSQ.u64 = 14933772577; Count.u64 = 1024; Min.u64 = 214; Max.u64 = 6437; 
l2gcache_5.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2286023; SumSQ.u64 = 10619858923; Count.u64 = 512; Min.u64 = 3286; Max.u64 = 6355; 
l2gcache_5.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_5.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_5.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5669228; SumSQ.u64 = 3810351566; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 974; 
l2gcache_5.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3370042; SumSQ.u64 = 14422701648; Count.u64 = 1024; Min.u64 = 201; Max.u64 = 6494; 
l2gcache_12.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2344061; SumSQ.u64 = 11042422291; Count.u64 = 512; Min.u64 = 3184; Max.u64 = 6503; 
l2gcache_12.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_12.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_12.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5663415; SumSQ.u64 = 3806277775; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 982; 
l2gcache_12.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3424044; SumSQ.u64 = 14844346828; Count.u64 = 1024; Min.u64 = 200; Max.u64 = 6444; 
l2gcache_13.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2286693; SumSQ.u64 = 10616602765; Count.u64 = 512; Min.u64 = 3287; Max.u64 = 6350; 
l2gcache_13.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_13.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_13.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5660049; SumSQ.u64 = 3801115577; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 971; 
l2gcache_13.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3379047; SumSQ.u64 = 14476526411; Count.u64 = 1024; Min.u64 = 204; Max.u64 = 6477; 
l2gcache_20.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2344433; SumSQ.u64 = 11051619303; Count.u64 = 512; Min.u64 = 3186; Max.u64 = 6505; 
l2gcache_20.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_20.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_20.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5672792; SumSQ.u64 = 3814020216; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 983; 
l2gcache_20.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3440255; SumSQ.u64 = 14952274353; Count.u64 = 1024; Min.u64 = 204; Max.u64 = 6399; 
l2gcache_21.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2278803; SumSQ.u64 = 10556124613; Count.u64 = 512; Min.u64 = 3292; Max.u64 = 6351; 
l2gcache_21.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_21.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_21.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5668370; SumSQ.u64 = 3814735258; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 976; 
l2gcache_21.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3402309; SumSQ.u64 = 14672347967; Count.u64 = 1024; Min.u64 = 207; Max.u64 = 6478; 
l2gcache_28.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2340101; SumSQ.u64 = 11031946067; Count.u64 = 512; Min.u64 = 3188; Max.u64 = 6509; 
l2gcache_28.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_28.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_28.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5691722; SumSQ.u64 = 3826203504; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 984; 
l2gcache_28.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3447989; SumSQ.u64 = 15012305725; Count.u64 = 1024; Min.u64 = 209; Max.u64 = 6448; 
l2gcache_29.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2277841; SumSQ.u64 = 10543318163; Count.u64 = 512; Min.u64 = 3290; Max.u64 = 6352; 
l2gcache_29.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_29.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_29.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5675142; SumSQ.u64 = 3813347948; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 972; 
l2gcache_29.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4096; SumSQ.u64 = 4096; Count.u64 = 4096; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 2048; Count.u64 = 2048; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 13332211; SumSQ.u64 = 35118415619; Count.u64 = 330506; Min.u64 = 0; Max.u64 = 3834; 
Simplehbm_6.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7877198; SumSQ.u64 = 20042410096; Count.u64 = 4096; Min.u64 = 40; Max.u64 = 3827; 
Simplehbm_6.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5455013; SumSQ.u64 = 15076262753; Count.u64 = 2048; Min.u64 = 1885; Max.u64 = 3834; 
Simplehbm_6.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6144; SumSQ.u64 = 6144; Count.u64 = 6144; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_6.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_6.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 330506; SumSQ.u64 = 109234216036; Count.u64 = 1; Min.u64 = 330506; Max.u64 = 330506; 
Simplehbm_7.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4096; SumSQ.u64 = 4096; Count.u64 = 4096; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2048; SumSQ.u64 = 2048; Count.u64 = 2048; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 12974866; SumSQ.u64 = 33258713118; Count.u64 = 330506; Min.u64 = 0; Max.u64 = 3809; 
Simplehbm_7.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 7787583; SumSQ.u64 = 19731722517; Count.u64 = 4096; Min.u64 = 40; Max.u64 = 3809; 
Simplehbm_7.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5187283; SumSQ.u64 = 13527213351; Count.u64 = 2048; Min.u64 = 1910; Max.u64 = 3410; 
Simplehbm_7.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6144; SumSQ.u64 = 6144; Count.u64 = 6144; Min.u64 = 1; Max.u64 = 1; 
Simplehbm_7.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
Simplehbm_7.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 330506; SumSQ.u64 = 109234216036; Count.u64 = 1; Min.u64 = 330506; Max.u64 = 330506; 
l2gcache_6.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3380404; SumSQ.u64 = 14598392064; Count.u64 = 1024; Min.u64 = 216; Max.u64 = 6443; 
l2gcache_6.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2321260; SumSQ.u64 = 10908799652; Count.u64 = 512; Min.u64 = 3244; Max.u64 = 6460; 
l2gcache_6.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_6.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_6.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5650976; SumSQ.u64 = 3786168242; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 975; 
l2gcache_6.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3340999; SumSQ.u64 = 14291054001; Count.u64 = 1024; Min.u64 = 215; Max.u64 = 6416; 
l2gcache_7.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2213565; SumSQ.u64 = 9839536587; Count.u64 = 512; Min.u64 = 3287; Max.u64 = 5743; 
l2gcache_7.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_7.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_7.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5503876; SumSQ.u64 = 3594307610; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 971; 
l2gcache_7.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3380368; SumSQ.u64 = 14482804650; Count.u64 = 1024; Min.u64 = 201; Max.u64 = 6448; 
l2gcache_14.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2321954; SumSQ.u64 = 10893965704; Count.u64 = 512; Min.u64 = 3243; Max.u64 = 6453; 
l2gcache_14.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_14.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_14.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5651634; SumSQ.u64 = 3788540878; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 974; 
l2gcache_14.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3313780; SumSQ.u64 = 13987058172; Count.u64 = 1024; Min.u64 = 200; Max.u64 = 6419; 
l2gcache_15.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2222239; SumSQ.u64 = 9901968503; Count.u64 = 512; Min.u64 = 3286; Max.u64 = 5759; 
l2gcache_15.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_15.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_15.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5485331; SumSQ.u64 = 3588345347; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 968; 
l2gcache_15.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3386451; SumSQ.u64 = 14458893037; Count.u64 = 1024; Min.u64 = 206; Max.u64 = 6391; 
l2gcache_22.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2316169; SumSQ.u64 = 10847822645; Count.u64 = 512; Min.u64 = 3267; Max.u64 = 6455; 
l2gcache_22.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_22.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_22.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5651932; SumSQ.u64 = 3795839008; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 974; 
l2gcache_22.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3362673; SumSQ.u64 = 14400898039; Count.u64 = 1024; Min.u64 = 205; Max.u64 = 6391; 
l2gcache_23.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2201196; SumSQ.u64 = 9723454854; Count.u64 = 512; Min.u64 = 3289; Max.u64 = 5743; 
l2gcache_23.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_23.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_23.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5513181; SumSQ.u64 = 3599303503; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 967; 
l2gcache_23.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3397640; SumSQ.u64 = 14569511328; Count.u64 = 1024; Min.u64 = 211; Max.u64 = 6429; 
l2gcache_30.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2314805; SumSQ.u64 = 10833913393; Count.u64 = 512; Min.u64 = 3252; Max.u64 = 6457; 
l2gcache_30.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_30.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_30.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5661757; SumSQ.u64 = 3797270149; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 974; 
l2gcache_30.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.default_stat : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.evict_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetXResp_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetXResp_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_GetXResp_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetXResp_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Inv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_Fetch_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchResp_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchXResp_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_SInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_SMInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_SBInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_S : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckPut : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_ForwardFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_NACK : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_GetSResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_GetXResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.eventSent_WriteResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushLineResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FlushAllResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_UnblockFlush : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Fetch : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_ForceInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_FetchInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Put : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_Get : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_AckMove : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomReq : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomResp : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_CustomAck : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetS_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetS_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3379559; SumSQ.u64 = 14545391207; Count.u64 = 1024; Min.u64 = 210; Max.u64 = 6396; 
l2gcache_31.latency_GetS_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2195526; SumSQ.u64 = 9685261848; Count.u64 = 512; Min.u64 = 3291; Max.u64 = 5745; 
l2gcache_31.latency_GetX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_hit : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_miss : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_inv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_GetSX_upgrade : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_FlushLine : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_FlushLineInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.latency_FlushAll : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSXHit_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSXHit_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetSXMiss_Arrival : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSXMiss_Blocked : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CacheHits : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CacheMisses : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.stateEvent_AckPut_I : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.evict_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_GetSX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutS_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_M : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_MInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_MInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutE_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutM_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_PutX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInvX_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_ForceInv_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchResp_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FetchXResp_EInvX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_AckInv_EInv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLine_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.stateEvent_FlushLineInv_E : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.eventSent_PutE : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.TotalEventsReceived : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3072; SumSQ.u64 = 3072; Count.u64 = 3072; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.TotalEventsReplayed : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Put_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Get_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckMove_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetS_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Write_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSX_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.WriteResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomReq_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomResp_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.CustomAck_uncache_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.NULLCMD_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1024; SumSQ.u64 = 1024; Count.u64 = 1024; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.GetSX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Write_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLine_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLineInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushAll_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetSResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.GetXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1536; SumSQ.u64 = 1536; Count.u64 = 1536; Min.u64 = 1; Max.u64 = 1; 
l2gcache_31.WriteResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushLineResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FlushAllResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutS_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutM_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutE_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.PutX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Inv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.ForceInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.Fetch_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchInvX_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.FetchXResp_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.ForwardFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.UnblockFlush_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.NACK_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckInv_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.AckPut_recv : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l2gcache_31.MSHR_occupancy : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 5524397; SumSQ.u64 = 3600964149; Count.u64 = 545264; Min.u64 = 0; Max.u64 = 966; 
l2gcache_31.Bank_conflicts : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
dmaEngine:mmio_iface:memlink.packet_latency : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4032; SumSQ.u64 = 580608; Count.u64 = 28; Min.u64 = 144; Max.u64 = 144; 
dmaEngine:mmio_iface:memlink.send_bit_count : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 16128; SumSQ.u64 = 9289728; Count.u64 = 28; Min.u64 = 576; Max.u64 = 576; 
dmaEngine:mmio_iface:memlink.output_port_stalls : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
dmaEngine:mmio_iface:memlink.idle_time : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 37283000; SumSQ.u64 = 61073719000000; Count.u64 = 28; Min.u64 = 719500; Max.u64 = 2015500; 
dmaEngine:mem_iface:memlink.packet_latency : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 510720; SumSQ.u64 = 58222080; Count.u64 = 4480; Min.u64 = 114; Max.u64 = 114; 
dmaEngine:mem_iface:memlink.send_bit_count : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 370048; SumSQ.u64 = 31682560; Count.u64 = 4480; Min.u64 = 64; Max.u64 = 96; 
dmaEngine:mem_iface:memlink.output_port_stalls : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
dmaEngine:mem_iface:memlink.idle_time : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 3083000; SumSQ.u64 = 1311704000000; Count.u64 = 29; Min.u64 = 71500; Max.u64 = 1081000; 
cpu:memory:memlink.packet_latency : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 6974; SumSQ.u64 = 891892; Count.u64 = 56; Min.u64 = 104; Max.u64 = 145; 
cpu:memory:memlink.send_bit_count : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 64512; SumSQ.u64 = 265502720; Count.u64 = 56; Min.u64 = 64; Max.u64 = 4352; 
cpu:memory:memlink.output_port_stalls : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
cpu:memory:memlink.idle_time : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 361794500; SumSQ.u64 = 4596449259750000; Count.u64 = 56; Min.u64 = 72500; Max.u64 = 14544000; 
cpu.total_memD2H_bytes : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 524288; SumSQ.u64 = 274877906944; Count.u64 = 1; Min.u64 = 524288; Max.u64 = 524288; 
cpu.correct_memD2H_bytes : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 524288; SumSQ.u64 = 274877906944; Count.u64 = 1; Min.u64 = 524288; Max.u64 = 524288; 
cpu.correct_memD2H_ratio : Accumulator : SimTime = 376777500; Rank = 0; Sum.f64 = 1.000000; SumSQ.f64 = 1.000000; Count.u64 = 1; Min.f64 = 1.000000; Max.f64 = 1.000000; 
chiprtr.send_bit_count.port0 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 148736; SumSQ.u64 = 772308992; Count.u64 = 56; Min.u64 = 128; Max.u64 = 6016; 
chiprtr.send_packet_count.port0 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
chiprtr.output_port_stalls.port0 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.idle_time.port0 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 356400000; SumSQ.u64 = 4500085248000000; Count.u64 = 43; Min.u64 = 432000; Max.u64 = 14616000; 
chiprtr.width_adj_count.port0 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.send_bit_count.port1 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 18816; SumSQ.u64 = 9576448; Count.u64 = 56; Min.u64 = 64; Max.u64 = 576; 
chiprtr.send_packet_count.port1 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; Min.u64 = 1; Max.u64 = 1; 
chiprtr.output_port_stalls.port1 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.idle_time.port1 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 372745500; SumSQ.u64 = 4381026266250000; Count.u64 = 57; Min.u64 = 360000; Max.u64 = 14184000; 
chiprtr.width_adj_count.port1 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.send_bit_count.port2 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 430080; SumSQ.u64 = 41287680; Count.u64 = 4480; Min.u64 = 96; Max.u64 = 96; 
chiprtr.send_packet_count.port2 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4480; SumSQ.u64 = 4480; Count.u64 = 4480; Min.u64 = 1; Max.u64 = 1; 
chiprtr.output_port_stalls.port2 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.idle_time.port2 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 54217500; SumSQ.u64 = 113889890250000; Count.u64 = 29; Min.u64 = 865500; Max.u64 = 2592000; 
chiprtr.width_adj_count.port2 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.send_bit_count.port3 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 16128; SumSQ.u64 = 9289728; Count.u64 = 28; Min.u64 = 576; Max.u64 = 576; 
chiprtr.send_packet_count.port3 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
chiprtr.output_port_stalls.port3 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.idle_time.port3 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 374761500; SumSQ.u64 = 5163095522250000; Count.u64 = 29; Min.u64 = 1008000; Max.u64 = 15912000; 
chiprtr.width_adj_count.port3 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.send_bit_count.port4 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 431872; SumSQ.u64 = 296898560; Count.u64 = 4508; Min.u64 = 64; Max.u64 = 4352; 
chiprtr.send_packet_count.port4 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4508; SumSQ.u64 = 4508; Count.u64 = 4508; Min.u64 = 1; Max.u64 = 1; 
chiprtr.output_port_stalls.port4 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.idle_time.port4 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 45145500; SumSQ.u64 = 42131018250000; Count.u64 = 57; Min.u64 = 216000; Max.u64 = 1296000; 
chiprtr.width_adj_count.port4 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.xbar_stalls.port0 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.xbar_stalls.port1 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.xbar_stalls.port2 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.xbar_stalls.port3 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
chiprtr.xbar_stalls.port4 : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.requests_received_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 1890; SumSQ.u64 = 1890; Count.u64 = 1890; Min.u64 = 1; Max.u64 = 1; 
memory.requests_received_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.requests_received_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.requests_received_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 2618; SumSQ.u64 = 2618; Count.u64 = 2618; Min.u64 = 1; Max.u64 = 1; 
memory.requests_received_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.outstanding_requests : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 455574; SumSQ.u64 = 713790; Count.u64 = 376777; Min.u64 = 0; Max.u64 = 2; 
memory.latency_GetS : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 191044; SumSQ.u64 = 19312692; Count.u64 = 1890; Min.u64 = 101; Max.u64 = 112; 
memory.latency_GetSX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.latency_GetX : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.latency_Write : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 264530; SumSQ.u64 = 26729738; Count.u64 = 2618; Min.u64 = 101; Max.u64 = 109; 
memory.latency_PutM : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.cycles_with_issue : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 4774; SumSQ.u64 = 4774; Count.u64 = 4774; Min.u64 = 1; Max.u64 = 1; 
memory.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.total_cycles : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 376777; SumSQ.u64 = 141960907729; Count.u64 = 1; Min.u64 = 376777; Max.u64 = 376777; 
memory:cpulink.packet_latency : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 649153; SumSQ.u64 = 93478177; Count.u64 = 4508; Min.u64 = 144; Max.u64 = 145; 
memory:cpulink.send_bit_count : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 575232; SumSQ.u64 = 813137920; Count.u64 = 4508; Min.u64 = 96; Max.u64 = 6016; 
memory:cpulink.output_port_stalls : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory:cpulink.idle_time : Accumulator : SimTime = 376777500; Rank = 0; Sum.u64 = 28152000; SumSQ.u64 = 24853318000000; Count.u64 = 43; Min.u64 = 176000; Max.u64 = 1123000; 
