Line 289: basic_ul_info 0x%x
Line 290: ue_state 0x%x
Line 295: phy_ts1[0] 0x%x phy_ts1[1] 0x%x
Line 300: phy_ts2[0] 0x%x phy_ts2[1] 0x%x
Line 305: phy_ts3[0] 0x%x phy_ts3[1] 0x%x
Line 310: phy_ts4[0] 0x%x phy_ts4[1] 0x%x
Line 315: phy_ts5[0] 0x%x phy_ts5[1] 0x%x
Line 320: phy_ts6[0] 0x%x phy_ts6[1] 0x%x
Line 321: kcell_ts[0] 0x%x
Line 322: kcell_ts[1] 0x%x
Line 323: kcell_ts[2] 0x%x
Line 324: kcell_ts[3] 0x%x
Line 325: kcell_ts[4] 0x%x
Line 326: kcell_ts[5] 0x%x
Line 409: UpdateGapInfo: curentCfn %d advancedCfn %d maxTTI %d dlTfci %d DataType %d
Line 480: TDD_TX_FRAME_HISR execution failure
Line 556: URTG CFN %d != TCU CFN %d
Line 570: TDD DCH Encode HISR subFrm %d CFN %d SFN %d TadvErrCnt %d
Line 592: SubFrm %d intCnt %d
Line 612: RACH Encoding:: Cctrch %d Ndata_j %d
Line 662: ReleasePrach bRSN %d cRSN %d
Line 688: Enable UL Dpch, minTTI %d maxTTI %d
Line 714: Max Frame Boundary
Line 755: NULL Token %d
Line 791: TDD Encode ISR. No data received from UMAC. Missed data cnt %d
Line 799: isOutOfSync %d isDataToTx %d
Line 849: RM cnt cleared
Line 871: Baton HO SCellPathloss %d TCellPathloss %d sfnSfnDiff %d
Line 892: PreSync HO sfnSfnDiff %d ServCellPathloss %d
Line 903: SyncInfo HO ServCellPathloss %d
Line 923: Enable Close Loop PC
Line 943: [DSP_WRITE_ELEM] Init value of betaD = %d
Line 1043: TFCI(0), SB-> Restore previous BetaD(%d) to Current BetaD
Line 1048: [DSP_WRITE_ELEM] TFCI(%d) GAIN_FACTOR0 (%d)
Line 1186: SwitchPosition %d SlotEnStr %d
Line 1257: Cctrch %d slotStr %d slot %d
Line 1349: Prach Time Slot Set
Line 1361: [THAL_DSP_WRITE_ELEM]Slot %d CctrchId %d
Line 1362: [THAL_DSP_WRITE_ELEM]MidConfig %d MidAllocMode %d MidShift %d
Line 1363: [THAL_DSP_WRITE_ELEM]Phych 0 SlotFormat %d Ovsf Id %d
Line 1374: Prach Time Slot Reset
Line 1408: Ul Dpch Timeslot Calc
Line 1564: Slot %d Phych 0 SlotFormat %d Ovsf Id %d
Line 1582: Slot %d Phych 1 SlotFormat %d Ovsf Id %d
Line 1673: Slot %d SB Set Phych 0 SlotFormat %d Ovsf Id %d
Line 1683: Slot %d SB Reset
Line 1760: [UPA] Erucch Time Slot Set
Line 1782: [UPA][THAL_DSP_WRITE_ELEM] MidConfig %d MidAllocMode %d MidShift %d
Line 1789: [UPA][THAL_DSP_WRITE_ELEM] Erucch Slot %d SlotFrmt %d OvsfCodeId %d selPrachIndex %d
Line 1802: [UPA][WARN] phy1_ts[%d] is NULL!
Line 1808: [UPA]Erucch Time Slot Reset
Line 1932: Setting SFN:[%d] 
Line 1950: [BU_MODE] Set subframe number to %d by force at IcsSlidingCnt=%d
Line 1977: Serving Cell Pathloss set to min 4600
Line 1984: Serving Cell Pathloss set to max 15800
Line 1989: Serving Cell Pathloss %d
Line 2016: Update Baton HO Info isBatonHO %d
Line 2060: TX DATA %d
Line 2075: TX SB %d DTX Frame No %d isUlDtxForTDM %d
Line 2086: TX OFF %d DTX Frame No %d isUlDtxForTDM %d
Line 2129: ulPhychSlotStr %d maxTSNum %d
Line 2153: [TX_SWReset] TX SW RESET(ClkReset %d) Starts @ current8xChip(%d) TS(%d)
Line 2158: [TX_SWReset] DSP is writing some value into SHM.(%d)
Line 2162: [TX_SWReset]The Tx register write failed on the dsp side
Line 2171: [TX_SWReset] Waiting for SHM Value enable for TX HW reset, Waiting8xChip(%d)
Line 2189: [TX_SWReset] TX_SWReset is delayed until TS3 (%d)us from (%d)8xchip
Line 2206: [TX_SWReset] TX_SWReset is delayed until TS6 for (%d)us from (%d)8xchip
Line 2251: [TX_SWReset] TX SW RESET END @ TS[%d] current8xChip(%d), delta(%d)8xchip
Line 2269: delta8xChip(%d) waiting_us(%d)
Line 2375: [DSDS] Store TAdv when RF_PAUSE %d
Line 2396: [DSDS] Restore TAdv when RF_RESUME: INIT(%d) MODI (%d)
