Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri May 17 04:23:05 2024
| Host         : Minseok running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.204        0.000                      0                 1022        0.130        0.000                      0                 1022        4.500        0.000                       0                  1023  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.204        0.000                      0                 1022        0.130        0.000                      0                 1022        4.500        0.000                       0                  1023  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 U_Btn_Start/q_reg_reg[526]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_TxD/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.270ns (21.815%)  route 4.552ns (78.185%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.548     5.069    U_Btn_Start/CLK
    SLICE_X8Y67          FDRE                                         r  U_Btn_Start/q_reg_reg[526]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.478     5.547 r  U_Btn_Start/q_reg_reg[526]/Q
                         net (fo=2, routed)           1.091     6.637    U_Btn_Start/p_0_in[525]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.296     6.933 f  U_Btn_Start/FSM_sequential_state_reg[0]_i_153/O
                         net (fo=1, routed)           0.772     7.705    U_Btn_Start/FSM_sequential_state_reg[0]_i_153_n_0
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     7.829 f  U_Btn_Start/FSM_sequential_state_reg[0]_i_38/O
                         net (fo=1, routed)           0.721     8.550    U_Btn_Start/FSM_sequential_state_reg[0]_i_38_n_0
    SLICE_X5Y65          LUT4 (Prop_lut4_I0_O)        0.124     8.674 f  U_Btn_Start/FSM_sequential_state_reg[0]_i_8/O
                         net (fo=1, routed)           1.321     9.995    U_Btn_Start/FSM_sequential_state_reg[0]_i_8_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124    10.119 f  U_Btn_Start/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.648    10.767    U_Btn_Start/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124    10.891 r  U_Btn_Start/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.891    U_UART_Tx/U_TxD/D[0]
    SLICE_X7Y63          FDCE                                         r  U_UART_Tx/U_TxD/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.502    14.843    U_UART_Tx/U_TxD/CLK
    SLICE_X7Y63          FDCE                                         r  U_UART_Tx/U_TxD/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y63          FDCE (Setup_fdce_C_D)        0.029    15.095    U_UART_Tx/U_TxD/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_BR_Gen/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.332%)  route 2.444ns (71.668%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/Q
                         net (fo=2, routed)           1.021     6.596    U_UART_Tx/U_BR_Gen/counter_reg[13]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.299     6.895 r  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.425     7.320    U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.444 f  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.998     8.442    U_UART_Tx/U_BR_Gen/tick_next
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  U_UART_Tx/U_BR_Gen/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.566    U_UART_Tx/U_BR_Gen/counter_next[10]
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.517    14.858    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[10]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.029    15.150    U_UART_Tx/U_BR_Gen/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.994ns (28.916%)  route 2.444ns (71.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/Q
                         net (fo=2, routed)           1.021     6.596    U_UART_Tx/U_BR_Gen/counter_reg[13]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.299     6.895 r  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.425     7.320    U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.444 f  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.998     8.442    U_UART_Tx/U_BR_Gen/tick_next
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.152     8.594 r  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.594    U_UART_Tx/U_BR_Gen/counter_next[13]
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.517    14.858    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.075    15.196    U_UART_Tx/U_BR_Gen/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_TxD/tx_bit_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 1.061ns (32.754%)  route 2.178ns (67.246%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  U_UART_Tx/U_BR_Gen/tick_reg_reg/Q
                         net (fo=8, routed)           1.317     6.929    U_UART_Tx/U_TxD/w_br_tick
    SLICE_X5Y54          LUT5 (Prop_lut5_I3_O)        0.154     7.083 r  U_UART_Tx/U_TxD/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.457     7.541    U_UART_Tx/U_TxD/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.327     7.868 r  U_UART_Tx/U_TxD/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=2, routed)           0.404     8.272    U_UART_Tx/U_TxD/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I1_O)        0.124     8.396 r  U_UART_Tx/U_TxD/tx_bit_reg_i_2/O
                         net (fo=1, routed)           0.000     8.396    U_UART_Tx/U_TxD/tx_bit_reg_i_2_n_0
    SLICE_X5Y55          FDCE                                         r  U_UART_Tx/U_TxD/tx_bit_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.507    14.848    U_UART_Tx/U_TxD/CLK
    SLICE_X5Y55          FDCE                                         r  U_UART_Tx/U_TxD/tx_bit_reg_reg/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.029    15.021    U_UART_Tx/U_TxD/tx_bit_reg_reg
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_BR_Gen/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.966ns (29.541%)  route 2.304ns (70.459%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/Q
                         net (fo=2, routed)           1.021     6.596    U_UART_Tx/U_BR_Gen/counter_reg[13]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.299     6.895 r  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.425     7.320    U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.444 f  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.858     8.302    U_UART_Tx/U_BR_Gen/tick_next
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.124     8.426 r  U_UART_Tx/U_BR_Gen/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.426    U_UART_Tx/U_BR_Gen/counter_next[2]
    SLICE_X4Y42          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.516    14.857    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y42          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[2]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.029    15.124    U_UART_Tx/U_BR_Gen/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_BR_Gen/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.966ns (29.606%)  route 2.297ns (70.393%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/Q
                         net (fo=2, routed)           1.021     6.596    U_UART_Tx/U_BR_Gen/counter_reg[13]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.299     6.895 r  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.425     7.320    U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.444 f  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.851     8.295    U_UART_Tx/U_BR_Gen/tick_next
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.124     8.419 r  U_UART_Tx/U_BR_Gen/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.419    U_UART_Tx/U_BR_Gen/counter_next[1]
    SLICE_X4Y42          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.516    14.857    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y42          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[1]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.031    15.126    U_UART_Tx/U_BR_Gen/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_BR_Gen/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.994ns (30.139%)  route 2.304ns (69.861%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/Q
                         net (fo=2, routed)           1.021     6.596    U_UART_Tx/U_BR_Gen/counter_reg[13]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.299     6.895 r  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.425     7.320    U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.444 f  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.858     8.302    U_UART_Tx/U_BR_Gen/tick_next
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.152     8.454 r  U_UART_Tx/U_BR_Gen/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.454    U_UART_Tx/U_BR_Gen/counter_next[3]
    SLICE_X4Y42          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.516    14.857    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y42          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[3]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.075    15.170    U_UART_Tx/U_BR_Gen/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_BR_Gen/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.966ns (30.952%)  route 2.155ns (69.048%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/Q
                         net (fo=2, routed)           1.021     6.596    U_UART_Tx/U_BR_Gen/counter_reg[13]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.299     6.895 r  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.425     7.320    U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.444 f  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.709     8.153    U_UART_Tx/U_BR_Gen/tick_next
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     8.277 r  U_UART_Tx/U_BR_Gen/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.277    U_UART_Tx/U_BR_Gen/counter_next[4]
    SLICE_X4Y43          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.517    14.858    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y43          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[4]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.029    15.125    U_UART_Tx/U_BR_Gen/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_BR_Gen/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.966ns (31.024%)  route 2.148ns (68.976%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y45          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_UART_Tx/U_BR_Gen/counter_reg_reg[13]/Q
                         net (fo=2, routed)           1.021     6.596    U_UART_Tx/U_BR_Gen/counter_reg[13]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.299     6.895 r  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.425     7.320    U_UART_Tx/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     7.444 f  U_UART_Tx/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.702     8.146    U_UART_Tx/U_BR_Gen/tick_next
    SLICE_X4Y43          LUT2 (Prop_lut2_I0_O)        0.124     8.270 r  U_UART_Tx/U_BR_Gen/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.270    U_UART_Tx/U_BR_Gen/counter_next[7]
    SLICE_X4Y43          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.517    14.858    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y43          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.031    15.127    U_UART_Tx/U_BR_Gen/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 U_UART_Tx/U_BR_Gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Tx/U_BR_Gen/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 1.897ns (60.175%)  route 1.255ns (39.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.635     5.156    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y43          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_UART_Tx/U_BR_Gen/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.596     6.172    U_UART_Tx/U_BR_Gen/counter_reg[5]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.003 r  U_UART_Tx/U_BR_Gen/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    U_UART_Tx/U_BR_Gen/counter_next0_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.316 r  U_UART_Tx/U_BR_Gen/counter_next0_carry__1/O[3]
                         net (fo=1, routed)           0.659     7.975    U_UART_Tx/U_BR_Gen/data0[12]
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.334     8.309 r  U_UART_Tx/U_BR_Gen/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.309    U_UART_Tx/U_BR_Gen/counter_next[12]
    SLICE_X4Y44          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        1.517    14.858    U_UART_Tx/U_BR_Gen/CLK
    SLICE_X4Y44          FDCE                                         r  U_UART_Tx/U_BR_Gen/counter_reg_reg[12]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.075    15.171    U_UART_Tx/U_BR_Gen/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.559     1.442    U_Btn_Start/CLK
    SLICE_X13Y66         FDRE                                         r  U_Btn_Start/q_reg_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_Btn_Start/q_reg_reg[173]/Q
                         net (fo=2, routed)           0.087     1.670    U_Btn_Start/p_0_in[172]
    SLICE_X12Y66         FDRE                                         r  U_Btn_Start/q_reg_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.826     1.954    U_Btn_Start/CLK
    SLICE_X12Y66         FDRE                                         r  U_Btn_Start/q_reg_reg[172]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.085     1.540    U_Btn_Start/q_reg_reg[172]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[411]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.396%)  route 0.065ns (31.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.588     1.471    U_Btn_Start/CLK
    SLICE_X0Y66          FDRE                                         r  U_Btn_Start/q_reg_reg[411]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_Btn_Start/q_reg_reg[411]/Q
                         net (fo=2, routed)           0.065     1.677    U_Btn_Start/p_0_in[410]
    SLICE_X1Y66          FDRE                                         r  U_Btn_Start/q_reg_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.856     1.984    U_Btn_Start/CLK
    SLICE_X1Y66          FDRE                                         r  U_Btn_Start/q_reg_reg[410]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.047     1.531    U_Btn_Start/q_reg_reg[410]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.483%)  route 0.128ns (47.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.588     1.471    U_Btn_Start/CLK
    SLICE_X5Y62          FDRE                                         r  U_Btn_Start/q_reg_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_Btn_Start/q_reg_reg[141]/Q
                         net (fo=2, routed)           0.128     1.740    U_Btn_Start/p_0_in[140]
    SLICE_X2Y62          FDRE                                         r  U_Btn_Start/q_reg_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.859     1.987    U_Btn_Start/CLK
    SLICE_X2Y62          FDRE                                         r  U_Btn_Start/q_reg_reg[140]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.075     1.584    U_Btn_Start/q_reg_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.589     1.472    U_Btn_Start/CLK
    SLICE_X3Y65          FDRE                                         r  U_Btn_Start/q_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_Btn_Start/q_reg_reg[45]/Q
                         net (fo=2, routed)           0.124     1.737    U_Btn_Start/p_0_in[44]
    SLICE_X5Y65          FDRE                                         r  U_Btn_Start/q_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.855     1.983    U_Btn_Start/CLK
    SLICE_X5Y65          FDRE                                         r  U_Btn_Start/q_reg_reg[44]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.075     1.580    U_Btn_Start/q_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[712]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[711]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.589     1.472    U_Btn_Start/CLK
    SLICE_X5Y60          FDRE                                         r  U_Btn_Start/q_reg_reg[712]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_Btn_Start/q_reg_reg[712]/Q
                         net (fo=2, routed)           0.112     1.725    U_Btn_Start/p_0_in[711]
    SLICE_X5Y61          FDRE                                         r  U_Btn_Start/q_reg_reg[711]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.860     1.987    U_Btn_Start/CLK
    SLICE_X5Y61          FDRE                                         r  U_Btn_Start/q_reg_reg[711]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.076     1.564    U_Btn_Start/q_reg_reg[711]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[761]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[760]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.590     1.473    U_Btn_Start/CLK
    SLICE_X3Y62          FDRE                                         r  U_Btn_Start/q_reg_reg[761]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_Btn_Start/q_reg_reg[761]/Q
                         net (fo=2, routed)           0.129     1.743    U_Btn_Start/p_0_in[760]
    SLICE_X4Y62          FDRE                                         r  U_Btn_Start/q_reg_reg[760]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.858     1.985    U_Btn_Start/CLK
    SLICE_X4Y62          FDRE                                         r  U_Btn_Start/q_reg_reg[760]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.075     1.582    U_Btn_Start/q_reg_reg[760]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[943]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[942]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.725%)  route 0.126ns (47.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.560     1.443    U_Btn_Start/CLK
    SLICE_X11Y63         FDRE                                         r  U_Btn_Start/q_reg_reg[943]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U_Btn_Start/q_reg_reg[943]/Q
                         net (fo=2, routed)           0.126     1.711    U_Btn_Start/p_0_in[942]
    SLICE_X9Y63          FDRE                                         r  U_Btn_Start/q_reg_reg[942]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.828     1.956    U_Btn_Start/CLK
    SLICE_X9Y63          FDRE                                         r  U_Btn_Start/q_reg_reg[942]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.071     1.549    U_Btn_Start/q_reg_reg[942]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[938]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[937]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.587     1.470    U_Btn_Start/CLK
    SLICE_X7Y64          FDRE                                         r  U_Btn_Start/q_reg_reg[938]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  U_Btn_Start/q_reg_reg[938]/Q
                         net (fo=2, routed)           0.059     1.657    U_Btn_Start/p_0_in[937]
    SLICE_X6Y64          FDRE                                         r  U_Btn_Start/q_reg_reg[937]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.856     1.984    U_Btn_Start/CLK
    SLICE_X6Y64          FDRE                                         r  U_Btn_Start/q_reg_reg[937]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.007     1.490    U_Btn_Start/q_reg_reg[937]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.586     1.469    U_Btn_Start/CLK
    SLICE_X5Y66          FDRE                                         r  U_Btn_Start/q_reg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U_Btn_Start/q_reg_reg[107]/Q
                         net (fo=2, routed)           0.130     1.741    U_Btn_Start/p_0_in[106]
    SLICE_X0Y66          FDRE                                         r  U_Btn_Start/q_reg_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.856     1.984    U_Btn_Start/CLK
    SLICE_X0Y66          FDRE                                         r  U_Btn_Start/q_reg_reg[106]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.066     1.572    U_Btn_Start/q_reg_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_Btn_Start/q_reg_reg[635]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Start/q_reg_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.560     1.443    U_Btn_Start/CLK
    SLICE_X9Y63          FDRE                                         r  U_Btn_Start/q_reg_reg[635]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U_Btn_Start/q_reg_reg[635]/Q
                         net (fo=2, routed)           0.123     1.708    U_Btn_Start/p_0_in[634]
    SLICE_X10Y63         FDRE                                         r  U_Btn_Start/q_reg_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1022, routed)        0.828     1.956    U_Btn_Start/CLK
    SLICE_X10Y63         FDRE                                         r  U_Btn_Start/q_reg_reg[634]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X10Y63         FDRE (Hold_fdre_C_D)         0.060     1.538    U_Btn_Start/q_reg_reg[634]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y60   U_Btn_Start/q_reg_reg[147]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y60    U_Btn_Start/q_reg_reg[148]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y60    U_Btn_Start/q_reg_reg[149]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59    U_Btn_Start/q_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y60    U_Btn_Start/q_reg_reg[150]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58    U_Btn_Start/q_reg_reg[151]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y58   U_Btn_Start/q_reg_reg[152]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y61   U_Btn_Start/q_reg_reg[153]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y67    U_Btn_Start/q_reg_reg[154]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    U_Btn_Start/q_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y62    U_Btn_Start/q_reg_reg[155]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    U_Btn_Start/q_reg_reg[156]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y64    U_Btn_Start/q_reg_reg[157]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y64    U_Btn_Start/q_reg_reg[158]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y64    U_Btn_Start/q_reg_reg[159]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    U_Btn_Start/q_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    U_Btn_Start/q_reg_reg[366]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    U_Btn_Start/q_reg_reg[367]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y58    U_Btn_Start/q_reg_reg[378]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y60   U_Btn_Start/q_reg_reg[147]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60    U_Btn_Start/q_reg_reg[148]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60    U_Btn_Start/q_reg_reg[149]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60    U_Btn_Start/q_reg_reg[150]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    U_Btn_Start/q_reg_reg[151]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y58   U_Btn_Start/q_reg_reg[152]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y61   U_Btn_Start/q_reg_reg[153]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67    U_Btn_Start/q_reg_reg[154]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67    U_Btn_Start/q_reg_reg[163]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y60   U_Btn_Start/q_reg_reg[218]/C



