

================================================================
== Vivado HLS Report for 'pynq_filters_AddWeighted'
================================================================
* Date:           Thu Nov 28 03:42:44 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309122|  309122|  309122|  309122|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_3 [2/2] 0.00ns
._crit_edge10:9  call fastcc void @pynq_filters_arithm_pro.1(i10* %src1_data_stream_0_V_V, i10* %src1_data_stream_1_V_V, i10* %src1_data_stream_2_V_V, i10* %src2_data_stream_0_V_V, i10* %src2_data_stream_1_V_V, i10* %src2_data_stream_2_V_V, i10* %dst_data_stream_0_V_V, i10* %dst_data_stream_1_V_V, i10* %dst_data_stream_2_V_V)


 <State 2>: 0.00ns
ST_2: stg_4 [1/1] 0.00ns
._crit_edge10:0  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_5 [1/1] 0.00ns
._crit_edge10:1  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_6 [1/1] 0.00ns
._crit_edge10:2  call void (...)* @_ssdm_op_SpecInterface(i10* %dst_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_7 [1/1] 0.00ns
._crit_edge10:3  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_8 [1/1] 0.00ns
._crit_edge10:4  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_9 [1/1] 0.00ns
._crit_edge10:5  call void (...)* @_ssdm_op_SpecInterface(i10* %src2_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_10 [1/1] 0.00ns
._crit_edge10:6  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_11 [1/1] 0.00ns
._crit_edge10:7  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_12 [1/1] 0.00ns
._crit_edge10:8  call void (...)* @_ssdm_op_SpecInterface(i10* %src1_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_13 [1/2] 0.00ns
._crit_edge10:9  call fastcc void @pynq_filters_arithm_pro.1(i10* %src1_data_stream_0_V_V, i10* %src1_data_stream_1_V_V, i10* %src1_data_stream_2_V_V, i10* %src2_data_stream_0_V_V, i10* %src2_data_stream_1_V_V, i10* %src2_data_stream_2_V_V, i10* %dst_data_stream_0_V_V, i10* %dst_data_stream_1_V_V, i10* %dst_data_stream_2_V_V)

ST_2: stg_14 [1/1] 0.00ns
._crit_edge10:10  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
