<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps8_0_99M_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_rst_ps8_0_99M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xdma_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_xdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_ds_buf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xdma_1_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_xdma_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_1_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_ds_buf_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_util_ds_buf_0_synth_1"/>
	</Run>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_proc_sys_reset_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_axi_gpio_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_vector_logic_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_util_vector_logic_2_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_vector_logic_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_2_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_vector_logic_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_util_vector_logic_2_0_synth_1"/>
	</Run>
	<Run Id="design_1_ddr4_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_ddr4_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ddr4_1_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_ddr4_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ddr4_0_333M_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_rst_ddr4_0_333M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ddr4_1_333M_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_rst_ddr4_1_333M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_rst_ddr4_0_333M_0_synth_1"/>
	</Run>
	<Run Id="design_1_xdma_2_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_xdma_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_2_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_ds_buf_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_util_ds_buf_0_synth_1"/>
	</Run>
	<Run Id="design_1_util_vector_logic_4_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_vector_logic_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_util_ds_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vio_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_vio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vio_1_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_vio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_vio_2_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_vio_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_vio_1_0_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_2_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_2_3_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_axi_gpio_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_3_3_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_axi_gpio_3_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_4_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_xbar_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_2_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_proc_sys_reset_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_5_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_xbar_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_3_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_proc_sys_reset_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_df_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_us_df_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_2_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_2_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_3_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_cc_2_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_3_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_2_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_cc_4_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_4_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_data_fifo_47_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_s00_data_fifo_47_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_5_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_6_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_5_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_4_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="design_1_auto_cc_7_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_6_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_5_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_cc_8_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_cc_7_synth_1"/>
	</Run>
	<Run Id="design_1_auto_ds_7_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_ds_6_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_6_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_9_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_8_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_ds_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_7_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_us_df_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_us_df_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_df_2_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_us_df_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_df_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_8_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_pc_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_10_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_data_fifo_49_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_s00_data_fifo_49_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_11_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_11_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s01_data_fifo_28_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_s01_data_fifo_28_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_12_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_12_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_cc_df_0_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_us_cc_df_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_data_fifo_50_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_s00_data_fifo_50_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s00_data_fifo_49_synth_1"/>
	</Run>
	<Run Id="design_1_auto_cc_13_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_13_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_cc_11_synth_1"/>
	</Run>
	<Run Id="design_1_s01_data_fifo_29_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_s01_data_fifo_29_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_s01_data_fifo_28_synth_1"/>
	</Run>
	<Run Id="design_1_auto_cc_14_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_cc_14_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_cc_12_synth_1"/>
	</Run>
	<Run Id="design_1_auto_us_cc_df_1_synth_1" LaunchDir="C:/git/delilah-bd/ps.runs/design_1_auto_us_cc_df_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_cc_df_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

