-- generated by newgenasym Tue May 19 15:34:25 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity IS42S32800D_7TLI is
    port (    
	A0:        IN     STD_LOGIC;    
	A1:        IN     STD_LOGIC;    
	A10:       IN     STD_LOGIC;    
	A11:       IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	A3:        IN     STD_LOGIC;    
	A4:        IN     STD_LOGIC;    
	A5:        IN     STD_LOGIC;    
	A6:        IN     STD_LOGIC;    
	A7:        IN     STD_LOGIC;    
	A8:        IN     STD_LOGIC;    
	A9:        IN     STD_LOGIC;    
	BA0:       IN     STD_LOGIC;    
	BA1:       IN     STD_LOGIC;    
	\cas#\:    IN     STD_LOGIC;    
	CKE:       IN     STD_LOGIC;    
	CLK:       IN     STD_LOGIC;    
	\cs#\:     IN     STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC;    
	DQ1:       INOUT  STD_LOGIC;    
	DQ10:      INOUT  STD_LOGIC;    
	DQ11:      INOUT  STD_LOGIC;    
	DQ12:      INOUT  STD_LOGIC;    
	DQ13:      INOUT  STD_LOGIC;    
	DQ14:      INOUT  STD_LOGIC;    
	DQ15:      INOUT  STD_LOGIC;    
	DQ16:      INOUT  STD_LOGIC;    
	DQ17:      INOUT  STD_LOGIC;    
	DQ18:      INOUT  STD_LOGIC;    
	DQ19:      INOUT  STD_LOGIC;    
	DQ2:       INOUT  STD_LOGIC;    
	DQ20:      INOUT  STD_LOGIC;    
	DQ21:      INOUT  STD_LOGIC;    
	DQ22:      INOUT  STD_LOGIC;    
	DQ23:      INOUT  STD_LOGIC;    
	DQ24:      INOUT  STD_LOGIC;    
	DQ25:      INOUT  STD_LOGIC;    
	DQ26:      INOUT  STD_LOGIC;    
	DQ27:      INOUT  STD_LOGIC;    
	DQ28:      INOUT  STD_LOGIC;    
	DQ29:      INOUT  STD_LOGIC;    
	DQ3:       INOUT  STD_LOGIC;    
	DQ30:      INOUT  STD_LOGIC;    
	DQ31:      INOUT  STD_LOGIC;    
	DQ4:       INOUT  STD_LOGIC;    
	DQ5:       INOUT  STD_LOGIC;    
	DQ6:       INOUT  STD_LOGIC;    
	DQ7:       INOUT  STD_LOGIC;    
	DQ8:       INOUT  STD_LOGIC;    
	DQ9:       INOUT  STD_LOGIC;    
	DQM0:      IN     STD_LOGIC;    
	DQM1:      IN     STD_LOGIC;    
	DQM2:      IN     STD_LOGIC;    
	DQM3:      IN     STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	\ras#\:    IN     STD_LOGIC;    
	VDD1:      IN     STD_LOGIC;    
	VDD2:      IN     STD_LOGIC;    
	VDD3:      IN     STD_LOGIC;    
	VDD4:      IN     STD_LOGIC;    
	VDDQ1:     IN     STD_LOGIC;    
	VDDQ2:     IN     STD_LOGIC;    
	VDDQ3:     IN     STD_LOGIC;    
	VDDQ4:     IN     STD_LOGIC;    
	VDDQ5:     IN     STD_LOGIC;    
	VDDQ6:     IN     STD_LOGIC;    
	VDDQ7:     IN     STD_LOGIC;    
	VDDQ8:     IN     STD_LOGIC;    
	VSS1:      INOUT  STD_LOGIC;    
	VSS2:      IN     STD_LOGIC;    
	VSS3:      IN     STD_LOGIC;    
	VSS4:      IN     STD_LOGIC;    
	VSSQ1:     IN     STD_LOGIC;    
	VSSQ2:     IN     STD_LOGIC;    
	VSSQ3:     IN     STD_LOGIC;    
	VSSQ4:     IN     STD_LOGIC;    
	VSSQ5:     IN     STD_LOGIC;    
	VSSQ6:     IN     STD_LOGIC;    
	VSSQ7:     IN     STD_LOGIC;    
	VSSQ8:     IN     STD_LOGIC;    
	\we#\:     IN     STD_LOGIC);
end IS42S32800D_7TLI;
