

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Tue Dec  4 10:48:17 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FAST
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.252|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  141|  78893|  141|  78893|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  140|  78892| 14 ~ 326 |          -|          -| 10 ~ 242 |    no    |
        | + loop_width  |   11|    323|         2|          1|          1| 10 ~ 322 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1739|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     234|      90|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     156|
|Register         |        -|      -|     498|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      0|     732|    1985|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |FAST1_Core_mux_32pcA_U77  |FAST1_Core_mux_32pcA  |        0|      0|  39|  15|
    |FAST1_Core_mux_32pcA_U78  |FAST1_Core_mux_32pcA  |        0|      0|  39|  15|
    |FAST1_Core_mux_32pcA_U79  |FAST1_Core_mux_32pcA  |        0|      0|  39|  15|
    |FAST1_Core_mux_32pcA_U80  |FAST1_Core_mux_32pcA  |        0|      0|  39|  15|
    |FAST1_Core_mux_32pcA_U81  |FAST1_Core_mux_32pcA  |        0|      0|  39|  15|
    |FAST1_Core_mux_32pcA_U82  |FAST1_Core_mux_32pcA  |        0|      0|  39|  15|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      0| 234|  90|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_4_U  |FAST_t_opr_k_buf_eOg  |        1|  0|   0|   320|    8|     1|         2560|
    |k_buf_0_val_3_U  |FAST_t_opr_k_buf_eOg  |        1|  0|   0|   320|    8|     1|         2560|
    |k_buf_0_val_5_U  |FAST_t_opr_k_buf_eOg  |        1|  0|   0|   320|    8|     1|         2560|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|   960|   24|     3|         7680|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_636_p2               |     +    |      0|  0|  39|           2|          32|
    |i_V_fu_295_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_614_p2                     |     +    |      0|  0|  39|          32|           1|
    |p_assign_6_1_i_i_fu_408_p2        |     +    |      0|  0|  39|           3|          32|
    |p_assign_6_2_i_i_fu_471_p2        |     +    |      0|  0|  39|           3|          32|
    |tmp_236_i_i_fu_345_p2             |     +    |      0|  0|  39|           2|          32|
    |tmp_251_i_i_fu_272_p2             |     +    |      0|  0|  39|           2|          32|
    |tmp_37_i_i_fu_284_p2              |     +    |      0|  0|  39|           3|          32|
    |tmp_38_i_i_fu_260_p2              |     +    |      0|  0|  39|           2|          32|
    |col_assign_fu_740_p2              |     -    |      0|  0|  39|          32|          32|
    |p_assign_1_fu_675_p2              |     -    |      0|  0|  39|           1|          32|
    |p_assign_2_fu_694_p2              |     -    |      0|  0|  39|          32|          32|
    |p_assign_7_1_i_i_fu_447_p2        |     -    |      0|  0|  39|           2|          32|
    |p_assign_7_2_i_i_fu_510_p2        |     -    |      0|  0|  39|           2|          32|
    |p_assign_7_i_i_fu_384_p2          |     -    |      0|  0|  39|           1|          32|
    |p_assign_8_1_i_i_fu_466_p2        |     -    |      0|  0|  39|          32|          32|
    |p_assign_8_2_i_i_fu_529_p2        |     -    |      0|  0|  39|          32|          32|
    |p_assign_8_i_i_fu_403_p2          |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_1_i_i_fu_575_p2      |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_2_i_i_fu_600_p2      |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_i_i_fu_550_p2        |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_321                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_327                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_76                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op157_read_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op167_read_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op204_write_state4   |    and   |      0|  0|   2|           1|           1|
    |or_cond_i424_i_i_1_i_fu_433_p2    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i424_i_i_2_i_fu_496_p2    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i424_i_i_i_i_fu_370_p2    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_i_fu_754_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_i_i_fu_661_p2       |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_719_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond388_i_i_i_i_fu_609_p2     |   icmp   |      0|  0|  18|          32|          32|
    |exitcond389_i_i_i_i_fu_290_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp1_fu_630_p2                   |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_322_p2                    |   icmp   |      0|  0|  18|          31|           1|
    |tmp_213_1_i_i_fu_334_p2           |   icmp   |      0|  0|  18|          32|           1|
    |tmp_213_i_i_fu_328_p2             |   icmp   |      0|  0|  18|          32|           1|
    |tmp_233_i_i_fu_340_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_238_1_i_i_fu_428_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_238_2_i_i_fu_491_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_238_i_i_fu_365_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_248_1_i_i_fu_461_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_248_2_i_i_fu_524_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_248_i_i_fu_398_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_257_0_1_i_i_fu_936_p2         |   icmp   |      0|  0|  11|           8|           8|
    |tmp_257_0_2_i_i_fu_950_p2         |   icmp   |      0|  0|  11|           8|           8|
    |tmp_257_1_1_i_i_fu_978_p2         |   icmp   |      0|  0|  11|           8|           8|
    |tmp_257_1_2_i_i_fu_992_p2         |   icmp   |      0|  0|  11|           8|           8|
    |tmp_257_1_i_i_fu_964_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_257_2_1_i_i_fu_1020_p2        |   icmp   |      0|  0|  11|           8|           8|
    |tmp_257_2_2_i_i_fu_1034_p2        |   icmp   |      0|  0|  11|           8|           8|
    |tmp_257_2_i_i_fu_1006_p2          |   icmp   |      0|  0|  11|           8|           8|
    |tmp_28_i_i_fu_301_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_33_i_i_fu_656_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_35_i_i_fu_689_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_fu_745_p2             |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_713_p2                |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_788_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_806_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_824_p3       |  select  |      0|  0|   8|           1|           8|
    |dmask_data_stream_0_V_din         |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_699_p3              |  select  |      0|  0|  32|           1|          32|
    |p_p2_i425_i_i_1_i_i_fu_453_p3     |  select  |      0|  0|  32|           1|          32|
    |p_p2_i425_i_i_1_i_i_p_fu_559_p3   |  select  |      0|  0|  32|           1|          32|
    |p_p2_i425_i_i_2_i_i_fu_516_p3     |  select  |      0|  0|  32|           1|          32|
    |p_p2_i425_i_i_2_i_i_p_fu_584_p3   |  select  |      0|  0|  32|           1|          32|
    |p_p2_i425_i_i_i_i_fu_390_p3       |  select  |      0|  0|  32|           1|          32|
    |p_p2_i425_i_i_i_i_p_a_fu_534_p3   |  select  |      0|  0|  32|           1|          32|
    |p_p2_i_i_i_i_i_fu_681_p3          |  select  |      0|  0|  32|           1|          32|
    |src_kernel_win_0_va_10_fu_893_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_11_fu_911_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_9_fu_875_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_1_fu_956_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_2_fu_970_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_3_fu_984_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_4_fu_998_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_5_fu_1012_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_6_fu_1026_p3   |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_s_fu_942_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_725_p3                       |  select  |      0|  0|  32|           1|          32|
    |y_1_1_i_i_fu_567_p3               |  select  |      0|  0|  32|           1|          32|
    |y_1_2_i_i_fu_592_p3               |  select  |      0|  0|  32|           1|          32|
    |y_1_i_i_fu_542_p3                 |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_422_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_485_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_650_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_359_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp_162_not_i_i_fu_306_p2         |    xor   |      0|  0|   2|           1|           2|
    |tmp_33_i_i_not_fu_707_p2          |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1739|         967|        1589|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |cols_blk_n                   |   9|          2|    1|          2|
    |dmask_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |k_buf_0_val_4_d1             |  15|          3|    8|         24|
    |k_buf_0_val_5_d1             |  15|          3|    8|         24|
    |mask_data_stream_0_V_blk_n   |   9|          2|    1|          2|
    |p_neg393_i_i_loc_blk_n       |   9|          2|    1|          2|
    |rows_blk_n                   |   9|          2|    1|          2|
    |t_V_3_reg_249                |   9|          2|   32|         64|
    |t_V_reg_238                  |   9|          2|   32|         64|
    |tmp_27_loc_blk_n             |   9|          2|    1|          2|
    |tmp_loc_blk_n                |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 156|         33|   90|        199|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |brmerge_i_i_reg_1282            |   1|   0|    1|          0|
    |cols_read_reg_1176              |  32|   0|   32|          0|
    |exitcond388_i_i_i_i_reg_1269    |   1|   0|    1|          0|
    |i_V_reg_1220                    |  32|   0|   32|          0|
    |icmp_reg_1234                   |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1289     |   9|   0|    9|          0|
    |k_buf_0_val_4_addr_reg_1302     |   9|   0|    9|          0|
    |k_buf_0_val_5_addr_reg_1308     |   9|   0|    9|          0|
    |or_cond_i_i_i_i_i_reg_1278      |   1|   0|    1|          0|
    |or_cond_i_i_i_i_reg_1314        |   1|   0|    1|          0|
    |p_neg393_i_i_loc_read_reg_1192  |  32|   0|   32|          0|
    |right_border_buf_0_1_fu_110     |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_114     |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_118     |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_122     |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_126     |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_106     |   8|   0|    8|          0|
    |rows_read_reg_1164              |  32|   0|   32|          0|
    |src_kernel_win_0_va_1_fu_86     |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_90     |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_94     |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_98     |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_102    |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_82       |   8|   0|    8|          0|
    |t_V_3_reg_249                   |  32|   0|   32|          0|
    |t_V_reg_238                     |  32|   0|   32|          0|
    |tmp_162_not_i_i_reg_1229        |   1|   0|    1|          0|
    |tmp_18_reg_1254                 |   2|   0|    2|          0|
    |tmp_19_reg_1259                 |   2|   0|    2|          0|
    |tmp_20_reg_1264                 |   2|   0|    2|          0|
    |tmp_213_1_i_i_reg_1243          |   1|   0|    1|          0|
    |tmp_213_i_i_reg_1239            |   1|   0|    1|          0|
    |tmp_233_i_i_reg_1247            |   1|   0|    1|          0|
    |tmp_24_reg_1295                 |   2|   0|    2|          0|
    |tmp_251_i_i_reg_1204            |  31|   0|   32|          1|
    |tmp_27_loc_read_reg_1182        |  32|   0|   32|          0|
    |tmp_28_i_i_reg_1225             |   1|   0|    1|          0|
    |tmp_37_i_i_reg_1211             |  31|   0|   32|          1|
    |tmp_38_i_i_reg_1199             |  32|   0|   32|          0|
    |tmp_loc_read_reg_1187           |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 498|   0|  500|          2|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |  Loop_loop_height_pro | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |  Loop_loop_height_pro | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |  Loop_loop_height_pro | return value |
|ap_done                       | out |    1| ap_ctrl_hs |  Loop_loop_height_pro | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |  Loop_loop_height_pro | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |  Loop_loop_height_pro | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |  Loop_loop_height_pro | return value |
|tmp_27_loc_dout               |  in |   32|   ap_fifo  |       tmp_27_loc      |    pointer   |
|tmp_27_loc_empty_n            |  in |    1|   ap_fifo  |       tmp_27_loc      |    pointer   |
|tmp_27_loc_read               | out |    1|   ap_fifo  |       tmp_27_loc      |    pointer   |
|tmp_loc_dout                  |  in |   32|   ap_fifo  |        tmp_loc        |    pointer   |
|tmp_loc_empty_n               |  in |    1|   ap_fifo  |        tmp_loc        |    pointer   |
|tmp_loc_read                  | out |    1|   ap_fifo  |        tmp_loc        |    pointer   |
|rows_dout                     |  in |   32|   ap_fifo  |          rows         |    pointer   |
|rows_empty_n                  |  in |    1|   ap_fifo  |          rows         |    pointer   |
|rows_read                     | out |    1|   ap_fifo  |          rows         |    pointer   |
|p_neg393_i_i_loc_dout         |  in |   32|   ap_fifo  |    p_neg393_i_i_loc   |    pointer   |
|p_neg393_i_i_loc_empty_n      |  in |    1|   ap_fifo  |    p_neg393_i_i_loc   |    pointer   |
|p_neg393_i_i_loc_read         | out |    1|   ap_fifo  |    p_neg393_i_i_loc   |    pointer   |
|cols_dout                     |  in |   32|   ap_fifo  |          cols         |    pointer   |
|cols_empty_n                  |  in |    1|   ap_fifo  |          cols         |    pointer   |
|cols_read                     | out |    1|   ap_fifo  |          cols         |    pointer   |
|mask_data_stream_0_V_dout     |  in |    8|   ap_fifo  |  mask_data_stream_0_V |    pointer   |
|mask_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |  mask_data_stream_0_V |    pointer   |
|mask_data_stream_0_V_read     | out |    1|   ap_fifo  |  mask_data_stream_0_V |    pointer   |
|dmask_data_stream_0_V_din     | out |    8|   ap_fifo  | dmask_data_stream_0_V |    pointer   |
|dmask_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | dmask_data_stream_0_V |    pointer   |
|dmask_data_stream_0_V_write   | out |    1|   ap_fifo  | dmask_data_stream_0_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i_i_i_i)
3 --> 
	4  / true
4 --> 
	5  / (exitcond388_i_i_i_i)
	3  / (!exitcond388_i_i_i_i)
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 6 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 12 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dmask_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mask_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.99ns)   --->   "%k_buf_0_val_4 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 20 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 21 [1/1] (1.99ns)   --->   "%k_buf_0_val_3 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 21 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 22 [1/1] (1.99ns)   --->   "%k_buf_0_val_5 = alloca [320 x i8], align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 22 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_27_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_neg393_i_i_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 28 'read' 'rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 29 'read' 'cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 30 [1/1] (2.26ns)   --->   "%tmp_27_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp_27_loc)"   --->   Operation 30 'read' 'tmp_27_loc_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (2.26ns)   --->   "%tmp_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp_loc)"   --->   Operation 31 'read' 'tmp_loc_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (2.26ns)   --->   "%p_neg393_i_i_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_neg393_i_i_loc)"   --->   Operation 32 'read' 'p_neg393_i_i_loc_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 33 [1/1] (1.57ns)   --->   "%tmp_38_i_i = add i32 3, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 33 'add' 'tmp_38_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_251_i_i)   --->   "%tmp = shl i32 %rows_read, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 34 'shl' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_251_i_i = add i32 2, %tmp" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 35 'add' 'tmp_251_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_i_i)   --->   "%tmp_9 = shl i32 %cols_read, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 36 'shl' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_37_i_i = add i32 -2, %tmp_9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 37 'add' 'tmp_37_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "br label %0"   --->   Operation 38 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %1 ]"   --->   Operation 39 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.31ns)   --->   "%exitcond389_i_i_i_i = icmp eq i32 %t_V, %tmp_27_loc_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 40 'icmp' 'exitcond389_i_i_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 242, i64 0)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 42 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i_i_i_i, label %.exit, label %3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 44 'specloopname' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_47_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 45 'specregionbegin' 'tmp_47_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.31ns)   --->   "%tmp_28_i_i = icmp ult i32 %t_V, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 46 'icmp' 'tmp_28_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%tmp_162_not_i_i = xor i1 %tmp_28_i_i, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 47 'xor' 'tmp_162_not_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 48 'partselect' 'tmp_11' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%icmp = icmp ne i31 %tmp_11, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 49 'icmp' 'icmp' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.31ns)   --->   "%tmp_213_i_i = icmp eq i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 50 'icmp' 'tmp_213_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.31ns)   --->   "%tmp_213_1_i_i = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 51 'icmp' 'tmp_213_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.31ns)   --->   "%tmp_233_i_i = icmp ugt i32 %t_V, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 52 'icmp' 'tmp_233_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.57ns)   --->   "%tmp_236_i_i = add i32 -1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 53 'add' 'tmp_236_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_1_i_i)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_236_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 54 'bitselect' 'tmp_12' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_1_i_i)   --->   "%rev = xor i1 %tmp_12, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 55 'xor' 'rev' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.31ns)   --->   "%tmp_238_i_i = icmp slt i32 %tmp_236_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 56 'icmp' 'tmp_238_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node y_1_i_i)   --->   "%or_cond_i424_i_i_i_i = and i1 %tmp_238_i_i, %rev" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 57 'and' 'or_cond_i424_i_i_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_236_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 58 'bitselect' 'tmp_13' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.57ns)   --->   "%p_assign_7_i_i = sub i32 1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 59 'sub' 'p_assign_7_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.45ns)   --->   "%p_p2_i425_i_i_i_i = select i1 %tmp_13, i32 %p_assign_7_i_i, i32 %tmp_236_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 60 'select' 'p_p2_i425_i_i_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.31ns)   --->   "%tmp_248_i_i = icmp slt i32 %p_p2_i425_i_i_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 61 'icmp' 'tmp_248_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.57ns)   --->   "%p_assign_8_i_i = sub i32 %tmp_251_i_i, %p_p2_i425_i_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 62 'sub' 'p_assign_8_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.57ns)   --->   "%p_assign_6_1_i_i = add i32 -2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 63 'add' 'p_assign_6_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_1_1_i_i)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_1_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 64 'bitselect' 'tmp_14' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_1_1_i_i)   --->   "%rev1 = xor i1 %tmp_14, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 65 'xor' 'rev1' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.31ns)   --->   "%tmp_238_1_i_i = icmp slt i32 %p_assign_6_1_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 66 'icmp' 'tmp_238_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node y_1_1_i_i)   --->   "%or_cond_i424_i_i_1_i = and i1 %tmp_238_1_i_i, %rev1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 67 'and' 'or_cond_i424_i_i_1_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_1_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 68 'bitselect' 'tmp_15' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.57ns)   --->   "%p_assign_7_1_i_i = sub i32 2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 69 'sub' 'p_assign_7_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.45ns)   --->   "%p_p2_i425_i_i_1_i_i = select i1 %tmp_15, i32 %p_assign_7_1_i_i, i32 %p_assign_6_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 70 'select' 'p_p2_i425_i_i_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.31ns)   --->   "%tmp_248_1_i_i = icmp slt i32 %p_p2_i425_i_i_1_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 71 'icmp' 'tmp_248_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.57ns)   --->   "%p_assign_8_1_i_i = sub i32 %tmp_251_i_i, %p_p2_i425_i_i_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 72 'sub' 'p_assign_8_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.57ns)   --->   "%p_assign_6_2_i_i = add i32 -3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 73 'add' 'p_assign_6_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node y_1_2_i_i)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 74 'bitselect' 'tmp_16' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_1_2_i_i)   --->   "%rev2 = xor i1 %tmp_16, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 75 'xor' 'rev2' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.31ns)   --->   "%tmp_238_2_i_i = icmp slt i32 %p_assign_6_2_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 76 'icmp' 'tmp_238_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_1_2_i_i)   --->   "%or_cond_i424_i_i_2_i = and i1 %tmp_238_2_i_i, %rev2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 77 'and' 'or_cond_i424_i_i_2_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2_i_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 78 'bitselect' 'tmp_17' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.57ns)   --->   "%p_assign_7_2_i_i = sub i32 3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 79 'sub' 'p_assign_7_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.45ns)   --->   "%p_p2_i425_i_i_2_i_i = select i1 %tmp_17, i32 %p_assign_7_2_i_i, i32 %p_assign_6_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 80 'select' 'p_p2_i425_i_i_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.31ns)   --->   "%tmp_248_2_i_i = icmp slt i32 %p_p2_i425_i_i_2_i_i, %rows_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 81 'icmp' 'tmp_248_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.57ns)   --->   "%p_assign_8_2_i_i = sub i32 %tmp_251_i_i, %p_p2_i425_i_i_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 82 'sub' 'p_assign_8_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y_1_i_i)   --->   "%p_p2_i425_i_i_i_i_p_a = select i1 %tmp_248_i_i, i32 %p_p2_i425_i_i_i_i, i32 %p_assign_8_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 83 'select' 'p_p2_i425_i_i_i_i_p_a' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1_i_i = select i1 %or_cond_i424_i_i_i_i, i32 %tmp_236_i_i, i32 %p_p2_i425_i_i_i_i_p_a" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 84 'select' 'y_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_i_i = sub i32 %p_neg393_i_i_loc_read, %y_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 85 'sub' 'row_assign_7_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i32 %row_assign_7_i_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 86 'trunc' 'tmp_18' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_1_1_i_i)   --->   "%p_p2_i425_i_i_1_i_i_p = select i1 %tmp_248_1_i_i, i32 %p_p2_i425_i_i_1_i_i, i32 %p_assign_8_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 87 'select' 'p_p2_i425_i_i_1_i_i_p' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1_1_i_i = select i1 %or_cond_i424_i_i_1_i, i32 %p_assign_6_1_i_i, i32 %p_p2_i425_i_i_1_i_i_p" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 88 'select' 'y_1_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_1_i_i = sub i32 %p_neg393_i_i_loc_read, %y_1_1_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 89 'sub' 'row_assign_7_1_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %row_assign_7_1_i_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 90 'trunc' 'tmp_19' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_1_2_i_i)   --->   "%p_p2_i425_i_i_2_i_i_p = select i1 %tmp_248_2_i_i, i32 %p_p2_i425_i_i_2_i_i, i32 %p_assign_8_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 91 'select' 'p_p2_i425_i_i_2_i_i_p' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_1_2_i_i = select i1 %or_cond_i424_i_i_2_i, i32 %p_assign_6_2_i_i, i32 %p_p2_i425_i_i_2_i_i_p" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 92 'select' 'y_1_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_2_i_i = sub i32 %p_neg393_i_i_loc_read, %y_1_2_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 93 'sub' 'row_assign_7_2_i_i' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %row_assign_7_2_i_i to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 94 'trunc' 'tmp_20' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 95 'br' <Predicate = (!exitcond389_i_i_i_i)> <Delay = 0.97>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 96 'ret' <Predicate = (exitcond389_i_i_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.26>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %3 ], [ %j_V, %._crit_edge413.i.i.i.i ]"   --->   Operation 97 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.31ns)   --->   "%exitcond388_i_i_i_i = icmp eq i32 %t_V_3, %tmp_loc_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 98 'icmp' 'exitcond388_i_i_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_3, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 99 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_21 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_3, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 100 'partselect' 'tmp_21' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.30ns)   --->   "%icmp1 = icmp ne i31 %tmp_21, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 101 'icmp' 'icmp1' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.57ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 102 'add' 'ImagLoc_x' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 103 'bitselect' 'tmp_22' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i_i_i)   --->   "%rev3 = xor i1 %tmp_22, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 104 'xor' 'rev3' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.31ns)   --->   "%tmp_33_i_i = icmp slt i32 %ImagLoc_x, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 105 'icmp' 'tmp_33_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i_i_i_i_i = and i1 %tmp_33_i_i, %rev3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 106 'and' 'or_cond_i_i_i_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 107 'bitselect' 'tmp_23' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.57ns)   --->   "%p_assign_1 = sub i32 1, %t_V_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 108 'sub' 'p_assign_1' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.45ns)   --->   "%p_p2_i_i_i_i_i = select i1 %tmp_23, i32 %p_assign_1, i32 %ImagLoc_x" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 109 'select' 'p_p2_i_i_i_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.31ns)   --->   "%tmp_35_i_i = icmp slt i32 %p_p2_i_i_i_i_i, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 110 'icmp' 'tmp_35_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.57ns)   --->   "%p_assign_2 = sub i32 %tmp_37_i_i, %p_p2_i_i_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 111 'sub' 'p_assign_2' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i_i_i_i, i32 %ImagLoc_x, i32 %p_assign_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 112 'select' 'p_assign_3' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_33_i_i_not = xor i1 %tmp_33_i_i, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 113 'xor' 'tmp_33_i_i_not' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_22, %tmp_33_i_i_not" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 114 'or' 'sel_tmp7' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_35_i_i, %sel_tmp7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 115 'and' 'sel_tmp8' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.45ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i32 %p_p2_i_i_i_i_i, i32 %p_assign_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 116 'select' 'x' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_49_i_i = zext i32 %x to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 117 'zext' 'tmp_49_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.57ns)   --->   "%col_assign = sub i32 %tmp_38_i_i, %x" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 118 'sub' 'col_assign' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.46ns)   --->   "%brmerge_i_i = or i1 %tmp_33_i_i, %tmp_162_not_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 119 'or' 'brmerge_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [320 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_49_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 120 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (1.99ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 121 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %col_assign to i2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 122 'trunc' 'tmp_24' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [320 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_49_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 123 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.99ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 124 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [320 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_49_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 125 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 126 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i_i_i, label %5, label %._crit_edge406.i.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 127 'br' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit423.i.i.0.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 128 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_213_i_i, label %"operator().exit466.i.i.0.i.i", label %._crit_edge408.i.i.0.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 129 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %tmp_213_1_i_i, label %"operator().exit466.i.i.1.i.i", label %._crit_edge408.i.i.1.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 130 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_213_i_i, label %"operator().exit466.i.i.2.i.i", label %._crit_edge408.i.i.2.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 131 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i.i.i.i_ifconv"   --->   Operation 132 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_28_i_i, label %.preheader390.i.i.preheader.0.i.i, label %._crit_edge406.i.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 133 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.46ns)   --->   "%or_cond_i_i_i_i = and i1 %icmp, %icmp1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 134 'and' 'or_cond_i_i_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i_i, label %._crit_edge.i472.i.i.0.0.i.i, label %._crit_edge413.i.i.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 135 'br' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 15.2>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_1"   --->   Operation 136 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_5"   --->   Operation 137 'load' 'right_border_buf_0_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 322, i64 0)"   --->   Operation 138 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i_i_i_i, label %1, label %.critedge.i.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_s"   --->   Operation 140 'load' 'right_border_buf_0_8' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2"   --->   Operation 141 'load' 'right_border_buf_0_9' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3"   --->   Operation 142 'load' 'right_border_buf_0_10' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4"   --->   Operation 143 'load' 'right_border_buf_0_11' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 144 'specloopname' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_48_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 145 'specregionbegin' 'tmp_48_i_i' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str38) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 147 'specloopname' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 148 [1/2] (1.99ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 148 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 149 [1/1] (0.88ns)   --->   "%tmp_s = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %tmp_24)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 149 'mux' 'tmp_s' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.35ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge_i_i, i8 %k_buf_0_val_3_load, i8 %tmp_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 150 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/2] (1.99ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 151 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 152 [1/1] (0.88ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_9, i8 undef, i2 %tmp_24)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 152 'mux' 'tmp_1' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.35ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge_i_i, i8 %k_buf_0_val_4_load, i8 %tmp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 153 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/2] (1.99ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 154 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 155 [1/1] (0.88ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_8, i8 undef, i2 %tmp_24)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 155 'mux' 'tmp_2' <Predicate = (!exitcond388_i_i_i_i & !brmerge_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.35ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge_i_i, i8 %k_buf_0_val_5_load, i8 %tmp_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 156 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (2.26ns)   --->   "%tmp_27 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %mask_data_stream_0_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 157 'read' 'tmp_27' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 158 [1/1] (1.99ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 158 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.0.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 159 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_i_i)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.99ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 160 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_1_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.1.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 161 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_1_i_i)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (1.99ns)   --->   "store i8 %tmp_27, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 162 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.i.2.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 163 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & !icmp & tmp_213_i_i)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 164 'load' 'right_border_buf_0_12' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 165 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 166 [1/1] (1.99ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 166 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 167 [1/1] (2.26ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %mask_data_stream_0_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 167 'read' 'tmp_26' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 168 [1/1] (1.99ns)   --->   "store i8 %tmp_26, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 168 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 169 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 170 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 171 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_7, i8* %right_border_buf_0_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 172 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 173 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 174 'store' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i.i.i.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 175 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i_i & icmp & tmp_28_i_i)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.88ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_18)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 176 'mux' 'tmp_3' <Predicate = (!exitcond388_i_i_i_i & tmp_233_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_9 = select i1 %tmp_233_i_i, i8 %tmp_3, i8 %col_buf_0_val_0_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 177 'select' 'src_kernel_win_0_va_9' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.88ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_19)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 178 'mux' 'tmp_4' <Predicate = (!exitcond388_i_i_i_i & tmp_233_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_10 = select i1 %tmp_233_i_i, i8 %tmp_4, i8 %col_buf_0_val_1_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 179 'select' 'src_kernel_win_0_va_10' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.88ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_20)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 180 'mux' 'tmp_5' <Predicate = (!exitcond388_i_i_i_i & tmp_233_i_i)> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.35ns)   --->   "%src_kernel_win_0_va_11 = select i1 %tmp_233_i_i, i8 %tmp_5, i8 %col_buf_0_val_2_0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 181 'select' 'src_kernel_win_0_va_11' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 182 'load' 'src_kernel_win_0_va_12' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 183 'load' 'src_kernel_win_0_va_13' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 184 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 185 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 186 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 187 'load' 'src_kernel_win_0_va_17' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.98ns)   --->   "%tmp_257_0_1_i_i = icmp ugt i8 %src_kernel_win_0_va_16, %src_kernel_win_0_va_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 188 'icmp' 'tmp_257_0_1_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_s = select i1 %tmp_257_0_1_i_i, i8 %src_kernel_win_0_va_16, i8 %src_kernel_win_0_va_17" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 189 'select' 'temp_0_i_i_i_059_i_s' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.98ns)   --->   "%tmp_257_0_2_i_i = icmp ugt i8 %src_kernel_win_0_va_11, %temp_0_i_i_i_059_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 190 'icmp' 'tmp_257_0_2_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_1 = select i1 %tmp_257_0_2_i_i, i8 %src_kernel_win_0_va_11, i8 %temp_0_i_i_i_059_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 191 'select' 'temp_0_i_i_i_059_i_1' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.98ns)   --->   "%tmp_257_1_i_i = icmp ugt i8 %src_kernel_win_0_va_15, %temp_0_i_i_i_059_i_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 192 'icmp' 'tmp_257_1_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_2 = select i1 %tmp_257_1_i_i, i8 %src_kernel_win_0_va_15, i8 %temp_0_i_i_i_059_i_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 193 'select' 'temp_0_i_i_i_059_i_2' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.98ns)   --->   "%tmp_257_1_1_i_i = icmp ugt i8 %src_kernel_win_0_va_14, %temp_0_i_i_i_059_i_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 194 'icmp' 'tmp_257_1_1_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_3 = select i1 %tmp_257_1_1_i_i, i8 %src_kernel_win_0_va_14, i8 %temp_0_i_i_i_059_i_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 195 'select' 'temp_0_i_i_i_059_i_3' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.98ns)   --->   "%tmp_257_1_2_i_i = icmp ugt i8 %src_kernel_win_0_va_10, %temp_0_i_i_i_059_i_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 196 'icmp' 'tmp_257_1_2_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_4 = select i1 %tmp_257_1_2_i_i, i8 %src_kernel_win_0_va_10, i8 %temp_0_i_i_i_059_i_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 197 'select' 'temp_0_i_i_i_059_i_4' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.98ns)   --->   "%tmp_257_2_i_i = icmp ugt i8 %src_kernel_win_0_va_13, %temp_0_i_i_i_059_i_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 198 'icmp' 'tmp_257_2_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_5 = select i1 %tmp_257_2_i_i, i8 %src_kernel_win_0_va_13, i8 %temp_0_i_i_i_059_i_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 199 'select' 'temp_0_i_i_i_059_i_5' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.98ns)   --->   "%tmp_257_2_1_i_i = icmp ugt i8 %src_kernel_win_0_va_12, %temp_0_i_i_i_059_i_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 200 'icmp' 'tmp_257_2_1_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.35ns)   --->   "%temp_0_i_i_i_059_i_6 = select i1 %tmp_257_2_1_i_i, i8 %src_kernel_win_0_va_12, i8 %temp_0_i_i_i_059_i_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 201 'select' 'temp_0_i_i_i_059_i_6' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.98ns)   --->   "%tmp_257_2_2_i_i = icmp ugt i8 %src_kernel_win_0_va_9, %temp_0_i_i_i_059_i_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 202 'icmp' 'tmp_257_2_2_i_i' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.35ns)   --->   "%tmp_6 = select i1 %tmp_257_2_2_i_i, i8 %src_kernel_win_0_va_9, i8 %temp_0_i_i_i_059_i_6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:186->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 203 'select' 'tmp_6' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dmask_data_stream_0_V, i8 %tmp_6)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 204 'write' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i.i.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 205 'br' <Predicate = (!exitcond388_i_i_i_i & or_cond_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 206 'load' 'src_kernel_win_0_va_6' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 207 'load' 'src_kernel_win_0_va_7' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_8 = load i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 208 'load' 'src_kernel_win_0_va_8' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_48_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 209 'specregionend' 'empty_44' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 210 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_11, i8* %src_kernel_win_0_va_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 211 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 212 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_10, i8* %src_kernel_win_0_va_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 213 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 214 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_9, i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 215 'store' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 216 'br' <Predicate = (!exitcond388_i_i_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_47_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 217 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1182->image_core.cpp:34]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_27_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_neg393_i_i_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mask_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dmask_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 001111]
src_kernel_win_0_va_1  (alloca           ) [ 001111]
src_kernel_win_0_va_2  (alloca           ) [ 001111]
src_kernel_win_0_va_3  (alloca           ) [ 001111]
src_kernel_win_0_va_4  (alloca           ) [ 001111]
src_kernel_win_0_va_5  (alloca           ) [ 001111]
right_border_buf_0_s   (alloca           ) [ 001111]
right_border_buf_0_1   (alloca           ) [ 001111]
right_border_buf_0_2   (alloca           ) [ 001111]
right_border_buf_0_3   (alloca           ) [ 001111]
right_border_buf_0_4   (alloca           ) [ 001111]
right_border_buf_0_5   (alloca           ) [ 001111]
StgValue_18            (specinterface    ) [ 000000]
StgValue_19            (specinterface    ) [ 000000]
k_buf_0_val_4          (alloca           ) [ 001111]
k_buf_0_val_3          (alloca           ) [ 001111]
k_buf_0_val_5          (alloca           ) [ 001111]
StgValue_23            (specinterface    ) [ 000000]
StgValue_24            (specinterface    ) [ 000000]
StgValue_25            (specinterface    ) [ 000000]
StgValue_26            (specinterface    ) [ 000000]
StgValue_27            (specinterface    ) [ 000000]
rows_read              (read             ) [ 001111]
cols_read              (read             ) [ 001111]
tmp_27_loc_read        (read             ) [ 001111]
tmp_loc_read           (read             ) [ 001111]
p_neg393_i_i_loc_read  (read             ) [ 001111]
tmp_38_i_i             (add              ) [ 001111]
tmp                    (shl              ) [ 000000]
tmp_251_i_i            (add              ) [ 001111]
tmp_9                  (shl              ) [ 000000]
tmp_37_i_i             (add              ) [ 001111]
StgValue_38            (br               ) [ 011111]
t_V                    (phi              ) [ 001000]
exitcond389_i_i_i_i    (icmp             ) [ 001111]
StgValue_41            (speclooptripcount) [ 000000]
i_V                    (add              ) [ 011111]
StgValue_43            (br               ) [ 000000]
StgValue_44            (specloopname     ) [ 000000]
tmp_47_i_i             (specregionbegin  ) [ 000111]
tmp_28_i_i             (icmp             ) [ 000110]
tmp_162_not_i_i        (xor              ) [ 000110]
tmp_11                 (partselect       ) [ 000000]
icmp                   (icmp             ) [ 000110]
tmp_213_i_i            (icmp             ) [ 000110]
tmp_213_1_i_i          (icmp             ) [ 000110]
tmp_233_i_i            (icmp             ) [ 000110]
tmp_236_i_i            (add              ) [ 000000]
tmp_12                 (bitselect        ) [ 000000]
rev                    (xor              ) [ 000000]
tmp_238_i_i            (icmp             ) [ 000000]
or_cond_i424_i_i_i_i   (and              ) [ 000000]
tmp_13                 (bitselect        ) [ 000000]
p_assign_7_i_i         (sub              ) [ 000000]
p_p2_i425_i_i_i_i      (select           ) [ 000000]
tmp_248_i_i            (icmp             ) [ 000000]
p_assign_8_i_i         (sub              ) [ 000000]
p_assign_6_1_i_i       (add              ) [ 000000]
tmp_14                 (bitselect        ) [ 000000]
rev1                   (xor              ) [ 000000]
tmp_238_1_i_i          (icmp             ) [ 000000]
or_cond_i424_i_i_1_i   (and              ) [ 000000]
tmp_15                 (bitselect        ) [ 000000]
p_assign_7_1_i_i       (sub              ) [ 000000]
p_p2_i425_i_i_1_i_i    (select           ) [ 000000]
tmp_248_1_i_i          (icmp             ) [ 000000]
p_assign_8_1_i_i       (sub              ) [ 000000]
p_assign_6_2_i_i       (add              ) [ 000000]
tmp_16                 (bitselect        ) [ 000000]
rev2                   (xor              ) [ 000000]
tmp_238_2_i_i          (icmp             ) [ 000000]
or_cond_i424_i_i_2_i   (and              ) [ 000000]
tmp_17                 (bitselect        ) [ 000000]
p_assign_7_2_i_i       (sub              ) [ 000000]
p_p2_i425_i_i_2_i_i    (select           ) [ 000000]
tmp_248_2_i_i          (icmp             ) [ 000000]
p_assign_8_2_i_i       (sub              ) [ 000000]
p_p2_i425_i_i_i_i_p_a  (select           ) [ 000000]
y_1_i_i                (select           ) [ 000000]
row_assign_7_i_i       (sub              ) [ 000000]
tmp_18                 (trunc            ) [ 000110]
p_p2_i425_i_i_1_i_i_p  (select           ) [ 000000]
y_1_1_i_i              (select           ) [ 000000]
row_assign_7_1_i_i     (sub              ) [ 000000]
tmp_19                 (trunc            ) [ 000110]
p_p2_i425_i_i_2_i_i_p  (select           ) [ 000000]
y_1_2_i_i              (select           ) [ 000000]
row_assign_7_2_i_i     (sub              ) [ 000000]
tmp_20                 (trunc            ) [ 000110]
StgValue_95            (br               ) [ 001111]
StgValue_96            (ret              ) [ 000000]
t_V_3                  (phi              ) [ 000100]
exitcond388_i_i_i_i    (icmp             ) [ 001111]
j_V                    (add              ) [ 001111]
tmp_21                 (partselect       ) [ 000000]
icmp1                  (icmp             ) [ 000000]
ImagLoc_x              (add              ) [ 000000]
tmp_22                 (bitselect        ) [ 000000]
rev3                   (xor              ) [ 000000]
tmp_33_i_i             (icmp             ) [ 000000]
or_cond_i_i_i_i_i      (and              ) [ 001111]
tmp_23                 (bitselect        ) [ 000000]
p_assign_1             (sub              ) [ 000000]
p_p2_i_i_i_i_i         (select           ) [ 000000]
tmp_35_i_i             (icmp             ) [ 000000]
p_assign_2             (sub              ) [ 000000]
p_assign_3             (select           ) [ 000000]
tmp_33_i_i_not         (xor              ) [ 000000]
sel_tmp7               (or               ) [ 000000]
sel_tmp8               (and              ) [ 000000]
x                      (select           ) [ 000000]
tmp_49_i_i             (zext             ) [ 000000]
col_assign             (sub              ) [ 000000]
brmerge_i_i            (or               ) [ 000110]
k_buf_0_val_3_addr     (getelementptr    ) [ 000110]
tmp_24                 (trunc            ) [ 000110]
k_buf_0_val_4_addr     (getelementptr    ) [ 000110]
k_buf_0_val_5_addr     (getelementptr    ) [ 000110]
StgValue_127           (br               ) [ 000000]
StgValue_128           (br               ) [ 000000]
StgValue_129           (br               ) [ 000000]
StgValue_130           (br               ) [ 000000]
StgValue_131           (br               ) [ 000000]
StgValue_132           (br               ) [ 000000]
StgValue_133           (br               ) [ 000000]
or_cond_i_i_i_i        (and              ) [ 000110]
StgValue_135           (br               ) [ 000000]
right_border_buf_0_6   (load             ) [ 000000]
right_border_buf_0_7   (load             ) [ 000000]
StgValue_138           (speclooptripcount) [ 000000]
StgValue_139           (br               ) [ 000000]
right_border_buf_0_8   (load             ) [ 000000]
right_border_buf_0_9   (load             ) [ 000000]
right_border_buf_0_10  (load             ) [ 000000]
right_border_buf_0_11  (load             ) [ 000000]
StgValue_144           (specloopname     ) [ 000000]
tmp_48_i_i             (specregionbegin  ) [ 000000]
StgValue_146           (specpipeline     ) [ 000000]
StgValue_147           (specloopname     ) [ 000000]
k_buf_0_val_3_load     (load             ) [ 000000]
tmp_s                  (mux              ) [ 000000]
col_buf_0_val_0_0      (select           ) [ 000000]
k_buf_0_val_4_load     (load             ) [ 000000]
tmp_1                  (mux              ) [ 000000]
col_buf_0_val_1_0      (select           ) [ 000000]
k_buf_0_val_5_load     (load             ) [ 000000]
tmp_2                  (mux              ) [ 000000]
col_buf_0_val_2_0      (select           ) [ 000000]
tmp_27                 (read             ) [ 000000]
StgValue_158           (store            ) [ 000000]
StgValue_159           (br               ) [ 000000]
StgValue_160           (store            ) [ 000000]
StgValue_161           (br               ) [ 000000]
StgValue_162           (store            ) [ 000000]
StgValue_163           (br               ) [ 000000]
right_border_buf_0_12  (load             ) [ 000000]
StgValue_165           (store            ) [ 000000]
StgValue_166           (store            ) [ 000000]
tmp_26                 (read             ) [ 000000]
StgValue_168           (store            ) [ 000000]
StgValue_169           (store            ) [ 000000]
StgValue_170           (store            ) [ 000000]
StgValue_171           (store            ) [ 000000]
StgValue_172           (store            ) [ 000000]
StgValue_173           (store            ) [ 000000]
StgValue_174           (store            ) [ 000000]
StgValue_175           (br               ) [ 000000]
tmp_3                  (mux              ) [ 000000]
src_kernel_win_0_va_9  (select           ) [ 000000]
tmp_4                  (mux              ) [ 000000]
src_kernel_win_0_va_10 (select           ) [ 000000]
tmp_5                  (mux              ) [ 000000]
src_kernel_win_0_va_11 (select           ) [ 000000]
src_kernel_win_0_va_12 (load             ) [ 000000]
src_kernel_win_0_va_13 (load             ) [ 000000]
src_kernel_win_0_va_14 (load             ) [ 000000]
src_kernel_win_0_va_15 (load             ) [ 000000]
src_kernel_win_0_va_16 (load             ) [ 000000]
src_kernel_win_0_va_17 (load             ) [ 000000]
tmp_257_0_1_i_i        (icmp             ) [ 000000]
temp_0_i_i_i_059_i_s   (select           ) [ 000000]
tmp_257_0_2_i_i        (icmp             ) [ 000000]
temp_0_i_i_i_059_i_1   (select           ) [ 000000]
tmp_257_1_i_i          (icmp             ) [ 000000]
temp_0_i_i_i_059_i_2   (select           ) [ 000000]
tmp_257_1_1_i_i        (icmp             ) [ 000000]
temp_0_i_i_i_059_i_3   (select           ) [ 000000]
tmp_257_1_2_i_i        (icmp             ) [ 000000]
temp_0_i_i_i_059_i_4   (select           ) [ 000000]
tmp_257_2_i_i          (icmp             ) [ 000000]
temp_0_i_i_i_059_i_5   (select           ) [ 000000]
tmp_257_2_1_i_i        (icmp             ) [ 000000]
temp_0_i_i_i_059_i_6   (select           ) [ 000000]
tmp_257_2_2_i_i        (icmp             ) [ 000000]
tmp_6                  (select           ) [ 000000]
StgValue_204           (write            ) [ 000000]
StgValue_205           (br               ) [ 000000]
src_kernel_win_0_va_6  (load             ) [ 000000]
src_kernel_win_0_va_7  (load             ) [ 000000]
src_kernel_win_0_va_8  (load             ) [ 000000]
empty_44               (specregionend    ) [ 000000]
StgValue_210           (store            ) [ 000000]
StgValue_211           (store            ) [ 000000]
StgValue_212           (store            ) [ 000000]
StgValue_213           (store            ) [ 000000]
StgValue_214           (store            ) [ 000000]
StgValue_215           (store            ) [ 000000]
StgValue_216           (br               ) [ 001111]
empty                  (specregionend    ) [ 000000]
StgValue_218           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_27_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_27_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_neg393_i_i_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_neg393_i_i_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mask_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dmask_data_stream_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmask_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="src_kernel_win_0_va_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="src_kernel_win_0_va_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="src_kernel_win_0_va_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="src_kernel_win_0_va_3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="src_kernel_win_0_va_4_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="src_kernel_win_0_va_5_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="right_border_buf_0_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="right_border_buf_0_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="right_border_buf_0_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="right_border_buf_0_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="right_border_buf_0_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="right_border_buf_0_5_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_buf_0_val_4_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="k_buf_0_val_3_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="k_buf_0_val_5_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rows_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="cols_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_27_loc_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_27_loc_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_loc_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_loc_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_neg393_i_i_loc_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_neg393_i_i_loc_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_27/4 tmp_26/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_204_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_204/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="k_buf_0_val_3_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="1"/>
<pin id="231" dir="0" index="4" bw="9" slack="0"/>
<pin id="232" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
<pin id="234" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 StgValue_162/4 StgValue_168/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="k_buf_0_val_4_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="1"/>
<pin id="226" dir="0" index="4" bw="9" slack="0"/>
<pin id="227" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
<pin id="229" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 StgValue_160/4 StgValue_166/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="k_buf_0_val_5_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="1"/>
<pin id="221" dir="0" index="4" bw="9" slack="0"/>
<pin id="222" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
<pin id="224" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_158/4 StgValue_165/4 "/>
</bind>
</comp>

<comp id="238" class="1005" name="t_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="t_V_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="t_V_3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="t_V_3_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_38_i_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38_i_i/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_251_i_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_251_i_i/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_9_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_37_i_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37_i_i/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="exitcond389_i_i_i_i_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_V_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_28_i_i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28_i_i/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_162_not_i_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_162_not_i_i/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_11_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="0"/>
<pin id="324" dir="0" index="1" bw="31" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_213_i_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_i_i/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_213_1_i_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213_1_i_i/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_233_i_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_233_i_i/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_236_i_i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_236_i_i/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_12_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="rev_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_238_i_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_238_i_i/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_cond_i424_i_i_i_i_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_13_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_assign_7_i_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_i_i/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_p2_i425_i_i_i_i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_248_i_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_248_i_i/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_assign_8_i_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8_i_i/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_assign_6_1_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1_i_i/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_14_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="rev1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_238_1_i_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_238_1_i_i/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_cond_i424_i_i_1_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i_i_1_i/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_15_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_assign_7_1_i_i_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_1_i_i/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_p2_i425_i_i_1_i_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_i_1_i_i/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_248_1_i_i_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_248_1_i_i/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_assign_8_1_i_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8_1_i_i/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_assign_6_2_i_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2_i_i/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_16_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="rev2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_238_2_i_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="1"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_238_2_i_i/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_cond_i424_i_i_2_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i_i_2_i/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_17_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_assign_7_2_i_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_2_i_i/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_p2_i425_i_i_2_i_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_i_2_i_i/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_248_2_i_i_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_248_2_i_i/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_assign_8_2_i_i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8_2_i_i/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_p2_i425_i_i_i_i_p_a_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_i_i_i_p_a/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="y_1_i_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="32" slack="0"/>
<pin id="546" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_i_i/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="row_assign_7_i_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_i_i/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_18_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_p2_i425_i_i_1_i_i_p_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_i_1_i_i_p/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="y_1_1_i_i_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_1_i_i/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="row_assign_7_1_i_i_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_1_i_i/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_19_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_p2_i425_i_i_2_i_i_p_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_i_2_i_i_p/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="y_1_2_i_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="32" slack="0"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_2_i_i/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="row_assign_7_2_i_i_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_2_i_i/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_20_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="exitcond388_i_i_i_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="2"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond388_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="j_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_21_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="31" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="31" slack="0"/>
<pin id="632" dir="0" index="1" bw="31" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="ImagLoc_x_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_22_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="6" slack="0"/>
<pin id="646" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="rev3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_33_i_i_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="2"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33_i_i/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="or_cond_i_i_i_i_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_23_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="6" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_assign_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_p2_i_i_i_i_i_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="0"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_35_i_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="2"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_i_i/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_assign_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="2"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_assign_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="32" slack="0"/>
<pin id="703" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_33_i_i_not_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_33_i_i_not/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sel_tmp7_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sel_tmp8_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="x_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_49_i_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_i_i/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="col_assign_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="2"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="brmerge_i_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="1"/>
<pin id="748" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_24_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="or_cond_i_i_i_i_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="right_border_buf_0_6_load_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="3"/>
<pin id="761" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="right_border_buf_0_7_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="3"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="right_border_buf_0_8_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="3"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="right_border_buf_0_9_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="3"/>
<pin id="770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="right_border_buf_0_10_load_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="3"/>
<pin id="773" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="right_border_buf_0_11_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="3"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_s_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="0" index="2" bw="8" slack="0"/>
<pin id="781" dir="0" index="3" bw="1" slack="0"/>
<pin id="782" dir="0" index="4" bw="2" slack="1"/>
<pin id="783" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="col_buf_0_val_0_0_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="0" index="2" bw="8" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="0" index="3" bw="1" slack="0"/>
<pin id="800" dir="0" index="4" bw="2" slack="1"/>
<pin id="801" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="col_buf_0_val_1_0_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="0" index="2" bw="8" slack="0"/>
<pin id="810" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="0"/>
<pin id="816" dir="0" index="2" bw="8" slack="0"/>
<pin id="817" dir="0" index="3" bw="1" slack="0"/>
<pin id="818" dir="0" index="4" bw="2" slack="1"/>
<pin id="819" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="col_buf_0_val_2_0_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="0" index="2" bw="8" slack="0"/>
<pin id="828" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="right_border_buf_0_12_load_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="3"/>
<pin id="833" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="StgValue_169_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="3"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="StgValue_170_store_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="3"/>
<pin id="842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="StgValue_171_store_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="3"/>
<pin id="847" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_171/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="StgValue_172_store_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="3"/>
<pin id="852" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="StgValue_173_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="3"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="StgValue_174_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="3"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_3_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="0" index="3" bw="8" slack="0"/>
<pin id="869" dir="0" index="4" bw="2" slack="2"/>
<pin id="870" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="src_kernel_win_0_va_9_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="2"/>
<pin id="877" dir="0" index="1" bw="8" slack="0"/>
<pin id="878" dir="0" index="2" bw="8" slack="0"/>
<pin id="879" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_9/4 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_4_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="8" slack="0"/>
<pin id="885" dir="0" index="2" bw="8" slack="0"/>
<pin id="886" dir="0" index="3" bw="8" slack="0"/>
<pin id="887" dir="0" index="4" bw="2" slack="2"/>
<pin id="888" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="src_kernel_win_0_va_10_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="2"/>
<pin id="895" dir="0" index="1" bw="8" slack="0"/>
<pin id="896" dir="0" index="2" bw="8" slack="0"/>
<pin id="897" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_10/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_5_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="0" index="2" bw="8" slack="0"/>
<pin id="904" dir="0" index="3" bw="8" slack="0"/>
<pin id="905" dir="0" index="4" bw="2" slack="2"/>
<pin id="906" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="src_kernel_win_0_va_11_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="2"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="0" index="2" bw="8" slack="0"/>
<pin id="915" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="918" class="1004" name="src_kernel_win_0_va_12_load_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="3"/>
<pin id="920" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="src_kernel_win_0_va_13_load_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="3"/>
<pin id="923" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/4 "/>
</bind>
</comp>

<comp id="924" class="1004" name="src_kernel_win_0_va_14_load_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="3"/>
<pin id="926" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="src_kernel_win_0_va_15_load_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="3"/>
<pin id="929" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="src_kernel_win_0_va_16_load_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="3"/>
<pin id="932" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="src_kernel_win_0_va_17_load_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="3"/>
<pin id="935" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_257_0_1_i_i_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_257_0_1_i_i/4 "/>
</bind>
</comp>

<comp id="942" class="1004" name="temp_0_i_i_i_059_i_s_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="8" slack="0"/>
<pin id="945" dir="0" index="2" bw="8" slack="0"/>
<pin id="946" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_s/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_257_0_2_i_i_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="8" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_257_0_2_i_i/4 "/>
</bind>
</comp>

<comp id="956" class="1004" name="temp_0_i_i_i_059_i_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="0"/>
<pin id="959" dir="0" index="2" bw="8" slack="0"/>
<pin id="960" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_1/4 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_257_1_i_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="0" index="1" bw="8" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_257_1_i_i/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="temp_0_i_i_i_059_i_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="8" slack="0"/>
<pin id="973" dir="0" index="2" bw="8" slack="0"/>
<pin id="974" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_2/4 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_257_1_1_i_i_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="0" index="1" bw="8" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_257_1_1_i_i/4 "/>
</bind>
</comp>

<comp id="984" class="1004" name="temp_0_i_i_i_059_i_3_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="8" slack="0"/>
<pin id="987" dir="0" index="2" bw="8" slack="0"/>
<pin id="988" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_3/4 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_257_1_2_i_i_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="0"/>
<pin id="994" dir="0" index="1" bw="8" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_257_1_2_i_i/4 "/>
</bind>
</comp>

<comp id="998" class="1004" name="temp_0_i_i_i_059_i_4_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="8" slack="0"/>
<pin id="1001" dir="0" index="2" bw="8" slack="0"/>
<pin id="1002" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_4/4 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_257_2_i_i_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="0"/>
<pin id="1008" dir="0" index="1" bw="8" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_257_2_i_i/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="temp_0_i_i_i_059_i_5_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="8" slack="0"/>
<pin id="1015" dir="0" index="2" bw="8" slack="0"/>
<pin id="1016" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_5/4 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_257_2_1_i_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="0" index="1" bw="8" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_257_2_1_i_i/4 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="temp_0_i_i_i_059_i_6_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="8" slack="0"/>
<pin id="1029" dir="0" index="2" bw="8" slack="0"/>
<pin id="1030" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_6/4 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_257_2_2_i_i_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_257_2_2_i_i/4 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_6_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="8" slack="0"/>
<pin id="1043" dir="0" index="2" bw="8" slack="0"/>
<pin id="1044" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="src_kernel_win_0_va_6_load_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="3"/>
<pin id="1051" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="src_kernel_win_0_va_7_load_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="3"/>
<pin id="1054" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="src_kernel_win_0_va_8_load_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="3"/>
<pin id="1057" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="StgValue_210_store_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="0"/>
<pin id="1060" dir="0" index="1" bw="8" slack="3"/>
<pin id="1061" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/4 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="StgValue_211_store_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="3"/>
<pin id="1066" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/4 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="StgValue_212_store_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="0"/>
<pin id="1070" dir="0" index="1" bw="8" slack="3"/>
<pin id="1071" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_212/4 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="StgValue_213_store_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="0"/>
<pin id="1075" dir="0" index="1" bw="8" slack="3"/>
<pin id="1076" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_213/4 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="StgValue_214_store_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="0"/>
<pin id="1080" dir="0" index="1" bw="8" slack="3"/>
<pin id="1081" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_214/4 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="StgValue_215_store_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="0"/>
<pin id="1085" dir="0" index="1" bw="8" slack="3"/>
<pin id="1086" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/4 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="src_kernel_win_0_va_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="3"/>
<pin id="1090" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1095" class="1005" name="src_kernel_win_0_va_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="3"/>
<pin id="1097" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="src_kernel_win_0_va_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="3"/>
<pin id="1103" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="src_kernel_win_0_va_3_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="3"/>
<pin id="1110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="src_kernel_win_0_va_4_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="3"/>
<pin id="1116" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="src_kernel_win_0_va_5_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="3"/>
<pin id="1123" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="right_border_buf_0_s_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="3"/>
<pin id="1129" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1133" class="1005" name="right_border_buf_0_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="3"/>
<pin id="1135" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="right_border_buf_0_2_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="3"/>
<pin id="1141" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="right_border_buf_0_3_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="3"/>
<pin id="1147" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="right_border_buf_0_4_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="3"/>
<pin id="1154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="right_border_buf_0_5_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="3"/>
<pin id="1160" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="rows_read_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="1176" class="1005" name="cols_read_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="2"/>
<pin id="1178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_27_loc_read_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_loc_read "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_loc_read_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="2"/>
<pin id="1189" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_loc_read "/>
</bind>
</comp>

<comp id="1192" class="1005" name="p_neg393_i_i_loc_read_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg393_i_i_loc_read "/>
</bind>
</comp>

<comp id="1199" class="1005" name="tmp_38_i_i_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="2"/>
<pin id="1201" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_38_i_i "/>
</bind>
</comp>

<comp id="1204" class="1005" name="tmp_251_i_i_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_251_i_i "/>
</bind>
</comp>

<comp id="1211" class="1005" name="tmp_37_i_i_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="2"/>
<pin id="1213" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_37_i_i "/>
</bind>
</comp>

<comp id="1216" class="1005" name="exitcond389_i_i_i_i_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i_i_i_i "/>
</bind>
</comp>

<comp id="1220" class="1005" name="i_V_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_28_i_i_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_28_i_i "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_162_not_i_i_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_162_not_i_i "/>
</bind>
</comp>

<comp id="1234" class="1005" name="icmp_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="1"/>
<pin id="1236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1239" class="1005" name="tmp_213_i_i_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="1"/>
<pin id="1241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_213_i_i "/>
</bind>
</comp>

<comp id="1243" class="1005" name="tmp_213_1_i_i_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_213_1_i_i "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_233_i_i_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="2"/>
<pin id="1249" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_233_i_i "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_18_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="2" slack="2"/>
<pin id="1256" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_19_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="2" slack="2"/>
<pin id="1261" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="tmp_20_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="2" slack="2"/>
<pin id="1266" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="exitcond388_i_i_i_i_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="1"/>
<pin id="1271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond388_i_i_i_i "/>
</bind>
</comp>

<comp id="1273" class="1005" name="j_V_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1278" class="1005" name="or_cond_i_i_i_i_i_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i_i_i "/>
</bind>
</comp>

<comp id="1282" class="1005" name="brmerge_i_i_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i "/>
</bind>
</comp>

<comp id="1289" class="1005" name="k_buf_0_val_3_addr_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="9" slack="1"/>
<pin id="1291" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1295" class="1005" name="tmp_24_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="2" slack="1"/>
<pin id="1297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="k_buf_0_val_4_addr_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="9" slack="1"/>
<pin id="1304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1308" class="1005" name="k_buf_0_val_5_addr_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="9" slack="1"/>
<pin id="1310" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="or_cond_i_i_i_i_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="1"/>
<pin id="1316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="76" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="172" pin="2"/><net_sink comp="215" pin=4"/></net>

<net id="230"><net_src comp="172" pin="2"/><net_sink comp="203" pin=4"/></net>

<net id="235"><net_src comp="172" pin="2"/><net_sink comp="191" pin=4"/></net>

<net id="236"><net_src comp="203" pin="3"/><net_sink comp="215" pin=4"/></net>

<net id="237"><net_src comp="191" pin="3"/><net_sink comp="203" pin=4"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="148" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="142" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="148" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="242" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="242" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="242" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="242" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="312" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="242" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="242" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="242" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="242" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="345" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="359" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="345" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="242" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="376" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="345" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="390" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="34" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="242" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="50" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="408" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="422" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="408" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="24" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="242" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="439" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="408" pin="2"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="453" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="62" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="242" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="60" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="471" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="54" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="50" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="471" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="485" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="471" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="242" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="502" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="471" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="516" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="398" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="390" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="403" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="370" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="345" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="534" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="461" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="453" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="466" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="433" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="408" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="559" pin="3"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="567" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="524" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="516" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="529" pin="2"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="496" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="471" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="584" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="592" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="253" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="253" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="14" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="52" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="253" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="14" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="54" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="634"><net_src comp="620" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="56" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="58" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="253" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="60" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="50" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="636" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="650" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="60" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="636" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="54" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="14" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="253" pin="4"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="667" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="636" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="681" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="661" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="636" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="656" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="50" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="642" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="689" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="713" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="681" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="699" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="744"><net_src comp="725" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="656" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="740" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="630" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="784"><net_src comp="72" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="771" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="774" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="787"><net_src comp="74" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="793"><net_src comp="191" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="777" pin="5"/><net_sink comp="788" pin=2"/></net>

<net id="802"><net_src comp="72" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="762" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="768" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="805"><net_src comp="74" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="811"><net_src comp="203" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="795" pin="5"/><net_sink comp="806" pin=2"/></net>

<net id="820"><net_src comp="72" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="759" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="765" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="74" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="829"><net_src comp="215" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="813" pin="5"/><net_sink comp="824" pin=2"/></net>

<net id="838"><net_src comp="806" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="831" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="788" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="762" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="824" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="759" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="871"><net_src comp="72" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="788" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="806" pin="3"/><net_sink comp="864" pin=2"/></net>

<net id="874"><net_src comp="824" pin="3"/><net_sink comp="864" pin=3"/></net>

<net id="880"><net_src comp="864" pin="5"/><net_sink comp="875" pin=1"/></net>

<net id="881"><net_src comp="788" pin="3"/><net_sink comp="875" pin=2"/></net>

<net id="889"><net_src comp="72" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="788" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="806" pin="3"/><net_sink comp="882" pin=2"/></net>

<net id="892"><net_src comp="824" pin="3"/><net_sink comp="882" pin=3"/></net>

<net id="898"><net_src comp="882" pin="5"/><net_sink comp="893" pin=1"/></net>

<net id="899"><net_src comp="806" pin="3"/><net_sink comp="893" pin=2"/></net>

<net id="907"><net_src comp="72" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="788" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="806" pin="3"/><net_sink comp="900" pin=2"/></net>

<net id="910"><net_src comp="824" pin="3"/><net_sink comp="900" pin=3"/></net>

<net id="916"><net_src comp="900" pin="5"/><net_sink comp="911" pin=1"/></net>

<net id="917"><net_src comp="824" pin="3"/><net_sink comp="911" pin=2"/></net>

<net id="940"><net_src comp="930" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="947"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="930" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="933" pin="1"/><net_sink comp="942" pin=2"/></net>

<net id="954"><net_src comp="911" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="942" pin="3"/><net_sink comp="950" pin=1"/></net>

<net id="961"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="911" pin="3"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="942" pin="3"/><net_sink comp="956" pin=2"/></net>

<net id="968"><net_src comp="927" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="956" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="975"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="927" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="956" pin="3"/><net_sink comp="970" pin=2"/></net>

<net id="982"><net_src comp="924" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="970" pin="3"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="978" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="924" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="970" pin="3"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="893" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="984" pin="3"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="893" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="984" pin="3"/><net_sink comp="998" pin=2"/></net>

<net id="1010"><net_src comp="921" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="998" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1017"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="921" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="998" pin="3"/><net_sink comp="1012" pin=2"/></net>

<net id="1024"><net_src comp="918" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1012" pin="3"/><net_sink comp="1020" pin=1"/></net>

<net id="1031"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="918" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="1012" pin="3"/><net_sink comp="1026" pin=2"/></net>

<net id="1038"><net_src comp="875" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1026" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1045"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="875" pin="3"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="1026" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1048"><net_src comp="1040" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="1062"><net_src comp="1055" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1067"><net_src comp="911" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="1052" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="893" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1082"><net_src comp="1049" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1087"><net_src comp="875" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="82" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1094"><net_src comp="1088" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1098"><net_src comp="86" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1104"><net_src comp="90" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1107"><net_src comp="1101" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1111"><net_src comp="94" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1117"><net_src comp="98" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1120"><net_src comp="1114" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1124"><net_src comp="102" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1130"><net_src comp="106" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1136"><net_src comp="110" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1142"><net_src comp="114" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1148"><net_src comp="118" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1151"><net_src comp="1145" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1155"><net_src comp="122" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1161"><net_src comp="126" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1167"><net_src comp="142" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1171"><net_src comp="1164" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="1172"><net_src comp="1164" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1173"><net_src comp="1164" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1174"><net_src comp="1164" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1175"><net_src comp="1164" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1179"><net_src comp="148" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1185"><net_src comp="154" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1190"><net_src comp="160" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1195"><net_src comp="166" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1198"><net_src comp="1192" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1202"><net_src comp="260" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1207"><net_src comp="272" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1210"><net_src comp="1204" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1214"><net_src comp="284" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1219"><net_src comp="290" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="295" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1228"><net_src comp="301" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="306" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1237"><net_src comp="322" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1242"><net_src comp="328" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1246"><net_src comp="334" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="340" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1253"><net_src comp="1247" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1257"><net_src comp="555" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="864" pin=4"/></net>

<net id="1262"><net_src comp="580" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="882" pin=4"/></net>

<net id="1267"><net_src comp="605" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="900" pin=4"/></net>

<net id="1272"><net_src comp="609" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="614" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1281"><net_src comp="661" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="745" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1288"><net_src comp="1282" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1292"><net_src comp="185" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1298"><net_src comp="750" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="777" pin=4"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="795" pin=4"/></net>

<net id="1301"><net_src comp="1295" pin="1"/><net_sink comp="813" pin=4"/></net>

<net id="1305"><net_src comp="197" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1311"><net_src comp="209" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1317"><net_src comp="754" pin="2"/><net_sink comp="1314" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmask_data_stream_0_V | {4 }
 - Input state : 
	Port: Loop_loop_height_pro : tmp_27_loc | {1 }
	Port: Loop_loop_height_pro : tmp_loc | {1 }
	Port: Loop_loop_height_pro : rows | {1 }
	Port: Loop_loop_height_pro : p_neg393_i_i_loc | {1 }
	Port: Loop_loop_height_pro : cols | {1 }
	Port: Loop_loop_height_pro : mask_data_stream_0_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond389_i_i_i_i : 1
		i_V : 1
		StgValue_43 : 2
		tmp_28_i_i : 1
		tmp_162_not_i_i : 2
		tmp_11 : 1
		icmp : 2
		tmp_213_i_i : 1
		tmp_213_1_i_i : 1
		tmp_233_i_i : 1
		tmp_236_i_i : 1
		tmp_12 : 2
		rev : 3
		tmp_238_i_i : 2
		or_cond_i424_i_i_i_i : 3
		tmp_13 : 2
		p_assign_7_i_i : 1
		p_p2_i425_i_i_i_i : 3
		tmp_248_i_i : 4
		p_assign_8_i_i : 4
		p_assign_6_1_i_i : 1
		tmp_14 : 2
		rev1 : 3
		tmp_238_1_i_i : 2
		or_cond_i424_i_i_1_i : 3
		tmp_15 : 2
		p_assign_7_1_i_i : 1
		p_p2_i425_i_i_1_i_i : 3
		tmp_248_1_i_i : 4
		p_assign_8_1_i_i : 4
		p_assign_6_2_i_i : 1
		tmp_16 : 2
		rev2 : 3
		tmp_238_2_i_i : 2
		or_cond_i424_i_i_2_i : 3
		tmp_17 : 2
		p_assign_7_2_i_i : 1
		p_p2_i425_i_i_2_i_i : 3
		tmp_248_2_i_i : 4
		p_assign_8_2_i_i : 4
		p_p2_i425_i_i_i_i_p_a : 5
		y_1_i_i : 6
		row_assign_7_i_i : 7
		tmp_18 : 8
		p_p2_i425_i_i_1_i_i_p : 5
		y_1_1_i_i : 6
		row_assign_7_1_i_i : 7
		tmp_19 : 8
		p_p2_i425_i_i_2_i_i_p : 5
		y_1_2_i_i : 6
		row_assign_7_2_i_i : 7
		tmp_20 : 8
	State 3
		exitcond388_i_i_i_i : 1
		j_V : 1
		tmp_21 : 1
		icmp1 : 2
		ImagLoc_x : 1
		tmp_22 : 2
		rev3 : 3
		tmp_33_i_i : 2
		or_cond_i_i_i_i_i : 3
		tmp_23 : 2
		p_assign_1 : 1
		p_p2_i_i_i_i_i : 3
		tmp_35_i_i : 4
		p_assign_2 : 4
		p_assign_3 : 5
		tmp_33_i_i_not : 3
		sel_tmp7 : 3
		sel_tmp8 : 5
		x : 6
		tmp_49_i_i : 7
		col_assign : 7
		brmerge_i_i : 3
		k_buf_0_val_3_addr : 8
		k_buf_0_val_3_load : 9
		tmp_24 : 8
		k_buf_0_val_4_addr : 8
		k_buf_0_val_4_load : 9
		k_buf_0_val_5_addr : 8
		k_buf_0_val_5_load : 9
		StgValue_127 : 3
		or_cond_i_i_i_i : 3
		StgValue_135 : 3
	State 4
		tmp_s : 1
		col_buf_0_val_0_0 : 2
		tmp_1 : 1
		col_buf_0_val_1_0 : 2
		tmp_2 : 1
		col_buf_0_val_2_0 : 2
		StgValue_165 : 1
		StgValue_166 : 1
		StgValue_169 : 3
		StgValue_170 : 1
		StgValue_171 : 3
		StgValue_172 : 1
		StgValue_173 : 3
		StgValue_174 : 1
		tmp_3 : 3
		src_kernel_win_0_va_9 : 4
		tmp_4 : 3
		src_kernel_win_0_va_10 : 4
		tmp_5 : 3
		src_kernel_win_0_va_11 : 4
		tmp_257_0_1_i_i : 1
		temp_0_i_i_i_059_i_s : 2
		tmp_257_0_2_i_i : 5
		temp_0_i_i_i_059_i_1 : 6
		tmp_257_1_i_i : 7
		temp_0_i_i_i_059_i_2 : 8
		tmp_257_1_1_i_i : 9
		temp_0_i_i_i_059_i_3 : 10
		tmp_257_1_2_i_i : 11
		temp_0_i_i_i_059_i_4 : 12
		tmp_257_2_i_i : 13
		temp_0_i_i_i_059_i_5 : 14
		tmp_257_2_1_i_i : 15
		temp_0_i_i_i_059_i_6 : 16
		tmp_257_2_2_i_i : 17
		tmp_6 : 18
		StgValue_204 : 19
		empty_44 : 1
		StgValue_210 : 1
		StgValue_211 : 5
		StgValue_212 : 1
		StgValue_213 : 5
		StgValue_214 : 1
		StgValue_215 : 5
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |      p_p2_i425_i_i_i_i_fu_390     |    0    |    32   |
|          |     p_p2_i425_i_i_1_i_i_fu_453    |    0    |    32   |
|          |     p_p2_i425_i_i_2_i_i_fu_516    |    0    |    32   |
|          |    p_p2_i425_i_i_i_i_p_a_fu_534   |    0    |    32   |
|          |           y_1_i_i_fu_542          |    0    |    32   |
|          |    p_p2_i425_i_i_1_i_i_p_fu_559   |    0    |    32   |
|          |          y_1_1_i_i_fu_567         |    0    |    32   |
|          |    p_p2_i425_i_i_2_i_i_p_fu_584   |    0    |    32   |
|          |          y_1_2_i_i_fu_592         |    0    |    32   |
|          |       p_p2_i_i_i_i_i_fu_681       |    0    |    32   |
|          |         p_assign_3_fu_699         |    0    |    32   |
|          |              x_fu_725             |    0    |    32   |
|  select  |      col_buf_0_val_0_0_fu_788     |    0    |    8    |
|          |      col_buf_0_val_1_0_fu_806     |    0    |    8    |
|          |      col_buf_0_val_2_0_fu_824     |    0    |    8    |
|          |    src_kernel_win_0_va_9_fu_875   |    0    |    8    |
|          |   src_kernel_win_0_va_10_fu_893   |    0    |    8    |
|          |   src_kernel_win_0_va_11_fu_911   |    0    |    8    |
|          |    temp_0_i_i_i_059_i_s_fu_942    |    0    |    8    |
|          |    temp_0_i_i_i_059_i_1_fu_956    |    0    |    8    |
|          |    temp_0_i_i_i_059_i_2_fu_970    |    0    |    8    |
|          |    temp_0_i_i_i_059_i_3_fu_984    |    0    |    8    |
|          |    temp_0_i_i_i_059_i_4_fu_998    |    0    |    8    |
|          |    temp_0_i_i_i_059_i_5_fu_1012   |    0    |    8    |
|          |    temp_0_i_i_i_059_i_6_fu_1026   |    0    |    8    |
|          |           tmp_6_fu_1040           |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          |       p_assign_7_i_i_fu_384       |    0    |    39   |
|          |       p_assign_8_i_i_fu_403       |    0    |    39   |
|          |      p_assign_7_1_i_i_fu_447      |    0    |    39   |
|          |      p_assign_8_1_i_i_fu_466      |    0    |    39   |
|          |      p_assign_7_2_i_i_fu_510      |    0    |    39   |
|    sub   |      p_assign_8_2_i_i_fu_529      |    0    |    39   |
|          |      row_assign_7_i_i_fu_550      |    0    |    39   |
|          |     row_assign_7_1_i_i_fu_575     |    0    |    39   |
|          |     row_assign_7_2_i_i_fu_600     |    0    |    39   |
|          |         p_assign_1_fu_675         |    0    |    39   |
|          |         p_assign_2_fu_694         |    0    |    39   |
|          |         col_assign_fu_740         |    0    |    39   |
|----------|-----------------------------------|---------|---------|
|          |     exitcond389_i_i_i_i_fu_290    |    0    |    18   |
|          |         tmp_28_i_i_fu_301         |    0    |    18   |
|          |            icmp_fu_322            |    0    |    18   |
|          |         tmp_213_i_i_fu_328        |    0    |    18   |
|          |        tmp_213_1_i_i_fu_334       |    0    |    18   |
|          |         tmp_233_i_i_fu_340        |    0    |    18   |
|          |         tmp_238_i_i_fu_365        |    0    |    18   |
|          |         tmp_248_i_i_fu_398        |    0    |    18   |
|          |        tmp_238_1_i_i_fu_428       |    0    |    18   |
|          |        tmp_248_1_i_i_fu_461       |    0    |    18   |
|          |        tmp_238_2_i_i_fu_491       |    0    |    18   |
|   icmp   |        tmp_248_2_i_i_fu_524       |    0    |    18   |
|          |     exitcond388_i_i_i_i_fu_609    |    0    |    18   |
|          |            icmp1_fu_630           |    0    |    18   |
|          |         tmp_33_i_i_fu_656         |    0    |    18   |
|          |         tmp_35_i_i_fu_689         |    0    |    18   |
|          |       tmp_257_0_1_i_i_fu_936      |    0    |    11   |
|          |       tmp_257_0_2_i_i_fu_950      |    0    |    11   |
|          |        tmp_257_1_i_i_fu_964       |    0    |    11   |
|          |       tmp_257_1_1_i_i_fu_978      |    0    |    11   |
|          |       tmp_257_1_2_i_i_fu_992      |    0    |    11   |
|          |       tmp_257_2_i_i_fu_1006       |    0    |    11   |
|          |      tmp_257_2_1_i_i_fu_1020      |    0    |    11   |
|          |      tmp_257_2_2_i_i_fu_1034      |    0    |    11   |
|----------|-----------------------------------|---------|---------|
|          |         tmp_38_i_i_fu_260         |    0    |    39   |
|          |         tmp_251_i_i_fu_272        |    0    |    39   |
|          |         tmp_37_i_i_fu_284         |    0    |    39   |
|          |             i_V_fu_295            |    0    |    39   |
|    add   |         tmp_236_i_i_fu_345        |    0    |    39   |
|          |      p_assign_6_1_i_i_fu_408      |    0    |    39   |
|          |      p_assign_6_2_i_i_fu_471      |    0    |    39   |
|          |             j_V_fu_614            |    0    |    39   |
|          |          ImagLoc_x_fu_636         |    0    |    39   |
|----------|-----------------------------------|---------|---------|
|          |            tmp_s_fu_777           |    39   |    15   |
|          |            tmp_1_fu_795           |    39   |    15   |
|    mux   |            tmp_2_fu_813           |    39   |    15   |
|          |            tmp_3_fu_864           |    39   |    15   |
|          |            tmp_4_fu_882           |    39   |    15   |
|          |            tmp_5_fu_900           |    39   |    15   |
|----------|-----------------------------------|---------|---------|
|          |       tmp_162_not_i_i_fu_306      |    0    |    2    |
|          |             rev_fu_359            |    0    |    2    |
|    xor   |            rev1_fu_422            |    0    |    2    |
|          |            rev2_fu_485            |    0    |    2    |
|          |            rev3_fu_650            |    0    |    2    |
|          |       tmp_33_i_i_not_fu_707       |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|          |    or_cond_i424_i_i_i_i_fu_370    |    0    |    2    |
|          |    or_cond_i424_i_i_1_i_fu_433    |    0    |    2    |
|    and   |    or_cond_i424_i_i_2_i_fu_496    |    0    |    2    |
|          |      or_cond_i_i_i_i_i_fu_661     |    0    |    2    |
|          |          sel_tmp8_fu_719          |    0    |    2    |
|          |       or_cond_i_i_i_i_fu_754      |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    or    |          sel_tmp7_fu_713          |    0    |    2    |
|          |         brmerge_i_i_fu_745        |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|          |       rows_read_read_fu_142       |    0    |    0    |
|          |       cols_read_read_fu_148       |    0    |    0    |
|   read   |    tmp_27_loc_read_read_fu_154    |    0    |    0    |
|          |      tmp_loc_read_read_fu_160     |    0    |    0    |
|          | p_neg393_i_i_loc_read_read_fu_166 |    0    |    0    |
|          |          grp_read_fu_172          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |     StgValue_204_write_fu_178     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|    shl   |             tmp_fu_266            |    0    |    0    |
|          |            tmp_9_fu_278           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|           tmp_11_fu_312           |    0    |    0    |
|          |           tmp_21_fu_620           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |           tmp_12_fu_351           |    0    |    0    |
|          |           tmp_13_fu_376           |    0    |    0    |
|          |           tmp_14_fu_414           |    0    |    0    |
| bitselect|           tmp_15_fu_439           |    0    |    0    |
|          |           tmp_16_fu_477           |    0    |    0    |
|          |           tmp_17_fu_502           |    0    |    0    |
|          |           tmp_22_fu_642           |    0    |    0    |
|          |           tmp_23_fu_667           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |           tmp_18_fu_555           |    0    |    0    |
|   trunc  |           tmp_19_fu_580           |    0    |    0    |
|          |           tmp_20_fu_605           |    0    |    0    |
|          |           tmp_24_fu_750           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         tmp_49_i_i_fu_733         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |   234   |   1809  |
|----------|-----------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     brmerge_i_i_reg_1282     |    1   |
|      cols_read_reg_1176      |   32   |
| exitcond388_i_i_i_i_reg_1269 |    1   |
| exitcond389_i_i_i_i_reg_1216 |    1   |
|         i_V_reg_1220         |   32   |
|         icmp_reg_1234        |    1   |
|         j_V_reg_1273         |   32   |
|  k_buf_0_val_3_addr_reg_1289 |    9   |
|  k_buf_0_val_4_addr_reg_1302 |    9   |
|  k_buf_0_val_5_addr_reg_1308 |    9   |
|  or_cond_i_i_i_i_i_reg_1278  |    1   |
|   or_cond_i_i_i_i_reg_1314   |    1   |
|p_neg393_i_i_loc_read_reg_1192|   32   |
| right_border_buf_0_1_reg_1133|    8   |
| right_border_buf_0_2_reg_1139|    8   |
| right_border_buf_0_3_reg_1145|    8   |
| right_border_buf_0_4_reg_1152|    8   |
| right_border_buf_0_5_reg_1158|    8   |
| right_border_buf_0_s_reg_1127|    8   |
|      rows_read_reg_1164      |   32   |
|src_kernel_win_0_va_1_reg_1095|    8   |
|src_kernel_win_0_va_2_reg_1101|    8   |
|src_kernel_win_0_va_3_reg_1108|    8   |
|src_kernel_win_0_va_4_reg_1114|    8   |
|src_kernel_win_0_va_5_reg_1121|    8   |
| src_kernel_win_0_va_reg_1088 |    8   |
|         t_V_3_reg_249        |   32   |
|          t_V_reg_238         |   32   |
|   tmp_162_not_i_i_reg_1229   |    1   |
|        tmp_18_reg_1254       |    2   |
|        tmp_19_reg_1259       |    2   |
|        tmp_20_reg_1264       |    2   |
|    tmp_213_1_i_i_reg_1243    |    1   |
|     tmp_213_i_i_reg_1239     |    1   |
|     tmp_233_i_i_reg_1247     |    1   |
|        tmp_24_reg_1295       |    2   |
|     tmp_251_i_i_reg_1204     |   32   |
|   tmp_27_loc_read_reg_1182   |   32   |
|      tmp_28_i_i_reg_1225     |    1   |
|      tmp_37_i_i_reg_1211     |   32   |
|      tmp_38_i_i_reg_1199     |   32   |
|     tmp_loc_read_reg_1187    |   32   |
+------------------------------+--------+
|             Total            |   526  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_191 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_203 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_215 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_215 |  p4  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||   4.89  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   234  |  1809  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |   526  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   760  |  1854  |
+-----------+--------+--------+--------+--------+
