# nw_design_patterns
This reposetory is an implementation of some of the known design patterns in SystemVerilog
