// Seed: 3006413629
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    output wor id_13,
    input uwire id_14,
    input tri1 id_15
);
  supply1 id_17;
  always @("") id_17 = (1);
  wire id_18;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input logic id_2
    , id_7,
    input tri0 id_3,
    output logic id_4,
    input logic id_5
);
  wire id_8;
  assign id_4 = id_5 + id_3 ? id_5 : id_5;
  module_0(
      id_0, id_1, id_1, id_1, id_3, id_3, id_0, id_3, id_3, id_3, id_0, id_1, id_3, id_1, id_3, id_3
  );
  assign id_1 = 1'b0;
  wire id_9;
  wire id_10;
  always_ff @(posedge id_7) id_4 <= id_2;
  assign id_7[1] = 1;
endmodule
