0.7
2020.2
May 22 2025
00:13:55
C:/Vivado Projects/obc_da_project/obc_da_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1763916899,verilog,,,,blk_mem_gen_0,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Vivado Projects/obc_da_project/obc_da_project.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sim_1/new/tb_obc_da_integer_9input.sv,1763874735,systemVerilog,,,,tb_obc_da_integer_9input,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sim_1/new/tb_top_gaussian_da.sv,1763917362,systemVerilog,,,,tb_top_gaussian_da,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv,1763876587,systemVerilog,,C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sim_1/new/tb_obc_da_integer_9input.sv,,obc_da_integer_9input,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/top_gaussian_da.sv,1763918273,systemVerilog,,C:/Vivado Projects/obc_da_project/obc_da_project.srcs/sim_1/new/tb_top_gaussian_da.sv,,top_gaussian_da,,uvm,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
