A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     08/28/2025 16:11:08 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\OPTIONS_SN8F5708.obj
ASSEMBLER INVOKED BY: D:\keil5C51\C51\BIN\A51.EXE OPTIONS_SN8F5708.A51 SET(LARGE) DEBUG PRINT(.\Listings\OPTIONS_SN8F570
                      8.lst) OBJECT(.\Objects\OPTIONS_SN8F5708.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 
                       2     ;------------------------------------------------------------------------------
                       3     ;
                       4     ;  Copyright (c) 2015 SONiX Technology Co., Ltd.
                       5     ;  Version 2.0 - SN8F5708, SN8F5707, SN8F5705, SN8F57081, SN8F57082, SN8F57084
                       6     ;
                       7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                       8     ;------------------------------------------------------------------------------
                       9     ;
                      10     ;  This preference, such as watchdog, external reset pin, and clock source, is preloaded 
                      11     ;  during the microcontroller's power-on. It is strongly recommanded to use configuration 
                      12     ;  wizard to set these parameters up appropriately.
                      13     ;
                      14     ;------------------------------------------------------------------------------
                      15     ;
                      16     ;   <o> Program Memory Security <0x01=> Disable <0x00=> Enable
                      17     ;   <i> The debug interface cannot read program memory if this security option is enable.
                      18     ;   <i> Erase Full Chip can be proformmed to erase original code/data and unlock security.
  0000                19         SECURITY_SET    EQU     0x00
                      20     ;
                      21     ;   <o.1..3> CPU Clock Source <0x07=> IHRC 32 MHz <0x03=> IHRC 32 MHz with RTC <0x01=> X'ta
                             l 12 MHz <0x00=> X'tal 4 MHz <0x02=> External Clock
                      22     ;   <i> IHRC 32 MHz: on-chip internal clock with or without Timer 0 real time clock.
                      23     ;   <i> X'tal 12 MHz: off-chip crystal between 8 MHz and 16 MHz.
                      24     ;   <i> X'tal 4 MHz: off-chip crystal between 1 MHz and 8 MHz.
                      25     ;   <i> External Clock: external clock input from XIN pin.
  000E                26         CLOCKSRC_SET    EQU     0x0E
                      27     ;
                      28     ;   <o> Noise Filter <0x01=> Disable <0x00=> Enable
  0000                29         NOISEFILT_SET   EQU     0x00
                      30     ;
                      31     ;   <h> Reset Sources
                      32     ;       <o.1..2> VDD Voltage (Low Voltage Detection) <0x00=> LVD_Max <0x01=> LVD_H <0x02=> 
                             LVD_M <0x03=> LVD_L
                      33     ;       <i> LVD_Max: 3.3 V or below triggers reset.
                      34     ;       <i> LVD_H: 2.4 V or below triggers reset with LVD33 indicator.
                      35     ;       <i> LVD_M: 1.8 V or below triggers reset with LVD24 indicator.
                      36     ;       <i> LVD_L: 1.8 V or below triggers reset.
  0006                37             LVDMODE_SET     EQU     0x06
                      38     ;
                      39     ;       <o.4..5> External Reset / GPIO Shared Pin <0x00=> Reset with De-bounce <0x02=> Rese
                             t without De-bounce <0x03=> GPIO
                      40     ;       <i> Reset with De-bounce: Triggers reset if this pin is pulled low over 4 ms.
                      41     ;       <i> Reset without De-bounce: Triggers reset immediately if this pin is pulled low.
                      42     ;       <i> GPIO: The shared pin is reserved for general purpose input/output.
                      43     ;       <i> The de-bounce period is based on Internal Low R-C Clock which has a gentle inac
                             curacy.
  0030                44             RESETPIN_SET    EQU     0x30
                      45     ;
                      46     ;       <o.4..7> Watchdog Reset <0x00=> Always <0x05=> Enable <0x0A=> Disable
                      47     ;       <i> Always: Trun on watchdog function including Normal, IDLE, and SLEEP mode.
                      48     ;       <i> Enable: Turn on watchdog function only in Normal mode.
                      49     ;       <i> Disable: Turn off watchdog function.
  0050                50             WATCHDOG_SET    EQU     0x50
                      51     ;
                      52     ;       <o.6..7> Watchdog Overflow Period <0x00=> 64 ms <0x01=> 128 ms <0x02=> 256 ms <0x03
                             => 512 ms
A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     08/28/2025 16:11:08 PAGE     2

                      53     ;       <i> The watchdog overflow period is based on Internal Low R-C Clock which has a gen
                             tle inaccuracy.
  00C0                54             WATCHCLK_SET    EQU     0xC0
                      55     ;   </h>
                      56     
                      57     
----                  58         CSEG    AT      0x3FF6
3FF6 FF               59         DB      0xFF
3FF7 FF               60         DB      0xFF
3FF8 FF               61         DB      0xFF
3FF9 FF               62         DB      0xFF
3FFA FF               63         DB      0xFF
3FFB FC               64         DB      0xFC + NOISEFILT_SET + (NOISEFILT_SET << 1)
3FFC F6               65         DB      WATCHCLK_SET + RESETPIN_SET + LVDMODE_SET + NOISEFILT_SET
3FFD 5A               66         DB      0x5A
3FFE A5               67         DB      0xA5
3FFF 5E               68         DB      WATCHDOG_SET + CLOCKSRC_SET + SECURITY_SET
                      69         END
A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     08/28/2025 16:11:08 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

CLOCKSRC_SET . . .  N NUMB   000EH   A   
LVDMODE_SET. . . .  N NUMB   0006H   A   
NOISEFILT_SET. . .  N NUMB   0000H   A   
RESETPIN_SET . . .  N NUMB   0030H   A   
SECURITY_SET . . .  N NUMB   0000H   A   
WATCHCLK_SET . . .  N NUMB   00C0H   A   
WATCHDOG_SET . . .  N NUMB   0050H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
