{"vcs1":{"timestamp_begin":1729344108.145069215, "rt":2.36, "ut":0.66, "st":0.31}}
{"vcselab":{"timestamp_begin":1729344110.589662725, "rt":1.40, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1729344112.077778227, "rt":0.34, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729344107.434722662}
{"VCS_COMP_START_TIME": 1729344107.434722662}
{"VCS_COMP_END_TIME": 1729344113.893281996}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331488}}
{"stitch_vcselab": {"peak_mem": 215228}}
