TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    1

       1                    ;******************************************************************************
       2                    ;* TI ARM C/C++ Codegen                                      Unix v18.1.1.LTS *
       3                    ;* Date/Time created: Fri Jul  3 20:08:23 2020                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --arm_vmrs_si_workaround=off --code_state=16 --diag_wrap=off --embed
       6 00000000                   .thumb
       7                    
       8                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
       9                            .dwattr $C$DW$CU, DW_AT_name("../driverlib/adc.c")
      10                            .dwattr $C$DW$CU, DW_AT_producer("TI TI ARM C/C++ Codegen Unix v18.1.1.LTS Copyright (c) 1996-
      11                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      12                            .dwattr $C$DW$CU, DW_AT_comp_dir("/home/pola/workspace_v8/Microwave/Debug")
      13 00000000           g_pui8OversampleFactor: .usect  ".bss:g_pui8OversampleFactor",8,1
      14                            .clink ".bss:g_pui8OversampleFactor"
      15                    $C$DW$1 .dwtag  DW_TAG_variable
      16                            .dwattr $C$DW$1, DW_AT_name("g_pui8OversampleFactor")
      17                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("g_pui8OversampleFactor")
      18                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$50)
      19                            .dwattr $C$DW$1, DW_AT_location[DW_OP_addr g_pui8OversampleFactor]
      20                            .dwattr $C$DW$1, DW_AT_decl_file("../driverlib/adc.c")
      21                            .dwattr $C$DW$1, DW_AT_decl_line(0x51)
      22                            .dwattr $C$DW$1, DW_AT_decl_column(0x10)
      23                    
      24                    
      25                    $C$DW$2 .dwtag  DW_TAG_subprogram
      26                            .dwattr $C$DW$2, DW_AT_name("IntRegister")
      27                            .dwattr $C$DW$2, DW_AT_TI_symbol_name("IntRegister")
      28                            .dwattr $C$DW$2, DW_AT_declaration
      29                            .dwattr $C$DW$2, DW_AT_external
      30                            .dwattr $C$DW$2, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      31                            .dwattr $C$DW$2, DW_AT_decl_line(0x45)
      32                            .dwattr $C$DW$2, DW_AT_decl_column(0x0d)
      33                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      34                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$27)
      35                    
      36                    $C$DW$4 .dwtag  DW_TAG_formal_parameter
      37                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$25)
      38                    
      39                            .dwendtag $C$DW$2
      40                    
      41                    
      42                    $C$DW$5 .dwtag  DW_TAG_subprogram
      43                            .dwattr $C$DW$5, DW_AT_name("IntEnable")
      44                            .dwattr $C$DW$5, DW_AT_TI_symbol_name("IntEnable")
      45                            .dwattr $C$DW$5, DW_AT_declaration
      46                            .dwattr $C$DW$5, DW_AT_external
      47                            .dwattr $C$DW$5, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      48                            .dwattr $C$DW$5, DW_AT_decl_line(0x4c)
      49                            .dwattr $C$DW$5, DW_AT_decl_column(0x0d)
      50                    $C$DW$6 .dwtag  DW_TAG_formal_parameter
      51                            .dwattr $C$DW$6, DW_AT_type(*$C$DW$T$27)
      52                    
      53                            .dwendtag $C$DW$5
      54                    
      55                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    2

      56                    $C$DW$7 .dwtag  DW_TAG_subprogram
      57                            .dwattr $C$DW$7, DW_AT_name("IntDisable")
      58                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("IntDisable")
      59                            .dwattr $C$DW$7, DW_AT_declaration
      60                            .dwattr $C$DW$7, DW_AT_external
      61                            .dwattr $C$DW$7, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      62                            .dwattr $C$DW$7, DW_AT_decl_line(0x4d)
      63                            .dwattr $C$DW$7, DW_AT_decl_column(0x0d)
      64                    $C$DW$8 .dwtag  DW_TAG_formal_parameter
      65                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$27)
      66                    
      67                            .dwendtag $C$DW$7
      68                    
      69                    
      70                    $C$DW$9 .dwtag  DW_TAG_subprogram
      71                            .dwattr $C$DW$9, DW_AT_name("IntUnregister")
      72                            .dwattr $C$DW$9, DW_AT_TI_symbol_name("IntUnregister")
      73                            .dwattr $C$DW$9, DW_AT_declaration
      74                            .dwattr $C$DW$9, DW_AT_external
      75                            .dwattr $C$DW$9, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/interrupt.h")
      76                            .dwattr $C$DW$9, DW_AT_decl_line(0x46)
      77                            .dwattr $C$DW$9, DW_AT_decl_column(0x0d)
      78                    $C$DW$10        .dwtag  DW_TAG_formal_parameter
      79                            .dwattr $C$DW$10, DW_AT_type(*$C$DW$T$27)
      80                    
      81                            .dwendtag $C$DW$9
      82                    
      83                    ;       /home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/bin/armacpia -@/tmp/TI3Nrgr4lxq 
      84 00000000                   .sect   ".text"
      85                            .clink
      86                            .thumbfunc _ADCIntNumberGet
      87 00000000                   .thumb
      88                    
      89                    $C$DW$11        .dwtag  DW_TAG_subprogram
      90                            .dwattr $C$DW$11, DW_AT_name("_ADCIntNumberGet")
      91                            .dwattr $C$DW$11, DW_AT_low_pc(_ADCIntNumberGet)
      92                            .dwattr $C$DW$11, DW_AT_high_pc(0x00)
      93                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("_ADCIntNumberGet")
      94                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$112)
      95                            .dwattr $C$DW$11, DW_AT_TI_begin_file("../driverlib/adc.c")
      96                            .dwattr $C$DW$11, DW_AT_TI_begin_line(0x63)
      97                            .dwattr $C$DW$11, DW_AT_TI_begin_column(0x01)
      98                            .dwattr $C$DW$11, DW_AT_decl_file("../driverlib/adc.c")
      99                            .dwattr $C$DW$11, DW_AT_decl_line(0x63)
     100                            .dwattr $C$DW$11, DW_AT_decl_column(0x01)
     101                            .dwattr $C$DW$11, DW_AT_TI_max_frame_size(0x10)
     102                            .dwpsn  file "../driverlib/adc.c",line 100,column 1,is_stmt,address _ADCIntNumberGet,isa 1
     103                    
     104                            .dwfde $C$DW$CIE, _ADCIntNumberGet
     105                    $C$DW$12        .dwtag  DW_TAG_formal_parameter
     106                            .dwattr $C$DW$12, DW_AT_name("ui32Base")
     107                            .dwattr $C$DW$12, DW_AT_TI_symbol_name("ui32Base")
     108                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$27)
     109                            .dwattr $C$DW$12, DW_AT_location[DW_OP_reg0]
     110                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    3

     111                    $C$DW$13        .dwtag  DW_TAG_formal_parameter
     112                            .dwattr $C$DW$13, DW_AT_name("ui32SequenceNum")
     113                            .dwattr $C$DW$13, DW_AT_TI_symbol_name("ui32SequenceNum")
     114                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$27)
     115                            .dwattr $C$DW$13, DW_AT_location[DW_OP_reg1]
     116                    
     117                    ;----------------------------------------------------------------------
     118                    ;  99 | _ADCIntNumberGet(uint32_t ui32Base, uint32_t ui32SequenceNum)          
     119                    ;----------------------------------------------------------------------
     120                    
     121                    ;*****************************************************************************
     122                    ;* FUNCTION NAME: _ADCIntNumberGet                                           *
     123                    ;*                                                                           *
     124                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     125                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     126                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
     127                    ;*****************************************************************************
     128 00000000           _ADCIntNumberGet:
     129                    ;* --------------------------------------------------------------------------*
     130                            .dwcfi  cfa_offset, 0
     131 00000000 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     132                            .dwcfi  cfa_offset, 16
     133                    $C$DW$14        .dwtag  DW_TAG_variable
     134                            .dwattr $C$DW$14, DW_AT_name("ui32Base")
     135                            .dwattr $C$DW$14, DW_AT_TI_symbol_name("ui32Base")
     136                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$27)
     137                            .dwattr $C$DW$14, DW_AT_location[DW_OP_breg13 0]
     138                    
     139                    $C$DW$15        .dwtag  DW_TAG_variable
     140                            .dwattr $C$DW$15, DW_AT_name("ui32SequenceNum")
     141                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("ui32SequenceNum")
     142                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$27)
     143                            .dwattr $C$DW$15, DW_AT_location[DW_OP_breg13 4]
     144                    
     145                    $C$DW$16        .dwtag  DW_TAG_variable
     146                            .dwattr $C$DW$16, DW_AT_name("ui8Int")
     147                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("ui8Int")
     148                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$112)
     149                            .dwattr $C$DW$16, DW_AT_location[DW_OP_breg13 8]
     150                    
     151                    ;----------------------------------------------------------------------
     152                    ; 101 | uint_fast8_t ui8Int;                                                   
     153                    ; 103 | //                                                                     
     154                    ; 104 | // Determine the interrupt to register based on the sequence number.   
     155                    ; 105 | //                                                                     
     156                    ;----------------------------------------------------------------------
     157 00000004 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |100|  ; [ORIG 16-BIT INS]
     158 00000006 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |100|  ; [ORIG 16-BIT INS]
     159                            .dwpsn  file "../driverlib/adc.c",line 106,column 5,is_stmt,isa 1
     160                    ;----------------------------------------------------------------------
     161                    ; 106 | if(CLASS_IS_TM4C123)                                                   
     162                    ;----------------------------------------------------------------------
     163 00000008 4981              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |106|  ; [ORIG 16-BIT INS]
     164 0000000a 4880              LDR       A1, $C$CON1           ; [DPU_V7M3_PIPE] |106|  ; [ORIG 16-BIT INS]
     165 0000000c 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |106|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    4

     166 0000000e 4981              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |106|  ; [ORIG 16-BIT INS]
     167 00000010 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |106|  ; [ORIG 16-BIT INS]
     168 00000012 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |106|  ; [ORIG 16-BIT INS]
     169 00000014 D10A              BNE       ||$C$L3||             ; [DPU_V7M3_PIPE] |106|  ; [ORIG 16-BIT INS]
     170                            ; BRANCHCC OCCURS {||$C$L3||}    ; [] |106| 
     171                    ;* --------------------------------------------------------------------------*
     172                            .dwpsn  file "../driverlib/adc.c",line 108,column 9,is_stmt,isa 1
     173                    ;----------------------------------------------------------------------
     174                    ; 108 | ui8Int = ((ui32Base == ADC0_BASE) ?                                    
     175                    ; 109 |           (INT_ADC0SS0_TM4C123 + ui32SequenceNum) :                    
     176                    ; 110 |           (INT_ADC1SS0_TM4C123 + ui32SequenceNum));                    
     177                    ;----------------------------------------------------------------------
     178 00000016 4980              LDR       A2, $C$CON4           ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     179 00000018 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     180 0000001a 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     181 0000001c D102              BNE       ||$C$L1||             ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     182                            ; BRANCHCC OCCURS {||$C$L1||}    ; [] |108| 
     183                    ;* --------------------------------------------------------------------------*
     184 0000001e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     185 00000020 301E              ADDS      A1, A1, #30           ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     186 00000022 E001              B         ||$C$L2||             ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     187                            ; BRANCH OCCURS {||$C$L2||}      ; [] |108| 
     188                    ;* --------------------------------------------------------------------------*
     189 00000024           ||$C$L1||:    
     190 00000024 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     191 00000026 3040              ADDS      A1, A1, #64           ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     192                    ;* --------------------------------------------------------------------------*
     193 00000028           ||$C$L2||:    
     194 00000028 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |108|  ; [ORIG 16-BIT INS]
     195                            .dwpsn  file "../driverlib/adc.c",line 111,column 5,is_stmt,isa 1
     196 0000002a E013              B         ||$C$L7||             ; [DPU_V7M3_PIPE] |111|  ; [ORIG 16-BIT INS]
     197                            ; BRANCH OCCURS {||$C$L7||}      ; [] |111| 
     198                    ;* --------------------------------------------------------------------------*
     199 0000002c           ||$C$L3||:    
     200                            .dwpsn  file "../driverlib/adc.c",line 112,column 10,is_stmt,isa 1
     201                    ;----------------------------------------------------------------------
     202                    ; 112 | else if(CLASS_IS_TM4C129)                                              
     203                    ;----------------------------------------------------------------------
     204 0000002c 4978              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |112|  ; [ORIG 16-BIT INS]
     205 0000002e 4877              LDR       A1, $C$CON1           ; [DPU_V7M3_PIPE] |112|  ; [ORIG 16-BIT INS]
     206 00000030 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |112|  ; [ORIG 16-BIT INS]
     207 00000032 497A              LDR       A2, $C$CON5           ; [DPU_V7M3_PIPE] |112|  ; [ORIG 16-BIT INS]
     208 00000034 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |112|  ; [ORIG 16-BIT INS]
     209 00000036 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |112|  ; [ORIG 16-BIT INS]
     210 00000038 D10A              BNE       ||$C$L6||             ; [DPU_V7M3_PIPE] |112|  ; [ORIG 16-BIT INS]
     211                            ; BRANCHCC OCCURS {||$C$L6||}    ; [] |112| 
     212                    ;* --------------------------------------------------------------------------*
     213                            .dwpsn  file "../driverlib/adc.c",line 114,column 9,is_stmt,isa 1
     214                    ;----------------------------------------------------------------------
     215                    ; 114 | ui8Int = ((ui32Base == ADC0_BASE) ?                                    
     216                    ; 115 |           (INT_ADC0SS0_TM4C129 + ui32SequenceNum) :                    
     217                    ; 116 |           (INT_ADC1SS0_TM4C129 + ui32SequenceNum));                    
     218                    ;----------------------------------------------------------------------
     219 0000003a 4977              LDR       A2, $C$CON4           ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     220 0000003c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    5

     221 0000003e 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     222 00000040 D102              BNE       ||$C$L4||             ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     223                            ; BRANCHCC OCCURS {||$C$L4||}    ; [] |114| 
     224                    ;* --------------------------------------------------------------------------*
     225 00000042 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     226 00000044 301E              ADDS      A1, A1, #30           ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     227 00000046 E001              B         ||$C$L5||             ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     228                            ; BRANCH OCCURS {||$C$L5||}      ; [] |114| 
     229                    ;* --------------------------------------------------------------------------*
     230 00000048           ||$C$L4||:    
     231 00000048 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     232 0000004a 303E              ADDS      A1, A1, #62           ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     233                    ;* --------------------------------------------------------------------------*
     234 0000004c           ||$C$L5||:    
     235 0000004c 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |114|  ; [ORIG 16-BIT INS]
     236                            .dwpsn  file "../driverlib/adc.c",line 117,column 5,is_stmt,isa 1
     237                    ;----------------------------------------------------------------------
     238                    ; 118 | else                                                                   
     239                    ;----------------------------------------------------------------------
     240 0000004e E001              B         ||$C$L7||             ; [DPU_V7M3_PIPE] |117|  ; [ORIG 16-BIT INS]
     241                            ; BRANCH OCCURS {||$C$L7||}      ; [] |117| 
     242                    ;* --------------------------------------------------------------------------*
     243 00000050           ||$C$L6||:    
     244                            .dwpsn  file "../driverlib/adc.c",line 120,column 9,is_stmt,isa 1
     245                    ;----------------------------------------------------------------------
     246                    ; 120 | ui8Int = 0;                                                            
     247                    ;----------------------------------------------------------------------
     248 00000050 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |120|  ; [ORIG 16-BIT INS]
     249 00000052 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |120|  ; [ORIG 16-BIT INS]
     250                    ;* --------------------------------------------------------------------------*
     251 00000054           ||$C$L7||:    
     252                            .dwpsn  file "../driverlib/adc.c",line 123,column 5,is_stmt,isa 1
     253                    ;----------------------------------------------------------------------
     254                    ; 123 | return(ui8Int);                                                        
     255                    ;----------------------------------------------------------------------
     256 00000054 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |123|  ; [ORIG 16-BIT INS]
     257                            .dwpsn  file "../driverlib/adc.c",line 124,column 1,is_stmt,isa 1
     258 00000056 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     259                            .dwcfi  cfa_offset, 0
     260                    $C$DW$17        .dwtag  DW_TAG_TI_branch
     261                            .dwattr $C$DW$17, DW_AT_low_pc(0x00)
     262                            .dwattr $C$DW$17, DW_AT_TI_return
     263                    
     264 00000058 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     265                            ; BRANCH OCCURS                  ; [] 
     266                            .dwattr $C$DW$11, DW_AT_TI_end_file("../driverlib/adc.c")
     267                            .dwattr $C$DW$11, DW_AT_TI_end_line(0x7c)
     268                            .dwattr $C$DW$11, DW_AT_TI_end_column(0x01)
     269                            .dwendentry
     270                            .dwendtag $C$DW$11
     271                    
     272 0000005a                   .sect   ".text"
     273                            .clink
     274                            .thumbfunc ADCIntRegister
     275 0000005a                   .thumb
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    6

     276                            .global ADCIntRegister
     277                    
     278                    $C$DW$18        .dwtag  DW_TAG_subprogram
     279                            .dwattr $C$DW$18, DW_AT_name("ADCIntRegister")
     280                            .dwattr $C$DW$18, DW_AT_low_pc(ADCIntRegister)
     281                            .dwattr $C$DW$18, DW_AT_high_pc(0x00)
     282                            .dwattr $C$DW$18, DW_AT_TI_symbol_name("ADCIntRegister")
     283                            .dwattr $C$DW$18, DW_AT_external
     284                            .dwattr $C$DW$18, DW_AT_TI_begin_file("../driverlib/adc.c")
     285                            .dwattr $C$DW$18, DW_AT_TI_begin_line(0x94)
     286                            .dwattr $C$DW$18, DW_AT_TI_begin_column(0x01)
     287                            .dwattr $C$DW$18, DW_AT_decl_file("../driverlib/adc.c")
     288                            .dwattr $C$DW$18, DW_AT_decl_line(0x94)
     289                            .dwattr $C$DW$18, DW_AT_decl_column(0x01)
     290                            .dwattr $C$DW$18, DW_AT_TI_max_frame_size(0x18)
     291                            .dwpsn  file "../driverlib/adc.c",line 150,column 1,is_stmt,address ADCIntRegister,isa 1
     292                    
     293                            .dwfde $C$DW$CIE, ADCIntRegister
     294                    $C$DW$19        .dwtag  DW_TAG_formal_parameter
     295                            .dwattr $C$DW$19, DW_AT_name("ui32Base")
     296                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("ui32Base")
     297                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$27)
     298                            .dwattr $C$DW$19, DW_AT_location[DW_OP_reg0]
     299                    
     300                    $C$DW$20        .dwtag  DW_TAG_formal_parameter
     301                            .dwattr $C$DW$20, DW_AT_name("ui32SequenceNum")
     302                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("ui32SequenceNum")
     303                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$27)
     304                            .dwattr $C$DW$20, DW_AT_location[DW_OP_reg1]
     305                    
     306                    $C$DW$21        .dwtag  DW_TAG_formal_parameter
     307                            .dwattr $C$DW$21, DW_AT_name("pfnHandler")
     308                            .dwattr $C$DW$21, DW_AT_TI_symbol_name("pfnHandler")
     309                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$25)
     310                            .dwattr $C$DW$21, DW_AT_location[DW_OP_reg2]
     311                    
     312                    ;----------------------------------------------------------------------
     313                    ; 148 | ADCIntRegister(uint32_t ui32Base, uint32_t ui32SequenceNum,            
     314                    ; 149 | void (*pfnHandler)(void))                                              
     315                    ;----------------------------------------------------------------------
     316                    
     317                    ;*****************************************************************************
     318                    ;* FUNCTION NAME: ADCIntRegister                                             *
     319                    ;*                                                                           *
     320                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
     321                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
     322                    ;*                           FPEXC,FPSCR                                     *
     323                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
     324                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
     325                    ;*                           FPEXC,FPSCR                                     *
     326                    ;*   Local Frame Size  : 0 Args + 16 Auto + 4 Save = 20 byte                 *
     327                    ;*****************************************************************************
     328 0000005a           ADCIntRegister:
     329                    ;* --------------------------------------------------------------------------*
     330                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    7

     331 0000005a B500              PUSH      {LR}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     332                            .dwcfi  cfa_offset, 4
     333                            .dwcfi  save_reg_to_mem, 14, -4
     334 0000005c 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     335                            .dwcfi  cfa_offset, 24
     336                    $C$DW$22        .dwtag  DW_TAG_variable
     337                            .dwattr $C$DW$22, DW_AT_name("ui32Base")
     338                            .dwattr $C$DW$22, DW_AT_TI_symbol_name("ui32Base")
     339                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$27)
     340                            .dwattr $C$DW$22, DW_AT_location[DW_OP_breg13 0]
     341                    
     342                    $C$DW$23        .dwtag  DW_TAG_variable
     343                            .dwattr $C$DW$23, DW_AT_name("ui32SequenceNum")
     344                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("ui32SequenceNum")
     345                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$27)
     346                            .dwattr $C$DW$23, DW_AT_location[DW_OP_breg13 4]
     347                    
     348                    $C$DW$24        .dwtag  DW_TAG_variable
     349                            .dwattr $C$DW$24, DW_AT_name("pfnHandler")
     350                            .dwattr $C$DW$24, DW_AT_TI_symbol_name("pfnHandler")
     351                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$25)
     352                            .dwattr $C$DW$24, DW_AT_location[DW_OP_breg13 8]
     353                    
     354                    $C$DW$25        .dwtag  DW_TAG_variable
     355                            .dwattr $C$DW$25, DW_AT_name("ui8Int")
     356                            .dwattr $C$DW$25, DW_AT_TI_symbol_name("ui8Int")
     357                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$112)
     358                            .dwattr $C$DW$25, DW_AT_location[DW_OP_breg13 12]
     359                    
     360                    ;----------------------------------------------------------------------
     361                    ; 151 | uint_fast8_t ui8Int;                                                   
     362                    ; 153 | //                                                                     
     363                    ; 154 | // Check the arguments.                                                
     364                    ; 155 | //                                                                     
     365                    ; 156 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
     366                    ; 157 | ASSERT(ui32SequenceNum < 4);                                           
     367                    ; 159 | //                                                                     
     368                    ; 160 | // Determine the interrupt to register based on the sequence number.   
     369                    ; 161 | //                                                                     
     370                    ;----------------------------------------------------------------------
     371 00000060 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
     372 00000062 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
     373 00000064 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
     374                            .dwpsn  file "../driverlib/adc.c",line 162,column 5,is_stmt,isa 1
     375                    ;----------------------------------------------------------------------
     376                    ; 162 | ui8Int = _ADCIntNumberGet(ui32Base, ui32SequenceNum);                  
     377                    ; 163 | ASSERT(ui8Int != 0);                                                   
     378                    ; 165 | //                                                                     
     379                    ; 166 | // Register the interrupt handler.                                     
     380                    ; 167 | //                                                                     
     381                    ;----------------------------------------------------------------------
     382 00000066 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
     383 00000068 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
     384                    $C$DW$26        .dwtag  DW_TAG_TI_branch
     385                            .dwattr $C$DW$26, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    8

     386                            .dwattr $C$DW$26, DW_AT_name("_ADCIntNumberGet")
     387                            .dwattr $C$DW$26, DW_AT_TI_call
     388                    
     389 0000006a FFFEF7FF!         BL        _ADCIntNumberGet      ; [DPU_V7M3_PIPE] |162|  ; [KEEP 32-BIT INS]
     390                            ; CALL OCCURS {_ADCIntNumberGet }  ; [] |162| 
     391 0000006e 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
     392                            .dwpsn  file "../driverlib/adc.c",line 168,column 5,is_stmt,isa 1
     393                    ;----------------------------------------------------------------------
     394                    ; 168 | IntRegister(ui8Int, pfnHandler);                                       
     395                    ; 170 | //                                                                     
     396                    ; 171 | // Enable the timer interrupt.                                         
     397                    ; 172 | //                                                                     
     398                    ;----------------------------------------------------------------------
     399 00000070 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |168|  ; [ORIG 16-BIT INS]
     400 00000072 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |168|  ; [ORIG 16-BIT INS]
     401                    $C$DW$27        .dwtag  DW_TAG_TI_branch
     402                            .dwattr $C$DW$27, DW_AT_low_pc(0x00)
     403                            .dwattr $C$DW$27, DW_AT_name("IntRegister")
     404                            .dwattr $C$DW$27, DW_AT_TI_call
     405                    
     406 00000074 FFFEF7FF!         BL        IntRegister           ; [DPU_V7M3_PIPE] |168|  ; [KEEP 32-BIT INS]
     407                            ; CALL OCCURS {IntRegister }     ; [] |168| 
     408                            .dwpsn  file "../driverlib/adc.c",line 173,column 5,is_stmt,isa 1
     409                    ;----------------------------------------------------------------------
     410                    ; 173 | IntEnable(ui8Int);                                                     
     411                    ;----------------------------------------------------------------------
     412 00000078 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
     413                    $C$DW$28        .dwtag  DW_TAG_TI_branch
     414                            .dwattr $C$DW$28, DW_AT_low_pc(0x00)
     415                            .dwattr $C$DW$28, DW_AT_name("IntEnable")
     416                            .dwattr $C$DW$28, DW_AT_TI_call
     417                    
     418 0000007a FFFEF7FF!         BL        IntEnable             ; [DPU_V7M3_PIPE] |173|  ; [KEEP 32-BIT INS]
     419                            ; CALL OCCURS {IntEnable }       ; [] |173| 
     420                            .dwpsn  file "../driverlib/adc.c",line 174,column 1,is_stmt,isa 1
     421 0000007e B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     422                            .dwcfi  cfa_offset, 4
     423                    $C$DW$29        .dwtag  DW_TAG_TI_branch
     424                            .dwattr $C$DW$29, DW_AT_low_pc(0x00)
     425                            .dwattr $C$DW$29, DW_AT_TI_return
     426                    
     427 00000080 BD00              POP       {PC}                  ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     428                            .dwcfi  cfa_offset, 0
     429                            ; BRANCH OCCURS                  ; [] 
     430                            .dwattr $C$DW$18, DW_AT_TI_end_file("../driverlib/adc.c")
     431                            .dwattr $C$DW$18, DW_AT_TI_end_line(0xae)
     432                            .dwattr $C$DW$18, DW_AT_TI_end_column(0x01)
     433                            .dwendentry
     434                            .dwendtag $C$DW$18
     435                    
     436 00000082                   .sect   ".text"
     437                            .clink
     438                            .thumbfunc ADCIntUnregister
     439 00000082                   .thumb
     440                            .global ADCIntUnregister
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE    9

     441                    
     442                    $C$DW$30        .dwtag  DW_TAG_subprogram
     443                            .dwattr $C$DW$30, DW_AT_name("ADCIntUnregister")
     444                            .dwattr $C$DW$30, DW_AT_low_pc(ADCIntUnregister)
     445                            .dwattr $C$DW$30, DW_AT_high_pc(0x00)
     446                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("ADCIntUnregister")
     447                            .dwattr $C$DW$30, DW_AT_external
     448                            .dwattr $C$DW$30, DW_AT_TI_begin_file("../driverlib/adc.c")
     449                            .dwattr $C$DW$30, DW_AT_TI_begin_line(0xc2)
     450                            .dwattr $C$DW$30, DW_AT_TI_begin_column(0x01)
     451                            .dwattr $C$DW$30, DW_AT_decl_file("../driverlib/adc.c")
     452                            .dwattr $C$DW$30, DW_AT_decl_line(0xc2)
     453                            .dwattr $C$DW$30, DW_AT_decl_column(0x01)
     454                            .dwattr $C$DW$30, DW_AT_TI_max_frame_size(0x10)
     455                            .dwpsn  file "../driverlib/adc.c",line 195,column 1,is_stmt,address ADCIntUnregister,isa 1
     456                    
     457                            .dwfde $C$DW$CIE, ADCIntUnregister
     458                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
     459                            .dwattr $C$DW$31, DW_AT_name("ui32Base")
     460                            .dwattr $C$DW$31, DW_AT_TI_symbol_name("ui32Base")
     461                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$27)
     462                            .dwattr $C$DW$31, DW_AT_location[DW_OP_reg0]
     463                    
     464                    $C$DW$32        .dwtag  DW_TAG_formal_parameter
     465                            .dwattr $C$DW$32, DW_AT_name("ui32SequenceNum")
     466                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("ui32SequenceNum")
     467                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$27)
     468                            .dwattr $C$DW$32, DW_AT_location[DW_OP_reg1]
     469                    
     470                    ;----------------------------------------------------------------------
     471                    ; 194 | ADCIntUnregister(uint32_t ui32Base, uint32_t ui32SequenceNum)          
     472                    ;----------------------------------------------------------------------
     473                    
     474                    ;*****************************************************************************
     475                    ;* FUNCTION NAME: ADCIntUnregister                                           *
     476                    ;*                                                                           *
     477                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
     478                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
     479                    ;*                           FPEXC,FPSCR                                     *
     480                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
     481                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
     482                    ;*                           FPEXC,FPSCR                                     *
     483                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
     484                    ;*****************************************************************************
     485 00000082           ADCIntUnregister:
     486                    ;* --------------------------------------------------------------------------*
     487                            .dwcfi  cfa_offset, 0
     488 00000082 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     489                            .dwcfi  cfa_offset, 16
     490                            .dwcfi  save_reg_to_mem, 14, -4
     491                            .dwcfi  save_reg_to_mem, 3, -8
     492                            .dwcfi  save_reg_to_mem, 2, -12
     493                            .dwcfi  save_reg_to_mem, 1, -16
     494                    $C$DW$33        .dwtag  DW_TAG_variable
     495                            .dwattr $C$DW$33, DW_AT_name("ui32Base")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   10

     496                            .dwattr $C$DW$33, DW_AT_TI_symbol_name("ui32Base")
     497                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$27)
     498                            .dwattr $C$DW$33, DW_AT_location[DW_OP_breg13 0]
     499                    
     500                    $C$DW$34        .dwtag  DW_TAG_variable
     501                            .dwattr $C$DW$34, DW_AT_name("ui32SequenceNum")
     502                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("ui32SequenceNum")
     503                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$27)
     504                            .dwattr $C$DW$34, DW_AT_location[DW_OP_breg13 4]
     505                    
     506                    $C$DW$35        .dwtag  DW_TAG_variable
     507                            .dwattr $C$DW$35, DW_AT_name("ui8Int")
     508                            .dwattr $C$DW$35, DW_AT_TI_symbol_name("ui8Int")
     509                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$112)
     510                            .dwattr $C$DW$35, DW_AT_location[DW_OP_breg13 8]
     511                    
     512                    ;----------------------------------------------------------------------
     513                    ; 196 | uint_fast8_t ui8Int;                                                   
     514                    ; 198 | //                                                                     
     515                    ; 199 | // Check the arguments.                                                
     516                    ; 200 | //                                                                     
     517                    ; 201 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
     518                    ; 202 | ASSERT(ui32SequenceNum < 4);                                           
     519                    ; 204 | //                                                                     
     520                    ; 205 | // Determine the interrupt to unregister based on the sequence number. 
     521                    ; 206 | //                                                                     
     522                    ;----------------------------------------------------------------------
     523 00000084 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |195|  ; [ORIG 16-BIT INS]
     524 00000086 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |195|  ; [ORIG 16-BIT INS]
     525                            .dwpsn  file "../driverlib/adc.c",line 207,column 5,is_stmt,isa 1
     526                    ;----------------------------------------------------------------------
     527                    ; 207 | ui8Int = _ADCIntNumberGet(ui32Base, ui32SequenceNum);                  
     528                    ; 208 | ASSERT(ui8Int != 0);                                                   
     529                    ; 210 | //                                                                     
     530                    ; 211 | // Disable the interrupt.                                              
     531                    ; 212 | //                                                                     
     532                    ;----------------------------------------------------------------------
     533 00000088 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
     534 0000008a 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
     535                    $C$DW$36        .dwtag  DW_TAG_TI_branch
     536                            .dwattr $C$DW$36, DW_AT_low_pc(0x00)
     537                            .dwattr $C$DW$36, DW_AT_name("_ADCIntNumberGet")
     538                            .dwattr $C$DW$36, DW_AT_TI_call
     539                    
     540 0000008c FFFEF7FF!         BL        _ADCIntNumberGet      ; [DPU_V7M3_PIPE] |207|  ; [KEEP 32-BIT INS]
     541                            ; CALL OCCURS {_ADCIntNumberGet }  ; [] |207| 
     542 00000090 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
     543                            .dwpsn  file "../driverlib/adc.c",line 213,column 5,is_stmt,isa 1
     544                    ;----------------------------------------------------------------------
     545                    ; 213 | IntDisable(ui8Int);                                                    
     546                    ; 215 | //                                                                     
     547                    ; 216 | // Unregister the interrupt handler.                                   
     548                    ; 217 | //                                                                     
     549                    ;----------------------------------------------------------------------
     550 00000092 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |213|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   11

     551                    $C$DW$37        .dwtag  DW_TAG_TI_branch
     552                            .dwattr $C$DW$37, DW_AT_low_pc(0x00)
     553                            .dwattr $C$DW$37, DW_AT_name("IntDisable")
     554                            .dwattr $C$DW$37, DW_AT_TI_call
     555                    
     556 00000094 FFFEF7FF!         BL        IntDisable            ; [DPU_V7M3_PIPE] |213|  ; [KEEP 32-BIT INS]
     557                            ; CALL OCCURS {IntDisable }      ; [] |213| 
     558                            .dwpsn  file "../driverlib/adc.c",line 218,column 5,is_stmt,isa 1
     559                    ;----------------------------------------------------------------------
     560                    ; 218 | IntUnregister(ui8Int);                                                 
     561                    ;----------------------------------------------------------------------
     562 00000098 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |218|  ; [ORIG 16-BIT INS]
     563                    $C$DW$38        .dwtag  DW_TAG_TI_branch
     564                            .dwattr $C$DW$38, DW_AT_low_pc(0x00)
     565                            .dwattr $C$DW$38, DW_AT_name("IntUnregister")
     566                            .dwattr $C$DW$38, DW_AT_TI_call
     567                    
     568 0000009a FFFEF7FF!         BL        IntUnregister         ; [DPU_V7M3_PIPE] |218|  ; [KEEP 32-BIT INS]
     569                            ; CALL OCCURS {IntUnregister }   ; [] |218| 
     570                            .dwpsn  file "../driverlib/adc.c",line 219,column 1,is_stmt,isa 1
     571                    $C$DW$39        .dwtag  DW_TAG_TI_branch
     572                            .dwattr $C$DW$39, DW_AT_low_pc(0x00)
     573                            .dwattr $C$DW$39, DW_AT_TI_return
     574                    
     575 0000009e BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     576                            .dwcfi  cfa_offset, 0
     577                            .dwcfi  restore_reg, 3
     578                            .dwcfi  restore_reg, 2
     579                            .dwcfi  restore_reg, 1
     580                            ; BRANCH OCCURS                  ; [] 
     581                            .dwattr $C$DW$30, DW_AT_TI_end_file("../driverlib/adc.c")
     582                            .dwattr $C$DW$30, DW_AT_TI_end_line(0xdb)
     583                            .dwattr $C$DW$30, DW_AT_TI_end_column(0x01)
     584                            .dwendentry
     585                            .dwendtag $C$DW$30
     586                    
     587 000000a0                   .sect   ".text"
     588                            .clink
     589                            .thumbfunc ADCIntDisable
     590 000000a0                   .thumb
     591                            .global ADCIntDisable
     592                    
     593                    $C$DW$40        .dwtag  DW_TAG_subprogram
     594                            .dwattr $C$DW$40, DW_AT_name("ADCIntDisable")
     595                            .dwattr $C$DW$40, DW_AT_low_pc(ADCIntDisable)
     596                            .dwattr $C$DW$40, DW_AT_high_pc(0x00)
     597                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("ADCIntDisable")
     598                            .dwattr $C$DW$40, DW_AT_external
     599                            .dwattr $C$DW$40, DW_AT_TI_begin_file("../driverlib/adc.c")
     600                            .dwattr $C$DW$40, DW_AT_TI_begin_line(0xea)
     601                            .dwattr $C$DW$40, DW_AT_TI_begin_column(0x01)
     602                            .dwattr $C$DW$40, DW_AT_decl_file("../driverlib/adc.c")
     603                            .dwattr $C$DW$40, DW_AT_decl_line(0xea)
     604                            .dwattr $C$DW$40, DW_AT_decl_column(0x01)
     605                            .dwattr $C$DW$40, DW_AT_TI_max_frame_size(0x08)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   12

     606                            .dwpsn  file "../driverlib/adc.c",line 235,column 1,is_stmt,address ADCIntDisable,isa 1
     607                    
     608                            .dwfde $C$DW$CIE, ADCIntDisable
     609                    $C$DW$41        .dwtag  DW_TAG_formal_parameter
     610                            .dwattr $C$DW$41, DW_AT_name("ui32Base")
     611                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("ui32Base")
     612                            .dwattr $C$DW$41, DW_AT_type(*$C$DW$T$27)
     613                            .dwattr $C$DW$41, DW_AT_location[DW_OP_reg0]
     614                    
     615                    $C$DW$42        .dwtag  DW_TAG_formal_parameter
     616                            .dwattr $C$DW$42, DW_AT_name("ui32SequenceNum")
     617                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("ui32SequenceNum")
     618                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$27)
     619                            .dwattr $C$DW$42, DW_AT_location[DW_OP_reg1]
     620                    
     621                    ;----------------------------------------------------------------------
     622                    ; 234 | ADCIntDisable(uint32_t ui32Base, uint32_t ui32SequenceNum)             
     623                    ;----------------------------------------------------------------------
     624                    
     625                    ;*****************************************************************************
     626                    ;* FUNCTION NAME: ADCIntDisable                                              *
     627                    ;*                                                                           *
     628                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
     629                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
     630                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
     631                    ;*****************************************************************************
     632 000000a0           ADCIntDisable:
     633                    ;* --------------------------------------------------------------------------*
     634                            .dwcfi  cfa_offset, 0
     635 000000a0 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     636                            .dwcfi  cfa_offset, 8
     637                    $C$DW$43        .dwtag  DW_TAG_variable
     638                            .dwattr $C$DW$43, DW_AT_name("ui32Base")
     639                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("ui32Base")
     640                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$27)
     641                            .dwattr $C$DW$43, DW_AT_location[DW_OP_breg13 0]
     642                    
     643                    $C$DW$44        .dwtag  DW_TAG_variable
     644                            .dwattr $C$DW$44, DW_AT_name("ui32SequenceNum")
     645                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("ui32SequenceNum")
     646                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$27)
     647                            .dwattr $C$DW$44, DW_AT_location[DW_OP_breg13 4]
     648                    
     649                    ;----------------------------------------------------------------------
     650                    ; 236 | //                                                                     
     651                    ; 237 | // Check the arguments.                                                
     652                    ; 238 | //                                                                     
     653                    ; 239 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
     654                    ; 240 | ASSERT(ui32SequenceNum < 4);                                           
     655                    ; 242 | //                                                                     
     656                    ; 243 | // Disable this sample sequence interrupt.                             
     657                    ; 244 | //                                                                     
     658                    ;----------------------------------------------------------------------
     659 000000a4 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |235|  ; [ORIG 16-BIT INS]
     660 000000a6 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |235|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   13

     661                            .dwpsn  file "../driverlib/adc.c",line 245,column 5,is_stmt,isa 1
     662                    ;----------------------------------------------------------------------
     663                    ; 245 | HWREG(ui32Base + ADC_O_IM) &= ~(1 << ui32SequenceNum);                 
     664                    ;----------------------------------------------------------------------
     665 000000a8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
     666 000000aa 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
     667 000000ac 3008              ADDS      A1, A1, #8            ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
     668 000000ae 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
     669 000000b0 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
     670 000000b2 4099              LSLS      A2, A2, A4            ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
     671 000000b4 438A              BICS      A3, A3, A2            ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
     672 000000b6 6002              STR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |245|  ; [ORIG 16-BIT INS]
     673                            .dwpsn  file "../driverlib/adc.c",line 246,column 1,is_stmt,isa 1
     674 000000b8 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     675                            .dwcfi  cfa_offset, 0
     676                    $C$DW$45        .dwtag  DW_TAG_TI_branch
     677                            .dwattr $C$DW$45, DW_AT_low_pc(0x00)
     678                            .dwattr $C$DW$45, DW_AT_TI_return
     679                    
     680 000000ba 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     681                            ; BRANCH OCCURS                  ; [] 
     682                            .dwattr $C$DW$40, DW_AT_TI_end_file("../driverlib/adc.c")
     683                            .dwattr $C$DW$40, DW_AT_TI_end_line(0xf6)
     684                            .dwattr $C$DW$40, DW_AT_TI_end_column(0x01)
     685                            .dwendentry
     686                            .dwendtag $C$DW$40
     687                    
     688 000000bc                   .sect   ".text"
     689                            .clink
     690                            .thumbfunc ADCIntEnable
     691 000000bc                   .thumb
     692                            .global ADCIntEnable
     693                    
     694                    $C$DW$46        .dwtag  DW_TAG_subprogram
     695                            .dwattr $C$DW$46, DW_AT_name("ADCIntEnable")
     696                            .dwattr $C$DW$46, DW_AT_low_pc(ADCIntEnable)
     697                            .dwattr $C$DW$46, DW_AT_high_pc(0x00)
     698                            .dwattr $C$DW$46, DW_AT_TI_symbol_name("ADCIntEnable")
     699                            .dwattr $C$DW$46, DW_AT_external
     700                            .dwattr $C$DW$46, DW_AT_TI_begin_file("../driverlib/adc.c")
     701                            .dwattr $C$DW$46, DW_AT_TI_begin_line(0x107)
     702                            .dwattr $C$DW$46, DW_AT_TI_begin_column(0x01)
     703                            .dwattr $C$DW$46, DW_AT_decl_file("../driverlib/adc.c")
     704                            .dwattr $C$DW$46, DW_AT_decl_line(0x107)
     705                            .dwattr $C$DW$46, DW_AT_decl_column(0x01)
     706                            .dwattr $C$DW$46, DW_AT_TI_max_frame_size(0x08)
     707                            .dwpsn  file "../driverlib/adc.c",line 264,column 1,is_stmt,address ADCIntEnable,isa 1
     708                    
     709                            .dwfde $C$DW$CIE, ADCIntEnable
     710                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
     711                            .dwattr $C$DW$47, DW_AT_name("ui32Base")
     712                            .dwattr $C$DW$47, DW_AT_TI_symbol_name("ui32Base")
     713                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$27)
     714                            .dwattr $C$DW$47, DW_AT_location[DW_OP_reg0]
     715                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   14

     716                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
     717                            .dwattr $C$DW$48, DW_AT_name("ui32SequenceNum")
     718                            .dwattr $C$DW$48, DW_AT_TI_symbol_name("ui32SequenceNum")
     719                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$27)
     720                            .dwattr $C$DW$48, DW_AT_location[DW_OP_reg1]
     721                    
     722                    ;----------------------------------------------------------------------
     723                    ; 263 | ADCIntEnable(uint32_t ui32Base, uint32_t ui32SequenceNum)              
     724                    ;----------------------------------------------------------------------
     725                    
     726                    ;*****************************************************************************
     727                    ;* FUNCTION NAME: ADCIntEnable                                               *
     728                    ;*                                                                           *
     729                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
     730                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
     731                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
     732                    ;*****************************************************************************
     733 000000bc           ADCIntEnable:
     734                    ;* --------------------------------------------------------------------------*
     735                            .dwcfi  cfa_offset, 0
     736 000000bc 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     737                            .dwcfi  cfa_offset, 8
     738                    $C$DW$49        .dwtag  DW_TAG_variable
     739                            .dwattr $C$DW$49, DW_AT_name("ui32Base")
     740                            .dwattr $C$DW$49, DW_AT_TI_symbol_name("ui32Base")
     741                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$27)
     742                            .dwattr $C$DW$49, DW_AT_location[DW_OP_breg13 0]
     743                    
     744                    $C$DW$50        .dwtag  DW_TAG_variable
     745                            .dwattr $C$DW$50, DW_AT_name("ui32SequenceNum")
     746                            .dwattr $C$DW$50, DW_AT_TI_symbol_name("ui32SequenceNum")
     747                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$27)
     748                            .dwattr $C$DW$50, DW_AT_location[DW_OP_breg13 4]
     749                    
     750                    ;----------------------------------------------------------------------
     751                    ; 265 | //                                                                     
     752                    ; 266 | // Check the arguments.                                                
     753                    ; 267 | //                                                                     
     754                    ; 268 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
     755                    ; 269 | ASSERT(ui32SequenceNum < 4);                                           
     756                    ; 271 | //                                                                     
     757                    ; 272 | // Clear any outstanding interrupts on this sample sequence.           
     758                    ; 273 | //                                                                     
     759                    ;----------------------------------------------------------------------
     760 000000c0 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |264|  ; [ORIG 16-BIT INS]
     761 000000c2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |264|  ; [ORIG 16-BIT INS]
     762                            .dwpsn  file "../driverlib/adc.c",line 274,column 5,is_stmt,isa 1
     763                    ;----------------------------------------------------------------------
     764                    ; 274 | HWREG(ui32Base + ADC_O_ISC) = 1 << ui32SequenceNum;                    
     765                    ; 276 | //                                                                     
     766                    ; 277 | // Enable this sample sequence interrupt.                              
     767                    ; 278 | //                                                                     
     768                    ;----------------------------------------------------------------------
     769 000000c4 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
     770 000000c6 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   15

     771 000000c8 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
     772 000000ca 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
     773 000000cc 60C8              STR       A1, [A2, #12]         ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
     774                            .dwpsn  file "../driverlib/adc.c",line 279,column 5,is_stmt,isa 1
     775                    ;----------------------------------------------------------------------
     776                    ; 279 | HWREG(ui32Base + ADC_O_IM) |= 1 << ui32SequenceNum;                    
     777                    ;----------------------------------------------------------------------
     778 000000ce 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     779 000000d0 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     780 000000d2 3008              ADDS      A1, A1, #8            ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     781 000000d4 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     782 000000d6 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     783 000000d8 4099              LSLS      A2, A2, A4            ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     784 000000da 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     785 000000dc 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     786                            .dwpsn  file "../driverlib/adc.c",line 280,column 1,is_stmt,isa 1
     787 000000de B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     788                            .dwcfi  cfa_offset, 0
     789                    $C$DW$51        .dwtag  DW_TAG_TI_branch
     790                            .dwattr $C$DW$51, DW_AT_low_pc(0x00)
     791                            .dwattr $C$DW$51, DW_AT_TI_return
     792                    
     793 000000e0 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     794                            ; BRANCH OCCURS                  ; [] 
     795                            .dwattr $C$DW$46, DW_AT_TI_end_file("../driverlib/adc.c")
     796                            .dwattr $C$DW$46, DW_AT_TI_end_line(0x118)
     797                            .dwattr $C$DW$46, DW_AT_TI_end_column(0x01)
     798                            .dwendentry
     799                            .dwendtag $C$DW$46
     800                    
     801 000000e2                   .sect   ".text"
     802                            .clink
     803                            .thumbfunc ADCIntStatus
     804 000000e2                   .thumb
     805                            .global ADCIntStatus
     806                    
     807                    $C$DW$52        .dwtag  DW_TAG_subprogram
     808                            .dwattr $C$DW$52, DW_AT_name("ADCIntStatus")
     809                            .dwattr $C$DW$52, DW_AT_low_pc(ADCIntStatus)
     810                            .dwattr $C$DW$52, DW_AT_high_pc(0x00)
     811                            .dwattr $C$DW$52, DW_AT_TI_symbol_name("ADCIntStatus")
     812                            .dwattr $C$DW$52, DW_AT_external
     813                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$27)
     814                            .dwattr $C$DW$52, DW_AT_TI_begin_file("../driverlib/adc.c")
     815                            .dwattr $C$DW$52, DW_AT_TI_begin_line(0x12b)
     816                            .dwattr $C$DW$52, DW_AT_TI_begin_column(0x01)
     817                            .dwattr $C$DW$52, DW_AT_decl_file("../driverlib/adc.c")
     818                            .dwattr $C$DW$52, DW_AT_decl_line(0x12b)
     819                            .dwattr $C$DW$52, DW_AT_decl_column(0x01)
     820                            .dwattr $C$DW$52, DW_AT_TI_max_frame_size(0x10)
     821                            .dwpsn  file "../driverlib/adc.c",line 300,column 1,is_stmt,address ADCIntStatus,isa 1
     822                    
     823                            .dwfde $C$DW$CIE, ADCIntStatus
     824                    $C$DW$53        .dwtag  DW_TAG_formal_parameter
     825                            .dwattr $C$DW$53, DW_AT_name("ui32Base")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   16

     826                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("ui32Base")
     827                            .dwattr $C$DW$53, DW_AT_type(*$C$DW$T$27)
     828                            .dwattr $C$DW$53, DW_AT_location[DW_OP_reg0]
     829                    
     830                    $C$DW$54        .dwtag  DW_TAG_formal_parameter
     831                            .dwattr $C$DW$54, DW_AT_name("ui32SequenceNum")
     832                            .dwattr $C$DW$54, DW_AT_TI_symbol_name("ui32SequenceNum")
     833                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$27)
     834                            .dwattr $C$DW$54, DW_AT_location[DW_OP_reg1]
     835                    
     836                    $C$DW$55        .dwtag  DW_TAG_formal_parameter
     837                            .dwattr $C$DW$55, DW_AT_name("bMasked")
     838                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("bMasked")
     839                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$38)
     840                            .dwattr $C$DW$55, DW_AT_location[DW_OP_reg2]
     841                    
     842                    ;----------------------------------------------------------------------
     843                    ; 299 | ADCIntStatus(uint32_t ui32Base, uint32_t ui32SequenceNum, bool bMasked)
     844                    ;----------------------------------------------------------------------
     845                    
     846                    ;*****************************************************************************
     847                    ;* FUNCTION NAME: ADCIntStatus                                               *
     848                    ;*                                                                           *
     849                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     850                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     851                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
     852                    ;*****************************************************************************
     853 000000e2           ADCIntStatus:
     854                    ;* --------------------------------------------------------------------------*
     855                            .dwcfi  cfa_offset, 0
     856 000000e2 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     857                            .dwcfi  cfa_offset, 16
     858                    $C$DW$56        .dwtag  DW_TAG_variable
     859                            .dwattr $C$DW$56, DW_AT_name("ui32Base")
     860                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("ui32Base")
     861                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$27)
     862                            .dwattr $C$DW$56, DW_AT_location[DW_OP_breg13 0]
     863                    
     864                    $C$DW$57        .dwtag  DW_TAG_variable
     865                            .dwattr $C$DW$57, DW_AT_name("ui32SequenceNum")
     866                            .dwattr $C$DW$57, DW_AT_TI_symbol_name("ui32SequenceNum")
     867                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$27)
     868                            .dwattr $C$DW$57, DW_AT_location[DW_OP_breg13 4]
     869                    
     870                    $C$DW$58        .dwtag  DW_TAG_variable
     871                            .dwattr $C$DW$58, DW_AT_name("ui32Temp")
     872                            .dwattr $C$DW$58, DW_AT_TI_symbol_name("ui32Temp")
     873                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$27)
     874                            .dwattr $C$DW$58, DW_AT_location[DW_OP_breg13 8]
     875                    
     876                    $C$DW$59        .dwtag  DW_TAG_variable
     877                            .dwattr $C$DW$59, DW_AT_name("bMasked")
     878                            .dwattr $C$DW$59, DW_AT_TI_symbol_name("bMasked")
     879                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$38)
     880                            .dwattr $C$DW$59, DW_AT_location[DW_OP_breg13 12]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   17

     881                    
     882                    ;----------------------------------------------------------------------
     883                    ; 301 | uint32_t ui32Temp;                                                     
     884                    ; 303 | //                                                                     
     885                    ; 304 | // Check the arguments.                                                
     886                    ; 305 | //                                                                     
     887                    ; 306 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
     888                    ; 307 | ASSERT(ui32SequenceNum < 4);                                           
     889                    ; 309 | //                                                                     
     890                    ; 310 | // Return either the interrupt status or the raw interrupt status as   
     891                    ; 311 | // requested.                                                          
     892                    ; 312 | //                                                                     
     893                    ;----------------------------------------------------------------------
     894 000000e6 200CF88D          STRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |300|  ; [KEEP 32-BIT INS]
     895 000000ea 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |300|  ; [ORIG 16-BIT INS]
     896 000000ec 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |300|  ; [ORIG 16-BIT INS]
     897                            .dwpsn  file "../driverlib/adc.c",line 313,column 5,is_stmt,isa 1
     898                    ;----------------------------------------------------------------------
     899                    ; 313 | if(bMasked)                                                            
     900                    ;----------------------------------------------------------------------
     901 000000ee 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |313|  ; [KEEP 32-BIT INS]
     902 000000f2 B140              CBZ       A1, ||$C$L8||         ; []  ; [ORIG 16-BIT INS]
     903                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |313| 
     904                    ;* --------------------------------------------------------------------------*
     905                            .dwpsn  file "../driverlib/adc.c",line 315,column 9,is_stmt,isa 1
     906                    ;----------------------------------------------------------------------
     907                    ; 315 | ui32Temp = HWREG(ui32Base + ADC_O_ISC) & (0x10001 << ui32SequenceNum); 
     908                    ;----------------------------------------------------------------------
     909 000000f4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |315|  ; [ORIG 16-BIT INS]
     910 000000f6 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |315|  ; [ORIG 16-BIT INS]
     911 000000f8 68C1              LDR       A2, [A1, #12]         ; [DPU_V7M3_PIPE] |315|  ; [ORIG 16-BIT INS]
     912 000000fa 1001F04F          MOV       A1, #65537            ; [DPU_V7M3_PIPE] |315|  ; [KEEP 32-BIT INS]
     913 000000fe 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |315|  ; [ORIG 16-BIT INS]
     914 00000100 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |315|  ; [ORIG 16-BIT INS]
     915 00000102 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |315|  ; [ORIG 16-BIT INS]
     916                            .dwpsn  file "../driverlib/adc.c",line 316,column 5,is_stmt,isa 1
     917                    ;----------------------------------------------------------------------
     918                    ; 317 | else                                                                   
     919                    ;----------------------------------------------------------------------
     920 00000104 E016              B         ||$C$L9||             ; [DPU_V7M3_PIPE] |316|  ; [ORIG 16-BIT INS]
     921                            ; BRANCH OCCURS {||$C$L9||}      ; [] |316| 
     922                    ;* --------------------------------------------------------------------------*
     923 00000106           ||$C$L8||:    
     924                            .dwpsn  file "../driverlib/adc.c",line 319,column 9,is_stmt,isa 1
     925                    ;----------------------------------------------------------------------
     926                    ; 319 | ui32Temp = (HWREG(ui32Base + ADC_O_RIS) &                              
     927                    ; 320 |             (0x10000 | (1 << ui32SequenceNum)));                       
     928                    ; 322 | //                                                                     
     929                    ; 323 | // If the digital comparator status bit is set, reflect it to the      
     930                    ; 324 | // appropriate sequence bit.                                           
     931                    ; 325 | //                                                                     
     932                    ;----------------------------------------------------------------------
     933 00000106 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
     934 00000108 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
     935 0000010a 6841              LDR       A2, [A1, #4]          ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   18

     936 0000010c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
     937 0000010e 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
     938 00000110 3080F440          ORR       A1, A1, #65536        ; [DPU_V7M3_PIPE] |319|  ; [KEEP 32-BIT INS]
     939 00000114 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
     940 00000116 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |319|  ; [ORIG 16-BIT INS]
     941                            .dwpsn  file "../driverlib/adc.c",line 326,column 9,is_stmt,isa 1
     942                    ;----------------------------------------------------------------------
     943                    ; 326 | if(ui32Temp & 0x10000)                                                 
     944                    ;----------------------------------------------------------------------
     945 00000118 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
     946 0000011a 0C40              LSRS      A1, A1, #17           ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
     947 0000011c D30A              BCC       ||$C$L9||             ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
     948                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |326| 
     949                    ;* --------------------------------------------------------------------------*
     950                            .dwpsn  file "../driverlib/adc.c",line 328,column 13,is_stmt,isa 1
     951                    ;----------------------------------------------------------------------
     952                    ; 328 | ui32Temp |= 0xF0000;                                                   
     953                    ;----------------------------------------------------------------------
     954 0000011e 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |328|  ; [ORIG 16-BIT INS]
     955 00000120 2070F440          ORR       A1, A1, #983040       ; [DPU_V7M3_PIPE] |328|  ; [KEEP 32-BIT INS]
     956 00000124 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |328|  ; [ORIG 16-BIT INS]
     957                            .dwpsn  file "../driverlib/adc.c",line 329,column 13,is_stmt,isa 1
     958                    ;----------------------------------------------------------------------
     959                    ; 329 | ui32Temp &= ~(0x10000 << ui32SequenceNum);                             
     960                    ; 333 | //                                                                     
     961                    ; 334 | // Return the interrupt status                                         
     962                    ; 335 | //                                                                     
     963                    ;----------------------------------------------------------------------
     964 00000126 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
     965 00000128 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
     966 0000012a 3080F44F          MOV       A1, #65536            ; [DPU_V7M3_PIPE] |329|  ; [KEEP 32-BIT INS]
     967 0000012e 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
     968 00000130 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
     969 00000132 9102              STR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
     970                    ;* --------------------------------------------------------------------------*
     971 00000134           ||$C$L9||:    
     972                            .dwpsn  file "../driverlib/adc.c",line 336,column 5,is_stmt,isa 1
     973                    ;----------------------------------------------------------------------
     974                    ; 336 | return(ui32Temp);                                                      
     975                    ;----------------------------------------------------------------------
     976 00000134 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |336|  ; [ORIG 16-BIT INS]
     977                            .dwpsn  file "../driverlib/adc.c",line 337,column 1,is_stmt,isa 1
     978 00000136 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     979                            .dwcfi  cfa_offset, 0
     980                    $C$DW$60        .dwtag  DW_TAG_TI_branch
     981                            .dwattr $C$DW$60, DW_AT_low_pc(0x00)
     982                            .dwattr $C$DW$60, DW_AT_TI_return
     983                    
     984 00000138 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     985                            ; BRANCH OCCURS                  ; [] 
     986                            .dwattr $C$DW$52, DW_AT_TI_end_file("../driverlib/adc.c")
     987                            .dwattr $C$DW$52, DW_AT_TI_end_line(0x151)
     988                            .dwattr $C$DW$52, DW_AT_TI_end_column(0x01)
     989                            .dwendentry
     990                            .dwendtag $C$DW$52
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   19

     991                    
     992 0000013a                   .sect   ".text"
     993                            .clink
     994                            .thumbfunc ADCIntClear
     995 0000013a                   .thumb
     996                            .global ADCIntClear
     997                    
     998                    $C$DW$61        .dwtag  DW_TAG_subprogram
     999                            .dwattr $C$DW$61, DW_AT_name("ADCIntClear")
    1000                            .dwattr $C$DW$61, DW_AT_low_pc(ADCIntClear)
    1001                            .dwattr $C$DW$61, DW_AT_high_pc(0x00)
    1002                            .dwattr $C$DW$61, DW_AT_TI_symbol_name("ADCIntClear")
    1003                            .dwattr $C$DW$61, DW_AT_external
    1004                            .dwattr $C$DW$61, DW_AT_TI_begin_file("../driverlib/adc.c")
    1005                            .dwattr $C$DW$61, DW_AT_TI_begin_line(0x16b)
    1006                            .dwattr $C$DW$61, DW_AT_TI_begin_column(0x01)
    1007                            .dwattr $C$DW$61, DW_AT_decl_file("../driverlib/adc.c")
    1008                            .dwattr $C$DW$61, DW_AT_decl_line(0x16b)
    1009                            .dwattr $C$DW$61, DW_AT_decl_column(0x01)
    1010                            .dwattr $C$DW$61, DW_AT_TI_max_frame_size(0x08)
    1011                            .dwpsn  file "../driverlib/adc.c",line 364,column 1,is_stmt,address ADCIntClear,isa 1
    1012                    
    1013                            .dwfde $C$DW$CIE, ADCIntClear
    1014                    $C$DW$62        .dwtag  DW_TAG_formal_parameter
    1015                            .dwattr $C$DW$62, DW_AT_name("ui32Base")
    1016                            .dwattr $C$DW$62, DW_AT_TI_symbol_name("ui32Base")
    1017                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$27)
    1018                            .dwattr $C$DW$62, DW_AT_location[DW_OP_reg0]
    1019                    
    1020                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
    1021                            .dwattr $C$DW$63, DW_AT_name("ui32SequenceNum")
    1022                            .dwattr $C$DW$63, DW_AT_TI_symbol_name("ui32SequenceNum")
    1023                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$27)
    1024                            .dwattr $C$DW$63, DW_AT_location[DW_OP_reg1]
    1025                    
    1026                    ;----------------------------------------------------------------------
    1027                    ; 363 | ADCIntClear(uint32_t ui32Base, uint32_t ui32SequenceNum)               
    1028                    ;----------------------------------------------------------------------
    1029                    
    1030                    ;*****************************************************************************
    1031                    ;* FUNCTION NAME: ADCIntClear                                                *
    1032                    ;*                                                                           *
    1033                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1034                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1035                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1036                    ;*****************************************************************************
    1037 0000013a           ADCIntClear:
    1038                    ;* --------------------------------------------------------------------------*
    1039                            .dwcfi  cfa_offset, 0
    1040 0000013a 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1041                            .dwcfi  cfa_offset, 8
    1042                    $C$DW$64        .dwtag  DW_TAG_variable
    1043                            .dwattr $C$DW$64, DW_AT_name("ui32Base")
    1044                            .dwattr $C$DW$64, DW_AT_TI_symbol_name("ui32Base")
    1045                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$27)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   20

    1046                            .dwattr $C$DW$64, DW_AT_location[DW_OP_breg13 0]
    1047                    
    1048                    $C$DW$65        .dwtag  DW_TAG_variable
    1049                            .dwattr $C$DW$65, DW_AT_name("ui32SequenceNum")
    1050                            .dwattr $C$DW$65, DW_AT_TI_symbol_name("ui32SequenceNum")
    1051                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$27)
    1052                            .dwattr $C$DW$65, DW_AT_location[DW_OP_breg13 4]
    1053                    
    1054                    ;----------------------------------------------------------------------
    1055                    ; 365 | //                                                                     
    1056                    ; 366 | // Check the arguments.                                                
    1057                    ; 367 | //                                                                     
    1058                    ; 368 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    1059                    ; 369 | ASSERT(ui32SequenceNum < 4);                                           
    1060                    ; 371 | //                                                                     
    1061                    ; 372 | // Clear the interrupt.                                                
    1062                    ; 373 | //                                                                     
    1063                    ;----------------------------------------------------------------------
    1064 0000013e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    1065 00000140 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    1066                            .dwpsn  file "../driverlib/adc.c",line 374,column 5,is_stmt,isa 1
    1067                    ;----------------------------------------------------------------------
    1068                    ; 374 | HWREG(ui32Base + ADC_O_ISC) = 1 << ui32SequenceNum;                    
    1069                    ;----------------------------------------------------------------------
    1070 00000142 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |374|  ; [ORIG 16-BIT INS]
    1071 00000144 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |374|  ; [ORIG 16-BIT INS]
    1072 00000146 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |374|  ; [ORIG 16-BIT INS]
    1073 00000148 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |374|  ; [ORIG 16-BIT INS]
    1074 0000014a 60C8              STR       A1, [A2, #12]         ; [DPU_V7M3_PIPE] |374|  ; [ORIG 16-BIT INS]
    1075                            .dwpsn  file "../driverlib/adc.c",line 375,column 1,is_stmt,isa 1
    1076 0000014c B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1077                            .dwcfi  cfa_offset, 0
    1078                    $C$DW$66        .dwtag  DW_TAG_TI_branch
    1079                            .dwattr $C$DW$66, DW_AT_low_pc(0x00)
    1080                            .dwattr $C$DW$66, DW_AT_TI_return
    1081                    
    1082 0000014e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1083                            ; BRANCH OCCURS                  ; [] 
    1084                            .dwattr $C$DW$61, DW_AT_TI_end_file("../driverlib/adc.c")
    1085                            .dwattr $C$DW$61, DW_AT_TI_end_line(0x177)
    1086                            .dwattr $C$DW$61, DW_AT_TI_end_column(0x01)
    1087                            .dwendentry
    1088                            .dwendtag $C$DW$61
    1089                    
    1090 00000150                   .sect   ".text"
    1091                            .clink
    1092                            .thumbfunc ADCSequenceEnable
    1093 00000150                   .thumb
    1094                            .global ADCSequenceEnable
    1095                    
    1096                    $C$DW$67        .dwtag  DW_TAG_subprogram
    1097                            .dwattr $C$DW$67, DW_AT_name("ADCSequenceEnable")
    1098                            .dwattr $C$DW$67, DW_AT_low_pc(ADCSequenceEnable)
    1099                            .dwattr $C$DW$67, DW_AT_high_pc(0x00)
    1100                            .dwattr $C$DW$67, DW_AT_TI_symbol_name("ADCSequenceEnable")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   21

    1101                            .dwattr $C$DW$67, DW_AT_external
    1102                            .dwattr $C$DW$67, DW_AT_TI_begin_file("../driverlib/adc.c")
    1103                            .dwattr $C$DW$67, DW_AT_TI_begin_line(0x187)
    1104                            .dwattr $C$DW$67, DW_AT_TI_begin_column(0x01)
    1105                            .dwattr $C$DW$67, DW_AT_decl_file("../driverlib/adc.c")
    1106                            .dwattr $C$DW$67, DW_AT_decl_line(0x187)
    1107                            .dwattr $C$DW$67, DW_AT_decl_column(0x01)
    1108                            .dwattr $C$DW$67, DW_AT_TI_max_frame_size(0x08)
    1109                            .dwpsn  file "../driverlib/adc.c",line 392,column 1,is_stmt,address ADCSequenceEnable,isa 1
    1110                    
    1111                            .dwfde $C$DW$CIE, ADCSequenceEnable
    1112                    $C$DW$68        .dwtag  DW_TAG_formal_parameter
    1113                            .dwattr $C$DW$68, DW_AT_name("ui32Base")
    1114                            .dwattr $C$DW$68, DW_AT_TI_symbol_name("ui32Base")
    1115                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$27)
    1116                            .dwattr $C$DW$68, DW_AT_location[DW_OP_reg0]
    1117                    
    1118                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
    1119                            .dwattr $C$DW$69, DW_AT_name("ui32SequenceNum")
    1120                            .dwattr $C$DW$69, DW_AT_TI_symbol_name("ui32SequenceNum")
    1121                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$27)
    1122                            .dwattr $C$DW$69, DW_AT_location[DW_OP_reg1]
    1123                    
    1124                    ;----------------------------------------------------------------------
    1125                    ; 391 | ADCSequenceEnable(uint32_t ui32Base, uint32_t ui32SequenceNum)         
    1126                    ;----------------------------------------------------------------------
    1127                    
    1128                    ;*****************************************************************************
    1129                    ;* FUNCTION NAME: ADCSequenceEnable                                          *
    1130                    ;*                                                                           *
    1131                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    1132                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    1133                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1134                    ;*****************************************************************************
    1135 00000150           ADCSequenceEnable:
    1136                    ;* --------------------------------------------------------------------------*
    1137                            .dwcfi  cfa_offset, 0
    1138 00000150 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1139                            .dwcfi  cfa_offset, 8
    1140                    $C$DW$70        .dwtag  DW_TAG_variable
    1141                            .dwattr $C$DW$70, DW_AT_name("ui32Base")
    1142                            .dwattr $C$DW$70, DW_AT_TI_symbol_name("ui32Base")
    1143                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$27)
    1144                            .dwattr $C$DW$70, DW_AT_location[DW_OP_breg13 0]
    1145                    
    1146                    $C$DW$71        .dwtag  DW_TAG_variable
    1147                            .dwattr $C$DW$71, DW_AT_name("ui32SequenceNum")
    1148                            .dwattr $C$DW$71, DW_AT_TI_symbol_name("ui32SequenceNum")
    1149                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$27)
    1150                            .dwattr $C$DW$71, DW_AT_location[DW_OP_breg13 4]
    1151                    
    1152                    ;----------------------------------------------------------------------
    1153                    ; 393 | //                                                                     
    1154                    ; 394 | // Check the arguments.                                                
    1155                    ; 395 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   22

    1156                    ; 396 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    1157                    ; 397 | ASSERT(ui32SequenceNum < 4);                                           
    1158                    ; 399 | //                                                                     
    1159                    ; 400 | // Enable the specified sequence.                                      
    1160                    ; 401 | //                                                                     
    1161                    ;----------------------------------------------------------------------
    1162 00000154 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    1163 00000156 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    1164                            .dwpsn  file "../driverlib/adc.c",line 402,column 5,is_stmt,isa 1
    1165                    ;----------------------------------------------------------------------
    1166                    ; 402 | HWREG(ui32Base + ADC_O_ACTSS) |= 1 << ui32SequenceNum;                 
    1167                    ;----------------------------------------------------------------------
    1168 00000158 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1169 0000015a 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1170 0000015c 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1171 0000015e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1172 00000160 4098              LSLS      A1, A1, A4            ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1173 00000162 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1174 00000164 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    1175                            .dwpsn  file "../driverlib/adc.c",line 403,column 1,is_stmt,isa 1
    1176 00000166 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1177                            .dwcfi  cfa_offset, 0
    1178                    $C$DW$72        .dwtag  DW_TAG_TI_branch
    1179                            .dwattr $C$DW$72, DW_AT_low_pc(0x00)
    1180                            .dwattr $C$DW$72, DW_AT_TI_return
    1181                    
    1182 00000168 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1183                            ; BRANCH OCCURS                  ; [] 
    1184                            .dwattr $C$DW$67, DW_AT_TI_end_file("../driverlib/adc.c")
    1185                            .dwattr $C$DW$67, DW_AT_TI_end_line(0x193)
    1186                            .dwattr $C$DW$67, DW_AT_TI_end_column(0x01)
    1187                            .dwendentry
    1188                            .dwendtag $C$DW$67
    1189                    
    1190 0000016a                   .sect   ".text"
    1191                            .clink
    1192                            .thumbfunc ADCSequenceDisable
    1193 0000016a                   .thumb
    1194                            .global ADCSequenceDisable
    1195                    
    1196                    $C$DW$73        .dwtag  DW_TAG_subprogram
    1197                            .dwattr $C$DW$73, DW_AT_name("ADCSequenceDisable")
    1198                            .dwattr $C$DW$73, DW_AT_low_pc(ADCSequenceDisable)
    1199                            .dwattr $C$DW$73, DW_AT_high_pc(0x00)
    1200                            .dwattr $C$DW$73, DW_AT_TI_symbol_name("ADCSequenceDisable")
    1201                            .dwattr $C$DW$73, DW_AT_external
    1202                            .dwattr $C$DW$73, DW_AT_TI_begin_file("../driverlib/adc.c")
    1203                            .dwattr $C$DW$73, DW_AT_TI_begin_line(0x1a3)
    1204                            .dwattr $C$DW$73, DW_AT_TI_begin_column(0x01)
    1205                            .dwattr $C$DW$73, DW_AT_decl_file("../driverlib/adc.c")
    1206                            .dwattr $C$DW$73, DW_AT_decl_line(0x1a3)
    1207                            .dwattr $C$DW$73, DW_AT_decl_column(0x01)
    1208                            .dwattr $C$DW$73, DW_AT_TI_max_frame_size(0x08)
    1209                            .dwpsn  file "../driverlib/adc.c",line 420,column 1,is_stmt,address ADCSequenceDisable,isa 1
    1210                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   23

    1211                            .dwfde $C$DW$CIE, ADCSequenceDisable
    1212                    $C$DW$74        .dwtag  DW_TAG_formal_parameter
    1213                            .dwattr $C$DW$74, DW_AT_name("ui32Base")
    1214                            .dwattr $C$DW$74, DW_AT_TI_symbol_name("ui32Base")
    1215                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$27)
    1216                            .dwattr $C$DW$74, DW_AT_location[DW_OP_reg0]
    1217                    
    1218                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
    1219                            .dwattr $C$DW$75, DW_AT_name("ui32SequenceNum")
    1220                            .dwattr $C$DW$75, DW_AT_TI_symbol_name("ui32SequenceNum")
    1221                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$27)
    1222                            .dwattr $C$DW$75, DW_AT_location[DW_OP_reg1]
    1223                    
    1224                    ;----------------------------------------------------------------------
    1225                    ; 419 | ADCSequenceDisable(uint32_t ui32Base, uint32_t ui32SequenceNum)        
    1226                    ;----------------------------------------------------------------------
    1227                    
    1228                    ;*****************************************************************************
    1229                    ;* FUNCTION NAME: ADCSequenceDisable                                         *
    1230                    ;*                                                                           *
    1231                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    1232                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    1233                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1234                    ;*****************************************************************************
    1235 0000016a           ADCSequenceDisable:
    1236                    ;* --------------------------------------------------------------------------*
    1237                            .dwcfi  cfa_offset, 0
    1238 0000016a 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1239                            .dwcfi  cfa_offset, 8
    1240                    $C$DW$76        .dwtag  DW_TAG_variable
    1241                            .dwattr $C$DW$76, DW_AT_name("ui32Base")
    1242                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("ui32Base")
    1243                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$27)
    1244                            .dwattr $C$DW$76, DW_AT_location[DW_OP_breg13 0]
    1245                    
    1246                    $C$DW$77        .dwtag  DW_TAG_variable
    1247                            .dwattr $C$DW$77, DW_AT_name("ui32SequenceNum")
    1248                            .dwattr $C$DW$77, DW_AT_TI_symbol_name("ui32SequenceNum")
    1249                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$27)
    1250                            .dwattr $C$DW$77, DW_AT_location[DW_OP_breg13 4]
    1251                    
    1252                    ;----------------------------------------------------------------------
    1253                    ; 421 | //                                                                     
    1254                    ; 422 | // Check the arguments.                                                
    1255                    ; 423 | //                                                                     
    1256                    ; 424 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    1257                    ; 425 | ASSERT(ui32SequenceNum < 4);                                           
    1258                    ; 427 | //                                                                     
    1259                    ; 428 | // Disable the specified sequences.                                    
    1260                    ; 429 | //                                                                     
    1261                    ;----------------------------------------------------------------------
    1262 0000016e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |420|  ; [ORIG 16-BIT INS]
    1263 00000170 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |420|  ; [ORIG 16-BIT INS]
    1264                            .dwpsn  file "../driverlib/adc.c",line 430,column 5,is_stmt,isa 1
    1265                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   24

    1266                    ; 430 | HWREG(ui32Base + ADC_O_ACTSS) &= ~(1 << ui32SequenceNum);              
    1267                    ;----------------------------------------------------------------------
    1268 00000172 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1269 00000174 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1270 00000176 6811              LDR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1271 00000178 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1272 0000017a 4098              LSLS      A1, A1, A4            ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1273 0000017c 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1274 0000017e 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1275                            .dwpsn  file "../driverlib/adc.c",line 431,column 1,is_stmt,isa 1
    1276 00000180 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1277                            .dwcfi  cfa_offset, 0
    1278                    $C$DW$78        .dwtag  DW_TAG_TI_branch
    1279                            .dwattr $C$DW$78, DW_AT_low_pc(0x00)
    1280                            .dwattr $C$DW$78, DW_AT_TI_return
    1281                    
    1282 00000182 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1283                            ; BRANCH OCCURS                  ; [] 
    1284                            .dwattr $C$DW$73, DW_AT_TI_end_file("../driverlib/adc.c")
    1285                            .dwattr $C$DW$73, DW_AT_TI_end_line(0x1af)
    1286                            .dwattr $C$DW$73, DW_AT_TI_end_column(0x01)
    1287                            .dwendentry
    1288                            .dwendtag $C$DW$73
    1289                    
    1290 00000184                   .sect   ".text"
    1291                            .clink
    1292                            .thumbfunc ADCSequenceConfigure
    1293 00000184                   .thumb
    1294                            .global ADCSequenceConfigure
    1295                    
    1296                    $C$DW$79        .dwtag  DW_TAG_subprogram
    1297                            .dwattr $C$DW$79, DW_AT_name("ADCSequenceConfigure")
    1298                            .dwattr $C$DW$79, DW_AT_low_pc(ADCSequenceConfigure)
    1299                            .dwattr $C$DW$79, DW_AT_high_pc(0x00)
    1300                            .dwattr $C$DW$79, DW_AT_TI_symbol_name("ADCSequenceConfigure")
    1301                            .dwattr $C$DW$79, DW_AT_external
    1302                            .dwattr $C$DW$79, DW_AT_TI_begin_file("../driverlib/adc.c")
    1303                            .dwattr $C$DW$79, DW_AT_TI_begin_line(0x1f6)
    1304                            .dwattr $C$DW$79, DW_AT_TI_begin_column(0x01)
    1305                            .dwattr $C$DW$79, DW_AT_decl_file("../driverlib/adc.c")
    1306                            .dwattr $C$DW$79, DW_AT_decl_line(0x1f6)
    1307                            .dwattr $C$DW$79, DW_AT_decl_column(0x01)
    1308                            .dwattr $C$DW$79, DW_AT_TI_max_frame_size(0x20)
    1309                            .dwpsn  file "../driverlib/adc.c",line 504,column 1,is_stmt,address ADCSequenceConfigure,isa 1
    1310                    
    1311                            .dwfde $C$DW$CIE, ADCSequenceConfigure
    1312                    $C$DW$80        .dwtag  DW_TAG_formal_parameter
    1313                            .dwattr $C$DW$80, DW_AT_name("ui32Base")
    1314                            .dwattr $C$DW$80, DW_AT_TI_symbol_name("ui32Base")
    1315                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$27)
    1316                            .dwattr $C$DW$80, DW_AT_location[DW_OP_reg0]
    1317                    
    1318                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
    1319                            .dwattr $C$DW$81, DW_AT_name("ui32SequenceNum")
    1320                            .dwattr $C$DW$81, DW_AT_TI_symbol_name("ui32SequenceNum")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   25

    1321                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$27)
    1322                            .dwattr $C$DW$81, DW_AT_location[DW_OP_reg1]
    1323                    
    1324                    $C$DW$82        .dwtag  DW_TAG_formal_parameter
    1325                            .dwattr $C$DW$82, DW_AT_name("ui32Trigger")
    1326                            .dwattr $C$DW$82, DW_AT_TI_symbol_name("ui32Trigger")
    1327                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$27)
    1328                            .dwattr $C$DW$82, DW_AT_location[DW_OP_reg2]
    1329                    
    1330                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
    1331                            .dwattr $C$DW$83, DW_AT_name("ui32Priority")
    1332                            .dwattr $C$DW$83, DW_AT_TI_symbol_name("ui32Priority")
    1333                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$27)
    1334                            .dwattr $C$DW$83, DW_AT_location[DW_OP_reg3]
    1335                    
    1336                    ;----------------------------------------------------------------------
    1337                    ; 502 | ADCSequenceConfigure(uint32_t ui32Base, uint32_t ui32SequenceNum,      
    1338                    ; 503 | uint32_t ui32Trigger, uint32_t ui32Priority)                           
    1339                    ;----------------------------------------------------------------------
    1340                    
    1341                    ;*****************************************************************************
    1342                    ;* FUNCTION NAME: ADCSequenceConfigure                                       *
    1343                    ;*                                                                           *
    1344                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,SP,SR                             *
    1345                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,SP,LR,SR                          *
    1346                    ;*   Local Frame Size  : 0 Args + 20 Auto + 12 Save = 32 byte                *
    1347                    ;*****************************************************************************
    1348 00000184           ADCSequenceConfigure:
    1349                    ;* --------------------------------------------------------------------------*
    1350                            .dwcfi  cfa_offset, 0
    1351 00000184 B530              PUSH      {V1, V2, LR}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1352                            .dwcfi  cfa_offset, 12
    1353                            .dwcfi  save_reg_to_mem, 14, -4
    1354                            .dwcfi  save_reg_to_mem, 5, -8
    1355                            .dwcfi  save_reg_to_mem, 4, -12
    1356 00000186 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1357                            .dwcfi  cfa_offset, 32
    1358                    $C$DW$84        .dwtag  DW_TAG_variable
    1359                            .dwattr $C$DW$84, DW_AT_name("ui32Base")
    1360                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("ui32Base")
    1361                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$27)
    1362                            .dwattr $C$DW$84, DW_AT_location[DW_OP_breg13 0]
    1363                    
    1364                    $C$DW$85        .dwtag  DW_TAG_variable
    1365                            .dwattr $C$DW$85, DW_AT_name("ui32SequenceNum")
    1366                            .dwattr $C$DW$85, DW_AT_TI_symbol_name("ui32SequenceNum")
    1367                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$27)
    1368                            .dwattr $C$DW$85, DW_AT_location[DW_OP_breg13 4]
    1369                    
    1370                    $C$DW$86        .dwtag  DW_TAG_variable
    1371                            .dwattr $C$DW$86, DW_AT_name("ui32Trigger")
    1372                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("ui32Trigger")
    1373                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$27)
    1374                            .dwattr $C$DW$86, DW_AT_location[DW_OP_breg13 8]
    1375                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   26

    1376                    $C$DW$87        .dwtag  DW_TAG_variable
    1377                            .dwattr $C$DW$87, DW_AT_name("ui32Priority")
    1378                            .dwattr $C$DW$87, DW_AT_TI_symbol_name("ui32Priority")
    1379                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$27)
    1380                            .dwattr $C$DW$87, DW_AT_location[DW_OP_breg13 12]
    1381                    
    1382                    $C$DW$88        .dwtag  DW_TAG_variable
    1383                            .dwattr $C$DW$88, DW_AT_name("ui32Gen")
    1384                            .dwattr $C$DW$88, DW_AT_TI_symbol_name("ui32Gen")
    1385                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$27)
    1386                            .dwattr $C$DW$88, DW_AT_location[DW_OP_breg13 16]
    1387                    
    1388                    ;----------------------------------------------------------------------
    1389                    ; 505 | uint32_t ui32Gen;                                                      
    1390                    ; 507 | //                                                                     
    1391                    ; 508 | // Check the arugments.                                                
    1392                    ; 509 | //                                                                     
    1393                    ; 510 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    1394                    ; 511 | ASSERT(ui32SequenceNum < 4);                                           
    1395                    ; 512 | ASSERT(((ui32Trigger & 0xF) == ADC_TRIGGER_PROCESSOR) ||               
    1396                    ; 513 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_COMP0) ||                   
    1397                    ; 514 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_COMP1) ||                   
    1398                    ; 515 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_COMP2) ||                   
    1399                    ; 516 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_EXTERNAL) ||                
    1400                    ; 517 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_TIMER) ||                   
    1401                    ; 518 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_PWM0) ||                    
    1402                    ; 519 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_PWM1) ||                    
    1403                    ; 520 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_PWM2) ||                    
    1404                    ; 521 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_PWM3) ||                    
    1405                    ; 522 |        ((ui32Trigger & 0xF) == ADC_TRIGGER_ALWAYS) ||                  
    1406                    ; 523 |        ((ui32Trigger & 0x30) == ADC_TRIGGER_PWM_MOD0) ||               
    1407                    ; 524 |        ((ui32Trigger & 0x30) == ADC_TRIGGER_PWM_MOD1));                
    1408                    ; 525 | ASSERT(ui32Priority < 4);                                              
    1409                    ; 527 | //                                                                     
    1410                    ; 528 | // Compute the shift for the bits that control this sample sequence.   
    1411                    ; 529 | //                                                                     
    1412                    ;----------------------------------------------------------------------
    1413 0000018a 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    1414 0000018c 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    1415 0000018e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    1416 00000190 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    1417                            .dwpsn  file "../driverlib/adc.c",line 530,column 5,is_stmt,isa 1
    1418                    ;----------------------------------------------------------------------
    1419                    ; 530 | ui32SequenceNum *= 4;                                                  
    1420                    ; 532 | //                                                                     
    1421                    ; 533 | // Set the trigger event for this sample sequence.                     
    1422                    ; 534 | //                                                                     
    1423                    ;----------------------------------------------------------------------
    1424 00000192 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |530|  ; [ORIG 16-BIT INS]
    1425 00000194 0080              LSLS      A1, A1, #2            ; [DPU_V7M3_PIPE] |530|  ; [ORIG 16-BIT INS]
    1426 00000196 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |530|  ; [ORIG 16-BIT INS]
    1427                            .dwpsn  file "../driverlib/adc.c",line 535,column 5,is_stmt,isa 1
    1428                    ;----------------------------------------------------------------------
    1429                    ; 535 | HWREG(ui32Base + ADC_O_EMUX) = ((HWREG(ui32Base + ADC_O_EMUX) &        
    1430                    ; 536 |                                  ~(0xf << ui32SequenceNum)) |          
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   27

    1431                    ; 537 |                                 ((ui32Trigger & 0xf) << ui32SequenceNum
    1432                    ;     | ));                                                                    
    1433                    ; 539 | //                                                                     
    1434                    ; 540 | // Set the priority for this sample sequence.                          
    1435                    ; 541 | //                                                                     
    1436                    ;----------------------------------------------------------------------
    1437 00000198 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1438 0000019a 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1439 0000019c 9C01              LDR       V1, [SP, #4]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1440 0000019e 9D01              LDR       V2, [SP, #4]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1441 000001a0 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1442 000001a2 6941              LDR       A2, [A1, #20]         ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1443 000001a4 020FF002          AND       A3, A3, #15           ; [DPU_V7M3_PIPE] |535|  ; [KEEP 32-BIT INS]
    1444 000001a8 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1445 000001aa 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1446 000001ac 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1447 000001ae 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1448 000001b0 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1449 000001b2 615A              STR       A3, [A4, #20]         ; [DPU_V7M3_PIPE] |535|  ; [ORIG 16-BIT INS]
    1450                            .dwpsn  file "../driverlib/adc.c",line 542,column 5,is_stmt,isa 1
    1451                    ;----------------------------------------------------------------------
    1452                    ; 542 | HWREG(ui32Base + ADC_O_SSPRI) = ((HWREG(ui32Base + ADC_O_SSPRI) &      
    1453                    ; 543 |                                   ~(0xf << ui32SequenceNum)) |         
    1454                    ; 544 |                                  ((ui32Priority & 0x3) <<              
    1455                    ; 545 |                                   ui32SequenceNum));                   
    1456                    ; 547 | //                                                                     
    1457                    ; 548 | // Set the source PWM module for this sequence's PWM triggers.         
    1458                    ; 549 | //                                                                     
    1459                    ;----------------------------------------------------------------------
    1460 000001b4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1461 000001b6 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1462 000001b8 9C01              LDR       V1, [SP, #4]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1463 000001ba 9D01              LDR       V2, [SP, #4]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1464 000001bc 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1465 000001be 6A01              LDR       A2, [A1, #32]         ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1466 000001c0 0203F002          AND       A3, A3, #3            ; [DPU_V7M3_PIPE] |542|  ; [KEEP 32-BIT INS]
    1467 000001c4 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1468 000001c6 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1469 000001c8 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1470 000001ca 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1471 000001cc 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1472 000001ce 621A              STR       A3, [A4, #32]         ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1473                            .dwpsn  file "../driverlib/adc.c",line 550,column 5,is_stmt,isa 1
    1474                    ;----------------------------------------------------------------------
    1475                    ; 550 | ui32Gen = ui32Trigger & 0x0f;                                          
    1476                    ;----------------------------------------------------------------------
    1477 000001d0 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |550|  ; [ORIG 16-BIT INS]
    1478 000001d2 000FF000          AND       A1, A1, #15           ; [DPU_V7M3_PIPE] |550|  ; [KEEP 32-BIT INS]
    1479 000001d6 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |550|  ; [ORIG 16-BIT INS]
    1480                            .dwpsn  file "../driverlib/adc.c",line 551,column 5,is_stmt,isa 1
    1481                    ;----------------------------------------------------------------------
    1482                    ; 551 | if(ui32Gen >= ADC_TRIGGER_PWM0 && ui32Gen <= ADC_TRIGGER_PWM3)         
    1483                    ; 553 |     //                                                                 
    1484                    ; 554 |     // Set the shift for the module and generator                      
    1485                    ; 555 |     //                                                                 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   28

    1486                    ;----------------------------------------------------------------------
    1487 000001d8 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |551|  ; [ORIG 16-BIT INS]
    1488 000001da 2806              CMP       A1, #6                ; [DPU_V7M3_PIPE] |551|  ; [ORIG 16-BIT INS]
    1489 000001dc D314              BCC       ||$C$L10||            ; [DPU_V7M3_PIPE] |551|  ; [ORIG 16-BIT INS]
    1490                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |551| 
    1491                    ;* --------------------------------------------------------------------------*
    1492 000001de 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |551|  ; [ORIG 16-BIT INS]
    1493 000001e0 2809              CMP       A1, #9                ; [DPU_V7M3_PIPE] |551|  ; [ORIG 16-BIT INS]
    1494 000001e2 D811              BHI       ||$C$L10||            ; [DPU_V7M3_PIPE] |551|  ; [ORIG 16-BIT INS]
    1495                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |551| 
    1496                    ;* --------------------------------------------------------------------------*
    1497                            .dwpsn  file "../driverlib/adc.c",line 556,column 9,is_stmt,isa 1
    1498                    ;----------------------------------------------------------------------
    1499                    ; 556 | ui32Gen = (ui32Gen - ADC_TRIGGER_PWM0) * 8;                            
    1500                    ;----------------------------------------------------------------------
    1501 000001e4 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |556|  ; [ORIG 16-BIT INS]
    1502 000001e6 1F80              SUBS      A1, A1, #6            ; [DPU_V7M3_PIPE] |556|  ; [ORIG 16-BIT INS]
    1503 000001e8 00C0              LSLS      A1, A1, #3            ; [DPU_V7M3_PIPE] |556|  ; [ORIG 16-BIT INS]
    1504 000001ea 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |556|  ; [ORIG 16-BIT INS]
    1505                            .dwpsn  file "../driverlib/adc.c",line 558,column 9,is_stmt,isa 1
    1506                    ;----------------------------------------------------------------------
    1507                    ; 558 | HWREG(ui32Base + ADC_O_TSSEL) = ((HWREG(ui32Base + ADC_O_TSSEL) &      
    1508                    ; 559 |                                  ~(0x30 << ui32Gen)) |                 
    1509                    ; 560 |                                  ((ui32Trigger & 0x30) << ui32Gen));   
    1510                    ;----------------------------------------------------------------------
    1511 000001ec 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1512 000001ee 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1513 000001f0 9C04              LDR       V1, [SP, #16]         ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1514 000001f2 9D04              LDR       V2, [SP, #16]         ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1515 000001f4 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1516 000001f6 69C1              LDR       A2, [A1, #28]         ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1517 000001f8 0230F002          AND       A3, A3, #48           ; [DPU_V7M3_PIPE] |558|  ; [KEEP 32-BIT INS]
    1518 000001fc 2030              MOVS      A1, #48               ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1519 000001fe 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1520 00000200 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1521 00000202 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1522 00000204 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1523 00000206 61DA              STR       A3, [A4, #28]         ; [DPU_V7M3_PIPE] |558|  ; [ORIG 16-BIT INS]
    1524                            .dwpsn  file "../driverlib/adc.c",line 562,column 1,is_stmt,isa 1
    1525                    ;* --------------------------------------------------------------------------*
    1526 00000208           ||$C$L10||:    
    1527 00000208 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1528                            .dwcfi  cfa_offset, 12
    1529                    $C$DW$89        .dwtag  DW_TAG_TI_branch
    1530                            .dwattr $C$DW$89, DW_AT_low_pc(0x00)
    1531                            .dwattr $C$DW$89, DW_AT_TI_return
    1532                    
    1533 0000020a BD30              POP       {V1, V2, PC}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1534                            .dwcfi  cfa_offset, 0
    1535                            .dwcfi  restore_reg, 5
    1536                            .dwcfi  restore_reg, 4
    1537                            ; BRANCH OCCURS                  ; [] 
    1538                            .dwattr $C$DW$79, DW_AT_TI_end_file("../driverlib/adc.c")
    1539                            .dwattr $C$DW$79, DW_AT_TI_end_line(0x232)
    1540                            .dwattr $C$DW$79, DW_AT_TI_end_column(0x01)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   29

    1541                            .dwendentry
    1542                            .dwendtag $C$DW$79
    1543                    
    1544                    ;******************************************************************************
    1545                    ;* CONSTANT TABLE                                                             *
    1546                    ;******************************************************************************
    1547 0000020c                   .sect   ".text"
    1548                            .align  4
    1549 0000020c 70FF0000  ||$C$CON1||:    .bits   1895759872,32
    1550                            .align  4
    1551 00000210 400FE000  ||$C$CON2||:    .bits   1074782208,32
    1552                            .align  4
    1553 00000214 10050000  ||$C$CON3||:    .bits   268763136,32
    1554                            .align  4
    1555 00000218 40038000  ||$C$CON4||:    .bits   1073971200,32
    1556                            .align  4
    1557 0000021c 100A0000  ||$C$CON5||:    .bits   269090816,32
    1558 00000220                   .sect   ".text"
    1559                            .clink
    1560                            .thumbfunc ADCSequenceStepConfigure
    1561 00000220                   .thumb
    1562                            .global ADCSequenceStepConfigure
    1563                    
    1564                    $C$DW$90        .dwtag  DW_TAG_subprogram
    1565                            .dwattr $C$DW$90, DW_AT_name("ADCSequenceStepConfigure")
    1566                            .dwattr $C$DW$90, DW_AT_low_pc(ADCSequenceStepConfigure)
    1567                            .dwattr $C$DW$90, DW_AT_high_pc(0x00)
    1568                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("ADCSequenceStepConfigure")
    1569                            .dwattr $C$DW$90, DW_AT_external
    1570                            .dwattr $C$DW$90, DW_AT_TI_begin_file("../driverlib/adc.c")
    1571                            .dwattr $C$DW$90, DW_AT_TI_begin_line(0x26b)
    1572                            .dwattr $C$DW$90, DW_AT_TI_begin_column(0x01)
    1573                            .dwattr $C$DW$90, DW_AT_decl_file("../driverlib/adc.c")
    1574                            .dwattr $C$DW$90, DW_AT_decl_line(0x26b)
    1575                            .dwattr $C$DW$90, DW_AT_decl_column(0x01)
    1576                            .dwattr $C$DW$90, DW_AT_TI_max_frame_size(0x20)
    1577                            .dwpsn  file "../driverlib/adc.c",line 621,column 1,is_stmt,address ADCSequenceStepConfigure,i
    1578                    
    1579                            .dwfde $C$DW$CIE, ADCSequenceStepConfigure
    1580                    $C$DW$91        .dwtag  DW_TAG_formal_parameter
    1581                            .dwattr $C$DW$91, DW_AT_name("ui32Base")
    1582                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("ui32Base")
    1583                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$27)
    1584                            .dwattr $C$DW$91, DW_AT_location[DW_OP_reg0]
    1585                    
    1586                    $C$DW$92        .dwtag  DW_TAG_formal_parameter
    1587                            .dwattr $C$DW$92, DW_AT_name("ui32SequenceNum")
    1588                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("ui32SequenceNum")
    1589                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$27)
    1590                            .dwattr $C$DW$92, DW_AT_location[DW_OP_reg1]
    1591                    
    1592                    $C$DW$93        .dwtag  DW_TAG_formal_parameter
    1593                            .dwattr $C$DW$93, DW_AT_name("ui32Step")
    1594                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("ui32Step")
    1595                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$27)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   30

    1596                            .dwattr $C$DW$93, DW_AT_location[DW_OP_reg2]
    1597                    
    1598                    $C$DW$94        .dwtag  DW_TAG_formal_parameter
    1599                            .dwattr $C$DW$94, DW_AT_name("ui32Config")
    1600                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("ui32Config")
    1601                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$27)
    1602                            .dwattr $C$DW$94, DW_AT_location[DW_OP_reg3]
    1603                    
    1604                    ;----------------------------------------------------------------------
    1605                    ; 619 | ADCSequenceStepConfigure(uint32_t ui32Base, uint32_t ui32SequenceNum,  
    1606                    ; 620 | uint32_t ui32Step, uint32_t ui32Config)                                
    1607                    ;----------------------------------------------------------------------
    1608                    
    1609                    ;*****************************************************************************
    1610                    ;* FUNCTION NAME: ADCSequenceStepConfigure                                   *
    1611                    ;*                                                                           *
    1612                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,SP,SR                             *
    1613                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,SP,LR,SR                          *
    1614                    ;*   Local Frame Size  : 0 Args + 20 Auto + 12 Save = 32 byte                *
    1615                    ;*****************************************************************************
    1616 00000220           ADCSequenceStepConfigure:
    1617                    ;* --------------------------------------------------------------------------*
    1618                            .dwcfi  cfa_offset, 0
    1619 00000220 B530              PUSH      {V1, V2, LR}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1620                            .dwcfi  cfa_offset, 12
    1621                            .dwcfi  save_reg_to_mem, 14, -4
    1622                            .dwcfi  save_reg_to_mem, 5, -8
    1623                            .dwcfi  save_reg_to_mem, 4, -12
    1624 00000222 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1625                            .dwcfi  cfa_offset, 32
    1626                    $C$DW$95        .dwtag  DW_TAG_variable
    1627                            .dwattr $C$DW$95, DW_AT_name("ui32Base")
    1628                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("ui32Base")
    1629                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$27)
    1630                            .dwattr $C$DW$95, DW_AT_location[DW_OP_breg13 0]
    1631                    
    1632                    $C$DW$96        .dwtag  DW_TAG_variable
    1633                            .dwattr $C$DW$96, DW_AT_name("ui32SequenceNum")
    1634                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("ui32SequenceNum")
    1635                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$27)
    1636                            .dwattr $C$DW$96, DW_AT_location[DW_OP_breg13 4]
    1637                    
    1638                    $C$DW$97        .dwtag  DW_TAG_variable
    1639                            .dwattr $C$DW$97, DW_AT_name("ui32Step")
    1640                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("ui32Step")
    1641                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$27)
    1642                            .dwattr $C$DW$97, DW_AT_location[DW_OP_breg13 8]
    1643                    
    1644                    $C$DW$98        .dwtag  DW_TAG_variable
    1645                            .dwattr $C$DW$98, DW_AT_name("ui32Config")
    1646                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("ui32Config")
    1647                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$27)
    1648                            .dwattr $C$DW$98, DW_AT_location[DW_OP_breg13 12]
    1649                    
    1650                    $C$DW$99        .dwtag  DW_TAG_variable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   31

    1651                            .dwattr $C$DW$99, DW_AT_name("ui32Temp")
    1652                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("ui32Temp")
    1653                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$27)
    1654                            .dwattr $C$DW$99, DW_AT_location[DW_OP_breg13 16]
    1655                    
    1656                    ;----------------------------------------------------------------------
    1657                    ; 622 | uint32_t ui32Temp;                                                     
    1658                    ; 624 | //                                                                     
    1659                    ; 625 | // Check the arguments.                                                
    1660                    ; 626 | //                                                                     
    1661                    ; 627 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    1662                    ; 628 | ASSERT(ui32SequenceNum < 4);                                           
    1663                    ; 629 | ASSERT(((ui32SequenceNum == 0) && (ui32Step < 8)) ||                   
    1664                    ; 630 |        ((ui32SequenceNum == 1) && (ui32Step < 4)) ||                   
    1665                    ; 631 |        ((ui32SequenceNum == 2) && (ui32Step < 4)) ||                   
    1666                    ; 632 |        ((ui32SequenceNum == 3) && (ui32Step < 1)));                    
    1667                    ; 634 | //                                                                     
    1668                    ; 635 | // Get the offset of the sequence to be configured.                    
    1669                    ; 636 | //                                                                     
    1670                    ;----------------------------------------------------------------------
    1671 00000226 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |621|  ; [ORIG 16-BIT INS]
    1672 00000228 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |621|  ; [ORIG 16-BIT INS]
    1673 0000022a 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |621|  ; [ORIG 16-BIT INS]
    1674 0000022c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |621|  ; [ORIG 16-BIT INS]
    1675                            .dwpsn  file "../driverlib/adc.c",line 637,column 5,is_stmt,isa 1
    1676                    ;----------------------------------------------------------------------
    1677                    ; 637 | ui32Base += ADC_SEQ + (ADC_SEQ_STEP * ui32SequenceNum);                
    1678                    ; 639 | //                                                                     
    1679                    ; 640 | // Compute the shift for the bits that control this step.              
    1680                    ; 641 | //                                                                     
    1681                    ;----------------------------------------------------------------------
    1682 0000022e 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |637|  ; [ORIG 16-BIT INS]
    1683 00000230 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |637|  ; [ORIG 16-BIT INS]
    1684 00000232 1041EB00          ADD       A1, A1, A2, LSL #5    ; [DPU_V7M3_PIPE] |637|  ; [KEEP 32-BIT INS]
    1685 00000236 3040              ADDS      A1, A1, #64           ; [DPU_V7M3_PIPE] |637|  ; [ORIG 16-BIT INS]
    1686 00000238 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |637|  ; [ORIG 16-BIT INS]
    1687                            .dwpsn  file "../driverlib/adc.c",line 642,column 5,is_stmt,isa 1
    1688                    ;----------------------------------------------------------------------
    1689                    ; 642 | ui32Step *= 4;                                                         
    1690                    ; 644 | //                                                                     
    1691                    ; 645 | // Set the analog mux value for this step.                             
    1692                    ; 646 | //                                                                     
    1693                    ;----------------------------------------------------------------------
    1694 0000023a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |642|  ; [ORIG 16-BIT INS]
    1695 0000023c 0080              LSLS      A1, A1, #2            ; [DPU_V7M3_PIPE] |642|  ; [ORIG 16-BIT INS]
    1696 0000023e 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |642|  ; [ORIG 16-BIT INS]
    1697                            .dwpsn  file "../driverlib/adc.c",line 647,column 5,is_stmt,isa 1
    1698                    ;----------------------------------------------------------------------
    1699                    ; 647 | HWREG(ui32Base + ADC_SSMUX) = ((HWREG(ui32Base + ADC_SSMUX) &          
    1700                    ; 648 |                                 ~(0x0000000f << ui32Step)) |           
    1701                    ; 649 |                                ((ui32Config & 0x0f) << ui32Step));     
    1702                    ; 651 | //                                                                     
    1703                    ; 652 | // Set the upper bits of the analog mux value for this step.           
    1704                    ; 653 | //                                                                     
    1705                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   32

    1706 00000240 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1707 00000242 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1708 00000244 9C02              LDR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1709 00000246 9D02              LDR       V2, [SP, #8]          ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1710 00000248 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1711 0000024a 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1712 0000024c 020FF002          AND       A3, A3, #15           ; [DPU_V7M3_PIPE] |647|  ; [KEEP 32-BIT INS]
    1713 00000250 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1714 00000252 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1715 00000254 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1716 00000256 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1717 00000258 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1718 0000025a 601A              STR       A3, [A4, #0]          ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1719                            .dwpsn  file "../driverlib/adc.c",line 654,column 5,is_stmt,isa 1
    1720                    ;----------------------------------------------------------------------
    1721                    ; 654 | HWREG(ui32Base + ADC_SSEMUX) = ((HWREG(ui32Base + ADC_SSEMUX) &        
    1722                    ; 655 |                                  ~(0x0000000f << ui32Step)) |          
    1723                    ; 656 |                                 (((ui32Config & 0xf00) >> 8) << ui32Ste
    1724                    ;     | p));                                                                   
    1725                    ; 658 | //                                                                     
    1726                    ; 659 | // Set the control value for this step.                                
    1727                    ; 660 | //                                                                     
    1728                    ;----------------------------------------------------------------------
    1729 0000025c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1730 0000025e 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1731 00000260 9C02              LDR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1732 00000262 9D02              LDR       V2, [SP, #8]          ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1733 00000264 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1734 00000266 6981              LDR       A2, [A1, #24]         ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1735 00000268 6270F402          AND       A3, A3, #3840         ; [DPU_V7M3_PIPE] |654|  ; [KEEP 32-BIT INS]
    1736 0000026c 0A12              LSRS      A3, A3, #8            ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1737 0000026e 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1738 00000270 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1739 00000272 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1740 00000274 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1741 00000276 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1742 00000278 619A              STR       A3, [A4, #24]         ; [DPU_V7M3_PIPE] |654|  ; [ORIG 16-BIT INS]
    1743                            .dwpsn  file "../driverlib/adc.c",line 661,column 5,is_stmt,isa 1
    1744                    ;----------------------------------------------------------------------
    1745                    ; 661 | HWREG(ui32Base + ADC_SSCTL) = ((HWREG(ui32Base + ADC_SSCTL) &          
    1746                    ; 662 |                                 ~(0x0000000f << ui32Step)) |           
    1747                    ; 663 |                                (((ui32Config & 0xf0) >> 4) << ui32Step)
    1748                    ;     | );                                                                     
    1749                    ; 665 | //                                                                     
    1750                    ; 666 | // Set the sample and hold time for this step.  This is not available o
    1751                    ;     | n                                                                      
    1752                    ; 667 | // all devices, however on devices that do not support this feature the
    1753                    ;     | se                                                                     
    1754                    ; 668 | // reserved bits are ignored on write access.                          
    1755                    ; 669 | //                                                                     
    1756                    ;----------------------------------------------------------------------
    1757 0000027a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1758 0000027c 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1759 0000027e 9C02              LDR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1760 00000280 9D02              LDR       V2, [SP, #8]          ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   33

    1761 00000282 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1762 00000284 6841              LDR       A2, [A1, #4]          ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1763 00000286 02F0F002          AND       A3, A3, #240          ; [DPU_V7M3_PIPE] |661|  ; [KEEP 32-BIT INS]
    1764 0000028a 0912              LSRS      A3, A3, #4            ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1765 0000028c 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1766 0000028e 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1767 00000290 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1768 00000292 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1769 00000294 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1770 00000296 605A              STR       A3, [A4, #4]          ; [DPU_V7M3_PIPE] |661|  ; [ORIG 16-BIT INS]
    1771                            .dwpsn  file "../driverlib/adc.c",line 670,column 5,is_stmt,isa 1
    1772                    ;----------------------------------------------------------------------
    1773                    ; 670 | HWREG(ui32Base + ADC_SSTSH) = ((HWREG(ui32Base + ADC_SSTSH) &          
    1774                    ; 671 |                                 ~(0x0000000f << ui32Step)) |           
    1775                    ; 672 |                             (((ui32Config & 0xf00000) >> 20) << ui32Ste
    1776                    ;     | p));                                                                   
    1777                    ; 674 | //                                                                     
    1778                    ; 675 | // Enable digital comparator if specified in the ui32Config bit-fields.
    1779                    ; 676 | //                                                                     
    1780                    ;----------------------------------------------------------------------
    1781 00000298 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1782 0000029a 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1783 0000029c 9C02              LDR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1784 0000029e 9D02              LDR       V2, [SP, #8]          ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1785 000002a0 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1786 000002a2 69C1              LDR       A2, [A1, #28]         ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1787 000002a4 0270F402          AND       A3, A3, #15728640     ; [DPU_V7M3_PIPE] |670|  ; [KEEP 32-BIT INS]
    1788 000002a8 0D12              LSRS      A3, A3, #20           ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1789 000002aa 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1790 000002ac 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1791 000002ae 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1792 000002b0 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1793 000002b2 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1794 000002b4 61DA              STR       A3, [A4, #28]         ; [DPU_V7M3_PIPE] |670|  ; [ORIG 16-BIT INS]
    1795                            .dwpsn  file "../driverlib/adc.c",line 677,column 5,is_stmt,isa 1
    1796                    ;----------------------------------------------------------------------
    1797                    ; 677 | if(ui32Config & 0x000F0000)                                            
    1798                    ; 679 |     //                                                                 
    1799                    ; 680 |     // Program the comparator for the specified step.                  
    1800                    ; 681 |     //                                                                 
    1801                    ;----------------------------------------------------------------------
    1802 000002b6 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |677|  ; [ORIG 16-BIT INS]
    1803 000002b8 2F70F410          TST       A1, #983040           ; [DPU_V7M3_PIPE] |677|  ; [KEEP 32-BIT INS]
    1804 000002bc D01D              BEQ       ||$C$L11||            ; [DPU_V7M3_PIPE] |677|  ; [ORIG 16-BIT INS]
    1805                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |677| 
    1806                    ;* --------------------------------------------------------------------------*
    1807                            .dwpsn  file "../driverlib/adc.c",line 682,column 9,is_stmt,isa 1
    1808                    ;----------------------------------------------------------------------
    1809                    ; 682 | ui32Temp = HWREG(ui32Base + ADC_SSDC);                                 
    1810                    ;----------------------------------------------------------------------
    1811 000002be 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |682|  ; [ORIG 16-BIT INS]
    1812 000002c0 6940              LDR       A1, [A1, #20]         ; [DPU_V7M3_PIPE] |682|  ; [ORIG 16-BIT INS]
    1813 000002c2 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |682|  ; [ORIG 16-BIT INS]
    1814                            .dwpsn  file "../driverlib/adc.c",line 683,column 9,is_stmt,isa 1
    1815                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   34

    1816                    ; 683 | ui32Temp &= ~(0xF << ui32Step);                                        
    1817                    ;----------------------------------------------------------------------
    1818 000002c4 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |683|  ; [ORIG 16-BIT INS]
    1819 000002c6 9904              LDR       A2, [SP, #16]         ; [DPU_V7M3_PIPE] |683|  ; [ORIG 16-BIT INS]
    1820 000002c8 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |683|  ; [ORIG 16-BIT INS]
    1821 000002ca 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |683|  ; [ORIG 16-BIT INS]
    1822 000002cc 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |683|  ; [ORIG 16-BIT INS]
    1823 000002ce 9104              STR       A2, [SP, #16]         ; [DPU_V7M3_PIPE] |683|  ; [ORIG 16-BIT INS]
    1824                            .dwpsn  file "../driverlib/adc.c",line 684,column 9,is_stmt,isa 1
    1825                    ;----------------------------------------------------------------------
    1826                    ; 684 | ui32Temp |= (((ui32Config & 0x00070000) >> 16) << ui32Step);           
    1827                    ;----------------------------------------------------------------------
    1828 000002d0 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |684|  ; [ORIG 16-BIT INS]
    1829 000002d2 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |684|  ; [ORIG 16-BIT INS]
    1830 000002d4 9904              LDR       A2, [SP, #16]         ; [DPU_V7M3_PIPE] |684|  ; [ORIG 16-BIT INS]
    1831 000002d6 20E0F400          AND       A1, A1, #458752       ; [DPU_V7M3_PIPE] |684|  ; [KEEP 32-BIT INS]
    1832 000002da 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |684|  ; [ORIG 16-BIT INS]
    1833 000002dc 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |684|  ; [ORIG 16-BIT INS]
    1834 000002de 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |684|  ; [ORIG 16-BIT INS]
    1835 000002e0 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |684|  ; [ORIG 16-BIT INS]
    1836                            .dwpsn  file "../driverlib/adc.c",line 685,column 9,is_stmt,isa 1
    1837                    ;----------------------------------------------------------------------
    1838                    ; 685 | HWREG(ui32Base + ADC_SSDC) = ui32Temp;                                 
    1839                    ; 687 | //                                                                     
    1840                    ; 688 | // Enable the comparator.                                              
    1841                    ; 689 | //                                                                     
    1842                    ;----------------------------------------------------------------------
    1843 000002e2 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |685|  ; [ORIG 16-BIT INS]
    1844 000002e4 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |685|  ; [ORIG 16-BIT INS]
    1845 000002e6 6148              STR       A1, [A2, #20]         ; [DPU_V7M3_PIPE] |685|  ; [ORIG 16-BIT INS]
    1846                            .dwpsn  file "../driverlib/adc.c",line 690,column 9,is_stmt,isa 1
    1847                    ;----------------------------------------------------------------------
    1848                    ; 690 | HWREG(ui32Base + ADC_SSOP) |= (1 << ui32Step);                         
    1849                    ;----------------------------------------------------------------------
    1850 000002e8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    1851 000002ea 9B02              LDR       A4, [SP, #8]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    1852 000002ec 3010              ADDS      A1, A1, #16           ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    1853 000002ee 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    1854 000002f0 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    1855 000002f2 4099              LSLS      A2, A2, A4            ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    1856 000002f4 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    1857 000002f6 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    1858                            .dwpsn  file "../driverlib/adc.c",line 691,column 5,is_stmt,isa 1
    1859                    ;----------------------------------------------------------------------
    1860                    ; 693 | //                                                                     
    1861                    ; 694 | // Disable digital comparator if not specified.                        
    1862                    ; 695 | //                                                                     
    1863                    ; 696 | else                                                                   
    1864                    ;----------------------------------------------------------------------
    1865 000002f8 E007              B         ||$C$L12||            ; [DPU_V7M3_PIPE] |691|  ; [ORIG 16-BIT INS]
    1866                            ; BRANCH OCCURS {||$C$L12||}     ; [] |691| 
    1867                    ;* --------------------------------------------------------------------------*
    1868 000002fa           ||$C$L11||:    
    1869                            .dwpsn  file "../driverlib/adc.c",line 698,column 9,is_stmt,isa 1
    1870                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   35

    1871                    ; 698 | HWREG(ui32Base + ADC_SSOP) &= ~(1 << ui32Step);                        
    1872                    ;----------------------------------------------------------------------
    1873 000002fa 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    1874 000002fc 9B02              LDR       A4, [SP, #8]          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    1875 000002fe 3010              ADDS      A1, A1, #16           ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    1876 00000300 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    1877 00000302 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    1878 00000304 4099              LSLS      A2, A2, A4            ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    1879 00000306 438A              BICS      A3, A3, A2            ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    1880 00000308 6002              STR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |698|  ; [ORIG 16-BIT INS]
    1881                            .dwpsn  file "../driverlib/adc.c",line 700,column 1,is_stmt,isa 1
    1882                    ;* --------------------------------------------------------------------------*
    1883 0000030a           ||$C$L12||:    
    1884 0000030a B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1885                            .dwcfi  cfa_offset, 12
    1886                    $C$DW$100       .dwtag  DW_TAG_TI_branch
    1887                            .dwattr $C$DW$100, DW_AT_low_pc(0x00)
    1888                            .dwattr $C$DW$100, DW_AT_TI_return
    1889                    
    1890 0000030c BD30              POP       {V1, V2, PC}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1891                            .dwcfi  cfa_offset, 0
    1892                            .dwcfi  restore_reg, 5
    1893                            .dwcfi  restore_reg, 4
    1894                            ; BRANCH OCCURS                  ; [] 
    1895                            .dwattr $C$DW$90, DW_AT_TI_end_file("../driverlib/adc.c")
    1896                            .dwattr $C$DW$90, DW_AT_TI_end_line(0x2bc)
    1897                            .dwattr $C$DW$90, DW_AT_TI_end_column(0x01)
    1898                            .dwendentry
    1899                            .dwendtag $C$DW$90
    1900                    
    1901 0000030e                   .sect   ".text"
    1902                            .clink
    1903                            .thumbfunc ADCSequenceOverflow
    1904 0000030e                   .thumb
    1905                            .global ADCSequenceOverflow
    1906                    
    1907                    $C$DW$101       .dwtag  DW_TAG_subprogram
    1908                            .dwattr $C$DW$101, DW_AT_name("ADCSequenceOverflow")
    1909                            .dwattr $C$DW$101, DW_AT_low_pc(ADCSequenceOverflow)
    1910                            .dwattr $C$DW$101, DW_AT_high_pc(0x00)
    1911                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("ADCSequenceOverflow")
    1912                            .dwattr $C$DW$101, DW_AT_external
    1913                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$94)
    1914                            .dwattr $C$DW$101, DW_AT_TI_begin_file("../driverlib/adc.c")
    1915                            .dwattr $C$DW$101, DW_AT_TI_begin_line(0x2ce)
    1916                            .dwattr $C$DW$101, DW_AT_TI_begin_column(0x01)
    1917                            .dwattr $C$DW$101, DW_AT_decl_file("../driverlib/adc.c")
    1918                            .dwattr $C$DW$101, DW_AT_decl_line(0x2ce)
    1919                            .dwattr $C$DW$101, DW_AT_decl_column(0x01)
    1920                            .dwattr $C$DW$101, DW_AT_TI_max_frame_size(0x08)
    1921                            .dwpsn  file "../driverlib/adc.c",line 719,column 1,is_stmt,address ADCSequenceOverflow,isa 1
    1922                    
    1923                            .dwfde $C$DW$CIE, ADCSequenceOverflow
    1924                    $C$DW$102       .dwtag  DW_TAG_formal_parameter
    1925                            .dwattr $C$DW$102, DW_AT_name("ui32Base")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   36

    1926                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("ui32Base")
    1927                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$27)
    1928                            .dwattr $C$DW$102, DW_AT_location[DW_OP_reg0]
    1929                    
    1930                    $C$DW$103       .dwtag  DW_TAG_formal_parameter
    1931                            .dwattr $C$DW$103, DW_AT_name("ui32SequenceNum")
    1932                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("ui32SequenceNum")
    1933                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$27)
    1934                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg1]
    1935                    
    1936                    ;----------------------------------------------------------------------
    1937                    ; 718 | ADCSequenceOverflow(uint32_t ui32Base, uint32_t ui32SequenceNum)       
    1938                    ;----------------------------------------------------------------------
    1939                    
    1940                    ;*****************************************************************************
    1941                    ;* FUNCTION NAME: ADCSequenceOverflow                                        *
    1942                    ;*                                                                           *
    1943                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1944                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1945                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1946                    ;*****************************************************************************
    1947 0000030e           ADCSequenceOverflow:
    1948                    ;* --------------------------------------------------------------------------*
    1949                            .dwcfi  cfa_offset, 0
    1950 0000030e 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1951                            .dwcfi  cfa_offset, 8
    1952                    $C$DW$104       .dwtag  DW_TAG_variable
    1953                            .dwattr $C$DW$104, DW_AT_name("ui32Base")
    1954                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("ui32Base")
    1955                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$27)
    1956                            .dwattr $C$DW$104, DW_AT_location[DW_OP_breg13 0]
    1957                    
    1958                    $C$DW$105       .dwtag  DW_TAG_variable
    1959                            .dwattr $C$DW$105, DW_AT_name("ui32SequenceNum")
    1960                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("ui32SequenceNum")
    1961                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$27)
    1962                            .dwattr $C$DW$105, DW_AT_location[DW_OP_breg13 4]
    1963                    
    1964                    ;----------------------------------------------------------------------
    1965                    ; 720 | //                                                                     
    1966                    ; 721 | // Check the arguments.                                                
    1967                    ; 722 | //                                                                     
    1968                    ; 723 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    1969                    ; 724 | ASSERT(ui32SequenceNum < 4);                                           
    1970                    ; 726 | //                                                                     
    1971                    ; 727 | // Determine if there was an overflow on this sequence.                
    1972                    ; 728 | //                                                                     
    1973                    ;----------------------------------------------------------------------
    1974 00000312 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |719|  ; [ORIG 16-BIT INS]
    1975 00000314 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |719|  ; [ORIG 16-BIT INS]
    1976                            .dwpsn  file "../driverlib/adc.c",line 729,column 5,is_stmt,isa 1
    1977                    ;----------------------------------------------------------------------
    1978                    ; 729 | return(HWREG(ui32Base + ADC_O_OSTAT) & (1 << ui32SequenceNum));        
    1979                    ;----------------------------------------------------------------------
    1980 00000316 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |729|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   37

    1981 00000318 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |729|  ; [ORIG 16-BIT INS]
    1982 0000031a 6901              LDR       A2, [A1, #16]         ; [DPU_V7M3_PIPE] |729|  ; [ORIG 16-BIT INS]
    1983 0000031c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |729|  ; [ORIG 16-BIT INS]
    1984 0000031e 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |729|  ; [ORIG 16-BIT INS]
    1985 00000320 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |729|  ; [ORIG 16-BIT INS]
    1986                            .dwpsn  file "../driverlib/adc.c",line 730,column 1,is_stmt,isa 1
    1987 00000322 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1988                            .dwcfi  cfa_offset, 0
    1989                    $C$DW$106       .dwtag  DW_TAG_TI_branch
    1990                            .dwattr $C$DW$106, DW_AT_low_pc(0x00)
    1991                            .dwattr $C$DW$106, DW_AT_TI_return
    1992                    
    1993 00000324 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1994                            ; BRANCH OCCURS                  ; [] 
    1995                            .dwattr $C$DW$101, DW_AT_TI_end_file("../driverlib/adc.c")
    1996                            .dwattr $C$DW$101, DW_AT_TI_end_line(0x2da)
    1997                            .dwattr $C$DW$101, DW_AT_TI_end_column(0x01)
    1998                            .dwendentry
    1999                            .dwendtag $C$DW$101
    2000                    
    2001 00000326                   .sect   ".text"
    2002                            .clink
    2003                            .thumbfunc ADCSequenceOverflowClear
    2004 00000326                   .thumb
    2005                            .global ADCSequenceOverflowClear
    2006                    
    2007                    $C$DW$107       .dwtag  DW_TAG_subprogram
    2008                            .dwattr $C$DW$107, DW_AT_name("ADCSequenceOverflowClear")
    2009                            .dwattr $C$DW$107, DW_AT_low_pc(ADCSequenceOverflowClear)
    2010                            .dwattr $C$DW$107, DW_AT_high_pc(0x00)
    2011                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("ADCSequenceOverflowClear")
    2012                            .dwattr $C$DW$107, DW_AT_external
    2013                            .dwattr $C$DW$107, DW_AT_TI_begin_file("../driverlib/adc.c")
    2014                            .dwattr $C$DW$107, DW_AT_TI_begin_line(0x2eb)
    2015                            .dwattr $C$DW$107, DW_AT_TI_begin_column(0x01)
    2016                            .dwattr $C$DW$107, DW_AT_decl_file("../driverlib/adc.c")
    2017                            .dwattr $C$DW$107, DW_AT_decl_line(0x2eb)
    2018                            .dwattr $C$DW$107, DW_AT_decl_column(0x01)
    2019                            .dwattr $C$DW$107, DW_AT_TI_max_frame_size(0x08)
    2020                            .dwpsn  file "../driverlib/adc.c",line 748,column 1,is_stmt,address ADCSequenceOverflowClear,i
    2021                    
    2022                            .dwfde $C$DW$CIE, ADCSequenceOverflowClear
    2023                    $C$DW$108       .dwtag  DW_TAG_formal_parameter
    2024                            .dwattr $C$DW$108, DW_AT_name("ui32Base")
    2025                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("ui32Base")
    2026                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$27)
    2027                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg0]
    2028                    
    2029                    $C$DW$109       .dwtag  DW_TAG_formal_parameter
    2030                            .dwattr $C$DW$109, DW_AT_name("ui32SequenceNum")
    2031                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("ui32SequenceNum")
    2032                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$27)
    2033                            .dwattr $C$DW$109, DW_AT_location[DW_OP_reg1]
    2034                    
    2035                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   38

    2036                    ; 747 | ADCSequenceOverflowClear(uint32_t ui32Base, uint32_t ui32SequenceNum)  
    2037                    ;----------------------------------------------------------------------
    2038                    
    2039                    ;*****************************************************************************
    2040                    ;* FUNCTION NAME: ADCSequenceOverflowClear                                   *
    2041                    ;*                                                                           *
    2042                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2043                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    2044                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    2045                    ;*****************************************************************************
    2046 00000326           ADCSequenceOverflowClear:
    2047                    ;* --------------------------------------------------------------------------*
    2048                            .dwcfi  cfa_offset, 0
    2049 00000326 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2050                            .dwcfi  cfa_offset, 8
    2051                    $C$DW$110       .dwtag  DW_TAG_variable
    2052                            .dwattr $C$DW$110, DW_AT_name("ui32Base")
    2053                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("ui32Base")
    2054                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$27)
    2055                            .dwattr $C$DW$110, DW_AT_location[DW_OP_breg13 0]
    2056                    
    2057                    $C$DW$111       .dwtag  DW_TAG_variable
    2058                            .dwattr $C$DW$111, DW_AT_name("ui32SequenceNum")
    2059                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("ui32SequenceNum")
    2060                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$27)
    2061                            .dwattr $C$DW$111, DW_AT_location[DW_OP_breg13 4]
    2062                    
    2063                    ;----------------------------------------------------------------------
    2064                    ; 749 | //                                                                     
    2065                    ; 750 | // Check the arguments.                                                
    2066                    ; 751 | //                                                                     
    2067                    ; 752 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    2068                    ; 753 | ASSERT(ui32SequenceNum < 4);                                           
    2069                    ; 755 | //                                                                     
    2070                    ; 756 | // Clear the overflow condition for this sequence.                     
    2071                    ; 757 | //                                                                     
    2072                    ;----------------------------------------------------------------------
    2073 0000032a 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |748|  ; [ORIG 16-BIT INS]
    2074 0000032c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |748|  ; [ORIG 16-BIT INS]
    2075                            .dwpsn  file "../driverlib/adc.c",line 758,column 5,is_stmt,isa 1
    2076                    ;----------------------------------------------------------------------
    2077                    ; 758 | HWREG(ui32Base + ADC_O_OSTAT) = 1 << ui32SequenceNum;                  
    2078                    ;----------------------------------------------------------------------
    2079 0000032e 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |758|  ; [ORIG 16-BIT INS]
    2080 00000330 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |758|  ; [ORIG 16-BIT INS]
    2081 00000332 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |758|  ; [ORIG 16-BIT INS]
    2082 00000334 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |758|  ; [ORIG 16-BIT INS]
    2083 00000336 6108              STR       A1, [A2, #16]         ; [DPU_V7M3_PIPE] |758|  ; [ORIG 16-BIT INS]
    2084                            .dwpsn  file "../driverlib/adc.c",line 759,column 1,is_stmt,isa 1
    2085 00000338 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2086                            .dwcfi  cfa_offset, 0
    2087                    $C$DW$112       .dwtag  DW_TAG_TI_branch
    2088                            .dwattr $C$DW$112, DW_AT_low_pc(0x00)
    2089                            .dwattr $C$DW$112, DW_AT_TI_return
    2090                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   39

    2091 0000033a 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2092                            ; BRANCH OCCURS                  ; [] 
    2093                            .dwattr $C$DW$107, DW_AT_TI_end_file("../driverlib/adc.c")
    2094                            .dwattr $C$DW$107, DW_AT_TI_end_line(0x2f7)
    2095                            .dwattr $C$DW$107, DW_AT_TI_end_column(0x01)
    2096                            .dwendentry
    2097                            .dwendtag $C$DW$107
    2098                    
    2099 0000033c                   .sect   ".text"
    2100                            .clink
    2101                            .thumbfunc ADCSequenceUnderflow
    2102 0000033c                   .thumb
    2103                            .global ADCSequenceUnderflow
    2104                    
    2105                    $C$DW$113       .dwtag  DW_TAG_subprogram
    2106                            .dwattr $C$DW$113, DW_AT_name("ADCSequenceUnderflow")
    2107                            .dwattr $C$DW$113, DW_AT_low_pc(ADCSequenceUnderflow)
    2108                            .dwattr $C$DW$113, DW_AT_high_pc(0x00)
    2109                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("ADCSequenceUnderflow")
    2110                            .dwattr $C$DW$113, DW_AT_external
    2111                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$94)
    2112                            .dwattr $C$DW$113, DW_AT_TI_begin_file("../driverlib/adc.c")
    2113                            .dwattr $C$DW$113, DW_AT_TI_begin_line(0x308)
    2114                            .dwattr $C$DW$113, DW_AT_TI_begin_column(0x01)
    2115                            .dwattr $C$DW$113, DW_AT_decl_file("../driverlib/adc.c")
    2116                            .dwattr $C$DW$113, DW_AT_decl_line(0x308)
    2117                            .dwattr $C$DW$113, DW_AT_decl_column(0x01)
    2118                            .dwattr $C$DW$113, DW_AT_TI_max_frame_size(0x08)
    2119                            .dwpsn  file "../driverlib/adc.c",line 777,column 1,is_stmt,address ADCSequenceUnderflow,isa 1
    2120                    
    2121                            .dwfde $C$DW$CIE, ADCSequenceUnderflow
    2122                    $C$DW$114       .dwtag  DW_TAG_formal_parameter
    2123                            .dwattr $C$DW$114, DW_AT_name("ui32Base")
    2124                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("ui32Base")
    2125                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$27)
    2126                            .dwattr $C$DW$114, DW_AT_location[DW_OP_reg0]
    2127                    
    2128                    $C$DW$115       .dwtag  DW_TAG_formal_parameter
    2129                            .dwattr $C$DW$115, DW_AT_name("ui32SequenceNum")
    2130                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("ui32SequenceNum")
    2131                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$27)
    2132                            .dwattr $C$DW$115, DW_AT_location[DW_OP_reg1]
    2133                    
    2134                    ;----------------------------------------------------------------------
    2135                    ; 776 | ADCSequenceUnderflow(uint32_t ui32Base, uint32_t ui32SequenceNum)      
    2136                    ;----------------------------------------------------------------------
    2137                    
    2138                    ;*****************************************************************************
    2139                    ;* FUNCTION NAME: ADCSequenceUnderflow                                       *
    2140                    ;*                                                                           *
    2141                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2142                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    2143                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    2144                    ;*****************************************************************************
    2145 0000033c           ADCSequenceUnderflow:
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   40

    2146                    ;* --------------------------------------------------------------------------*
    2147                            .dwcfi  cfa_offset, 0
    2148 0000033c 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2149                            .dwcfi  cfa_offset, 8
    2150                    $C$DW$116       .dwtag  DW_TAG_variable
    2151                            .dwattr $C$DW$116, DW_AT_name("ui32Base")
    2152                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("ui32Base")
    2153                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$27)
    2154                            .dwattr $C$DW$116, DW_AT_location[DW_OP_breg13 0]
    2155                    
    2156                    $C$DW$117       .dwtag  DW_TAG_variable
    2157                            .dwattr $C$DW$117, DW_AT_name("ui32SequenceNum")
    2158                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("ui32SequenceNum")
    2159                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$27)
    2160                            .dwattr $C$DW$117, DW_AT_location[DW_OP_breg13 4]
    2161                    
    2162                    ;----------------------------------------------------------------------
    2163                    ; 778 | //                                                                     
    2164                    ; 779 | // Check the arguments.                                                
    2165                    ; 780 | //                                                                     
    2166                    ; 781 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    2167                    ; 782 | ASSERT(ui32SequenceNum < 4);                                           
    2168                    ; 784 | //                                                                     
    2169                    ; 785 | // Determine if there was an underflow on this sequence.               
    2170                    ; 786 | //                                                                     
    2171                    ;----------------------------------------------------------------------
    2172 00000340 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |777|  ; [ORIG 16-BIT INS]
    2173 00000342 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |777|  ; [ORIG 16-BIT INS]
    2174                            .dwpsn  file "../driverlib/adc.c",line 787,column 5,is_stmt,isa 1
    2175                    ;----------------------------------------------------------------------
    2176                    ; 787 | return(HWREG(ui32Base + ADC_O_USTAT) & (1 << ui32SequenceNum));        
    2177                    ;----------------------------------------------------------------------
    2178 00000344 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |787|  ; [ORIG 16-BIT INS]
    2179 00000346 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |787|  ; [ORIG 16-BIT INS]
    2180 00000348 6981              LDR       A2, [A1, #24]         ; [DPU_V7M3_PIPE] |787|  ; [ORIG 16-BIT INS]
    2181 0000034a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |787|  ; [ORIG 16-BIT INS]
    2182 0000034c 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |787|  ; [ORIG 16-BIT INS]
    2183 0000034e 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |787|  ; [ORIG 16-BIT INS]
    2184                            .dwpsn  file "../driverlib/adc.c",line 788,column 1,is_stmt,isa 1
    2185 00000350 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2186                            .dwcfi  cfa_offset, 0
    2187                    $C$DW$118       .dwtag  DW_TAG_TI_branch
    2188                            .dwattr $C$DW$118, DW_AT_low_pc(0x00)
    2189                            .dwattr $C$DW$118, DW_AT_TI_return
    2190                    
    2191 00000352 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2192                            ; BRANCH OCCURS                  ; [] 
    2193                            .dwattr $C$DW$113, DW_AT_TI_end_file("../driverlib/adc.c")
    2194                            .dwattr $C$DW$113, DW_AT_TI_end_line(0x314)
    2195                            .dwattr $C$DW$113, DW_AT_TI_end_column(0x01)
    2196                            .dwendentry
    2197                            .dwendtag $C$DW$113
    2198                    
    2199 00000354                   .sect   ".text"
    2200                            .clink
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   41

    2201                            .thumbfunc ADCSequenceUnderflowClear
    2202 00000354                   .thumb
    2203                            .global ADCSequenceUnderflowClear
    2204                    
    2205                    $C$DW$119       .dwtag  DW_TAG_subprogram
    2206                            .dwattr $C$DW$119, DW_AT_name("ADCSequenceUnderflowClear")
    2207                            .dwattr $C$DW$119, DW_AT_low_pc(ADCSequenceUnderflowClear)
    2208                            .dwattr $C$DW$119, DW_AT_high_pc(0x00)
    2209                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("ADCSequenceUnderflowClear")
    2210                            .dwattr $C$DW$119, DW_AT_external
    2211                            .dwattr $C$DW$119, DW_AT_TI_begin_file("../driverlib/adc.c")
    2212                            .dwattr $C$DW$119, DW_AT_TI_begin_line(0x325)
    2213                            .dwattr $C$DW$119, DW_AT_TI_begin_column(0x01)
    2214                            .dwattr $C$DW$119, DW_AT_decl_file("../driverlib/adc.c")
    2215                            .dwattr $C$DW$119, DW_AT_decl_line(0x325)
    2216                            .dwattr $C$DW$119, DW_AT_decl_column(0x01)
    2217                            .dwattr $C$DW$119, DW_AT_TI_max_frame_size(0x08)
    2218                            .dwpsn  file "../driverlib/adc.c",line 806,column 1,is_stmt,address ADCSequenceUnderflowClear,
    2219                    
    2220                            .dwfde $C$DW$CIE, ADCSequenceUnderflowClear
    2221                    $C$DW$120       .dwtag  DW_TAG_formal_parameter
    2222                            .dwattr $C$DW$120, DW_AT_name("ui32Base")
    2223                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("ui32Base")
    2224                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$27)
    2225                            .dwattr $C$DW$120, DW_AT_location[DW_OP_reg0]
    2226                    
    2227                    $C$DW$121       .dwtag  DW_TAG_formal_parameter
    2228                            .dwattr $C$DW$121, DW_AT_name("ui32SequenceNum")
    2229                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("ui32SequenceNum")
    2230                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$27)
    2231                            .dwattr $C$DW$121, DW_AT_location[DW_OP_reg1]
    2232                    
    2233                    ;----------------------------------------------------------------------
    2234                    ; 805 | ADCSequenceUnderflowClear(uint32_t ui32Base, uint32_t ui32SequenceNum) 
    2235                    ;----------------------------------------------------------------------
    2236                    
    2237                    ;*****************************************************************************
    2238                    ;* FUNCTION NAME: ADCSequenceUnderflowClear                                  *
    2239                    ;*                                                                           *
    2240                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2241                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    2242                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    2243                    ;*****************************************************************************
    2244 00000354           ADCSequenceUnderflowClear:
    2245                    ;* --------------------------------------------------------------------------*
    2246                            .dwcfi  cfa_offset, 0
    2247 00000354 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2248                            .dwcfi  cfa_offset, 8
    2249                    $C$DW$122       .dwtag  DW_TAG_variable
    2250                            .dwattr $C$DW$122, DW_AT_name("ui32Base")
    2251                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("ui32Base")
    2252                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$27)
    2253                            .dwattr $C$DW$122, DW_AT_location[DW_OP_breg13 0]
    2254                    
    2255                    $C$DW$123       .dwtag  DW_TAG_variable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   42

    2256                            .dwattr $C$DW$123, DW_AT_name("ui32SequenceNum")
    2257                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("ui32SequenceNum")
    2258                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$27)
    2259                            .dwattr $C$DW$123, DW_AT_location[DW_OP_breg13 4]
    2260                    
    2261                    ;----------------------------------------------------------------------
    2262                    ; 807 | //                                                                     
    2263                    ; 808 | // Check the arguments.                                                
    2264                    ; 809 | //                                                                     
    2265                    ; 810 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    2266                    ; 811 | ASSERT(ui32SequenceNum < 4);                                           
    2267                    ; 813 | //                                                                     
    2268                    ; 814 | // Clear the underflow condition for this sequence.                    
    2269                    ; 815 | //                                                                     
    2270                    ;----------------------------------------------------------------------
    2271 00000358 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |806|  ; [ORIG 16-BIT INS]
    2272 0000035a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |806|  ; [ORIG 16-BIT INS]
    2273                            .dwpsn  file "../driverlib/adc.c",line 816,column 5,is_stmt,isa 1
    2274                    ;----------------------------------------------------------------------
    2275                    ; 816 | HWREG(ui32Base + ADC_O_USTAT) = 1 << ui32SequenceNum;                  
    2276                    ;----------------------------------------------------------------------
    2277 0000035c 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |816|  ; [ORIG 16-BIT INS]
    2278 0000035e 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |816|  ; [ORIG 16-BIT INS]
    2279 00000360 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |816|  ; [ORIG 16-BIT INS]
    2280 00000362 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |816|  ; [ORIG 16-BIT INS]
    2281 00000364 6188              STR       A1, [A2, #24]         ; [DPU_V7M3_PIPE] |816|  ; [ORIG 16-BIT INS]
    2282                            .dwpsn  file "../driverlib/adc.c",line 817,column 1,is_stmt,isa 1
    2283 00000366 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2284                            .dwcfi  cfa_offset, 0
    2285                    $C$DW$124       .dwtag  DW_TAG_TI_branch
    2286                            .dwattr $C$DW$124, DW_AT_low_pc(0x00)
    2287                            .dwattr $C$DW$124, DW_AT_TI_return
    2288                    
    2289 00000368 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2290                            ; BRANCH OCCURS                  ; [] 
    2291                            .dwattr $C$DW$119, DW_AT_TI_end_file("../driverlib/adc.c")
    2292                            .dwattr $C$DW$119, DW_AT_TI_end_line(0x331)
    2293                            .dwattr $C$DW$119, DW_AT_TI_end_column(0x01)
    2294                            .dwendentry
    2295                            .dwendtag $C$DW$119
    2296                    
    2297 0000036a                   .sect   ".text"
    2298                            .clink
    2299                            .thumbfunc ADCSequenceDataGet
    2300 0000036a                   .thumb
    2301                            .global ADCSequenceDataGet
    2302                    
    2303                    $C$DW$125       .dwtag  DW_TAG_subprogram
    2304                            .dwattr $C$DW$125, DW_AT_name("ADCSequenceDataGet")
    2305                            .dwattr $C$DW$125, DW_AT_low_pc(ADCSequenceDataGet)
    2306                            .dwattr $C$DW$125, DW_AT_high_pc(0x00)
    2307                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("ADCSequenceDataGet")
    2308                            .dwattr $C$DW$125, DW_AT_external
    2309                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$94)
    2310                            .dwattr $C$DW$125, DW_AT_TI_begin_file("../driverlib/adc.c")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   43

    2311                            .dwattr $C$DW$125, DW_AT_TI_begin_line(0x346)
    2312                            .dwattr $C$DW$125, DW_AT_TI_begin_column(0x01)
    2313                            .dwattr $C$DW$125, DW_AT_decl_file("../driverlib/adc.c")
    2314                            .dwattr $C$DW$125, DW_AT_decl_line(0x346)
    2315                            .dwattr $C$DW$125, DW_AT_decl_column(0x01)
    2316                            .dwattr $C$DW$125, DW_AT_TI_max_frame_size(0x10)
    2317                            .dwpsn  file "../driverlib/adc.c",line 840,column 1,is_stmt,address ADCSequenceDataGet,isa 1
    2318                    
    2319                            .dwfde $C$DW$CIE, ADCSequenceDataGet
    2320                    $C$DW$126       .dwtag  DW_TAG_formal_parameter
    2321                            .dwattr $C$DW$126, DW_AT_name("ui32Base")
    2322                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("ui32Base")
    2323                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$27)
    2324                            .dwattr $C$DW$126, DW_AT_location[DW_OP_reg0]
    2325                    
    2326                    $C$DW$127       .dwtag  DW_TAG_formal_parameter
    2327                            .dwattr $C$DW$127, DW_AT_name("ui32SequenceNum")
    2328                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("ui32SequenceNum")
    2329                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$27)
    2330                            .dwattr $C$DW$127, DW_AT_location[DW_OP_reg1]
    2331                    
    2332                    $C$DW$128       .dwtag  DW_TAG_formal_parameter
    2333                            .dwattr $C$DW$128, DW_AT_name("pui32Buffer")
    2334                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("pui32Buffer")
    2335                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$36)
    2336                            .dwattr $C$DW$128, DW_AT_location[DW_OP_reg2]
    2337                    
    2338                    ;----------------------------------------------------------------------
    2339                    ; 838 | ADCSequenceDataGet(uint32_t ui32Base, uint32_t ui32SequenceNum,        
    2340                    ; 839 | uint32_t *pui32Buffer)                                                 
    2341                    ;----------------------------------------------------------------------
    2342                    
    2343                    ;*****************************************************************************
    2344                    ;* FUNCTION NAME: ADCSequenceDataGet                                         *
    2345                    ;*                                                                           *
    2346                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2347                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    2348                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
    2349                    ;*****************************************************************************
    2350 0000036a           ADCSequenceDataGet:
    2351                    ;* --------------------------------------------------------------------------*
    2352                            .dwcfi  cfa_offset, 0
    2353 0000036a 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2354                            .dwcfi  cfa_offset, 16
    2355                    $C$DW$129       .dwtag  DW_TAG_variable
    2356                            .dwattr $C$DW$129, DW_AT_name("ui32Base")
    2357                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("ui32Base")
    2358                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$27)
    2359                            .dwattr $C$DW$129, DW_AT_location[DW_OP_breg13 0]
    2360                    
    2361                    $C$DW$130       .dwtag  DW_TAG_variable
    2362                            .dwattr $C$DW$130, DW_AT_name("ui32SequenceNum")
    2363                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("ui32SequenceNum")
    2364                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$27)
    2365                            .dwattr $C$DW$130, DW_AT_location[DW_OP_breg13 4]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   44

    2366                    
    2367                    $C$DW$131       .dwtag  DW_TAG_variable
    2368                            .dwattr $C$DW$131, DW_AT_name("pui32Buffer")
    2369                            .dwattr $C$DW$131, DW_AT_TI_symbol_name("pui32Buffer")
    2370                            .dwattr $C$DW$131, DW_AT_type(*$C$DW$T$36)
    2371                            .dwattr $C$DW$131, DW_AT_location[DW_OP_breg13 8]
    2372                    
    2373                    $C$DW$132       .dwtag  DW_TAG_variable
    2374                            .dwattr $C$DW$132, DW_AT_name("ui32Count")
    2375                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("ui32Count")
    2376                            .dwattr $C$DW$132, DW_AT_type(*$C$DW$T$27)
    2377                            .dwattr $C$DW$132, DW_AT_location[DW_OP_breg13 12]
    2378                    
    2379                    ;----------------------------------------------------------------------
    2380                    ; 841 | uint32_t ui32Count;                                                    
    2381                    ; 843 | //                                                                     
    2382                    ; 844 | // Check the arguments.                                                
    2383                    ; 845 | //                                                                     
    2384                    ; 846 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    2385                    ; 847 | ASSERT(ui32SequenceNum < 4);                                           
    2386                    ; 849 | //                                                                     
    2387                    ; 850 | // Get the offset of the sequence to be read.                          
    2388                    ; 851 | //                                                                     
    2389                    ;----------------------------------------------------------------------
    2390 0000036e 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |840|  ; [ORIG 16-BIT INS]
    2391 00000370 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |840|  ; [ORIG 16-BIT INS]
    2392 00000372 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |840|  ; [ORIG 16-BIT INS]
    2393                            .dwpsn  file "../driverlib/adc.c",line 852,column 5,is_stmt,isa 1
    2394                    ;----------------------------------------------------------------------
    2395                    ; 852 | ui32Base += ADC_SEQ + (ADC_SEQ_STEP * ui32SequenceNum);                
    2396                    ; 854 | //                                                                     
    2397                    ; 855 | // Read samples from the FIFO until it is empty.                       
    2398                    ; 856 | //                                                                     
    2399                    ;----------------------------------------------------------------------
    2400 00000374 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |852|  ; [ORIG 16-BIT INS]
    2401 00000376 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |852|  ; [ORIG 16-BIT INS]
    2402 00000378 1041EB00          ADD       A1, A1, A2, LSL #5    ; [DPU_V7M3_PIPE] |852|  ; [KEEP 32-BIT INS]
    2403 0000037c 3040              ADDS      A1, A1, #64           ; [DPU_V7M3_PIPE] |852|  ; [ORIG 16-BIT INS]
    2404 0000037e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |852|  ; [ORIG 16-BIT INS]
    2405                            .dwpsn  file "../driverlib/adc.c",line 857,column 5,is_stmt,isa 1
    2406                    ;----------------------------------------------------------------------
    2407                    ; 857 | ui32Count = 0;                                                         
    2408                    ;----------------------------------------------------------------------
    2409 00000380 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |857|  ; [ORIG 16-BIT INS]
    2410 00000382 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |857|  ; [ORIG 16-BIT INS]
    2411                            .dwpsn  file "../driverlib/adc.c",line 858,column 5,is_stmt,isa 1
    2412                    ;----------------------------------------------------------------------
    2413                    ; 858 | while(!(HWREG(ui32Base + ADC_SSFSTAT) & ADC_SSFSTAT0_EMPTY) &&         
    2414                    ; 859 |       (ui32Count < 8))                                                 
    2415                    ; 861 |     //                                                                 
    2416                    ; 862 |     // Read the FIFO and copy it to the destination.                   
    2417                    ; 863 |     //                                                                 
    2418                    ;----------------------------------------------------------------------
    2419 00000384 E008              B         ||$C$L14||            ; [DPU_V7M3_PIPE] |858|  ; [ORIG 16-BIT INS]
    2420                            ; BRANCH OCCURS {||$C$L14||}     ; [] |858| 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   45

    2421                    ;* --------------------------------------------------------------------------*
    2422 00000386           ||$C$L13||:    
    2423                            .dwpsn  file "../driverlib/adc.c",line 864,column 9,is_stmt,isa 1
    2424                    ;----------------------------------------------------------------------
    2425                    ; 864 | *pui32Buffer++ = HWREG(ui32Base + ADC_SSFIFO);                         
    2426                    ; 866 | //                                                                     
    2427                    ; 867 | // Increment the count of samples read.                                
    2428                    ; 868 | //                                                                     
    2429                    ;----------------------------------------------------------------------
    2430 00000386 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    2431 00000388 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    2432 0000038a 1D02              ADDS      A3, A1, #4            ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    2433 0000038c 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    2434 0000038e 6889              LDR       A2, [A2, #8]          ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    2435 00000390 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |864|  ; [ORIG 16-BIT INS]
    2436                            .dwpsn  file "../driverlib/adc.c",line 869,column 9,is_stmt,isa 1
    2437                    ;----------------------------------------------------------------------
    2438                    ; 869 | ui32Count++;                                                           
    2439                    ; 872 | //                                                                     
    2440                    ; 873 | // Return the number of samples read.                                  
    2441                    ; 874 | //                                                                     
    2442                    ;----------------------------------------------------------------------
    2443 00000392 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |869|  ; [ORIG 16-BIT INS]
    2444 00000394 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |869|  ; [ORIG 16-BIT INS]
    2445 00000396 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |869|  ; [ORIG 16-BIT INS]
    2446                    ;* --------------------------------------------------------------------------*
    2447                    ;*   BEGIN LOOP ||$C$L14||
    2448                    ;* --------------------------------------------------------------------------*
    2449 00000398           ||$C$L14||:    
    2450                            .dwpsn  file "../driverlib/adc.c",line 858,column 11,is_stmt,isa 1
    2451 00000398 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |858|  ; [ORIG 16-BIT INS]
    2452 0000039a 68C0              LDR       A1, [A1, #12]         ; [DPU_V7M3_PIPE] |858|  ; [ORIG 16-BIT INS]
    2453 0000039c 0A40              LSRS      A1, A1, #9            ; [DPU_V7M3_PIPE] |858|  ; [ORIG 16-BIT INS]
    2454 0000039e D202              BCS       ||$C$L15||            ; [DPU_V7M3_PIPE] |858|  ; [ORIG 16-BIT INS]
    2455                            ; BRANCHCC OCCURS {||$C$L15||}   ; [] |858| 
    2456                    ;* --------------------------------------------------------------------------*
    2457 000003a0 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |858|  ; [ORIG 16-BIT INS]
    2458 000003a2 2808              CMP       A1, #8                ; [DPU_V7M3_PIPE] |858|  ; [ORIG 16-BIT INS]
    2459 000003a4 D3EF              BCC       ||$C$L13||            ; [DPU_V7M3_PIPE] |858|  ; [ORIG 16-BIT INS]
    2460                            ; BRANCHCC OCCURS {||$C$L13||}   ; [] |858| 
    2461                    ;* --------------------------------------------------------------------------*
    2462 000003a6           ||$C$L15||:    
    2463                            .dwpsn  file "../driverlib/adc.c",line 875,column 5,is_stmt,isa 1
    2464                    ;----------------------------------------------------------------------
    2465                    ; 875 | return(ui32Count);                                                     
    2466                    ;----------------------------------------------------------------------
    2467 000003a6 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |875|  ; [ORIG 16-BIT INS]
    2468                            .dwpsn  file "../driverlib/adc.c",line 876,column 1,is_stmt,isa 1
    2469 000003a8 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2470                            .dwcfi  cfa_offset, 0
    2471                    $C$DW$133       .dwtag  DW_TAG_TI_branch
    2472                            .dwattr $C$DW$133, DW_AT_low_pc(0x00)
    2473                            .dwattr $C$DW$133, DW_AT_TI_return
    2474                    
    2475 000003aa 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   46

    2476                            ; BRANCH OCCURS                  ; [] 
    2477                            .dwattr $C$DW$125, DW_AT_TI_end_file("../driverlib/adc.c")
    2478                            .dwattr $C$DW$125, DW_AT_TI_end_line(0x36c)
    2479                            .dwattr $C$DW$125, DW_AT_TI_end_column(0x01)
    2480                            .dwendentry
    2481                            .dwendtag $C$DW$125
    2482                    
    2483 000003ac                   .sect   ".text"
    2484                            .clink
    2485                            .thumbfunc ADCProcessorTrigger
    2486 000003ac                   .thumb
    2487                            .global ADCProcessorTrigger
    2488                    
    2489                    $C$DW$134       .dwtag  DW_TAG_subprogram
    2490                            .dwattr $C$DW$134, DW_AT_name("ADCProcessorTrigger")
    2491                            .dwattr $C$DW$134, DW_AT_low_pc(ADCProcessorTrigger)
    2492                            .dwattr $C$DW$134, DW_AT_high_pc(0x00)
    2493                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("ADCProcessorTrigger")
    2494                            .dwattr $C$DW$134, DW_AT_external
    2495                            .dwattr $C$DW$134, DW_AT_TI_begin_file("../driverlib/adc.c")
    2496                            .dwattr $C$DW$134, DW_AT_TI_begin_line(0x382)
    2497                            .dwattr $C$DW$134, DW_AT_TI_begin_column(0x01)
    2498                            .dwattr $C$DW$134, DW_AT_decl_file("../driverlib/adc.c")
    2499                            .dwattr $C$DW$134, DW_AT_decl_line(0x382)
    2500                            .dwattr $C$DW$134, DW_AT_decl_column(0x01)
    2501                            .dwattr $C$DW$134, DW_AT_TI_max_frame_size(0x10)
    2502                            .dwpsn  file "../driverlib/adc.c",line 899,column 1,is_stmt,address ADCProcessorTrigger,isa 1
    2503                    
    2504                            .dwfde $C$DW$CIE, ADCProcessorTrigger
    2505                    $C$DW$135       .dwtag  DW_TAG_formal_parameter
    2506                            .dwattr $C$DW$135, DW_AT_name("ui32Base")
    2507                            .dwattr $C$DW$135, DW_AT_TI_symbol_name("ui32Base")
    2508                            .dwattr $C$DW$135, DW_AT_type(*$C$DW$T$27)
    2509                            .dwattr $C$DW$135, DW_AT_location[DW_OP_reg0]
    2510                    
    2511                    $C$DW$136       .dwtag  DW_TAG_formal_parameter
    2512                            .dwattr $C$DW$136, DW_AT_name("ui32SequenceNum")
    2513                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("ui32SequenceNum")
    2514                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$27)
    2515                            .dwattr $C$DW$136, DW_AT_location[DW_OP_reg1]
    2516                    
    2517                    ;----------------------------------------------------------------------
    2518                    ; 898 | ADCProcessorTrigger(uint32_t ui32Base, uint32_t ui32SequenceNum)       
    2519                    ;----------------------------------------------------------------------
    2520                    
    2521                    ;*****************************************************************************
    2522                    ;* FUNCTION NAME: ADCProcessorTrigger                                        *
    2523                    ;*                                                                           *
    2524                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    2525                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
    2526                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    2527                    ;*****************************************************************************
    2528 000003ac           ADCProcessorTrigger:
    2529                    ;* --------------------------------------------------------------------------*
    2530                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   47

    2531 000003ac B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2532                            .dwcfi  cfa_offset, 16
    2533                            .dwcfi  save_reg_to_mem, 14, -4
    2534                            .dwcfi  save_reg_to_mem, 4, -8
    2535                            .dwcfi  save_reg_to_mem, 3, -12
    2536                            .dwcfi  save_reg_to_mem, 2, -16
    2537                    $C$DW$137       .dwtag  DW_TAG_variable
    2538                            .dwattr $C$DW$137, DW_AT_name("ui32Base")
    2539                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("ui32Base")
    2540                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$27)
    2541                            .dwattr $C$DW$137, DW_AT_location[DW_OP_breg13 0]
    2542                    
    2543                    $C$DW$138       .dwtag  DW_TAG_variable
    2544                            .dwattr $C$DW$138, DW_AT_name("ui32SequenceNum")
    2545                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("ui32SequenceNum")
    2546                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$27)
    2547                            .dwattr $C$DW$138, DW_AT_location[DW_OP_breg13 4]
    2548                    
    2549                    ;----------------------------------------------------------------------
    2550                    ; 900 | //                                                                     
    2551                    ; 901 | // Check the arguments.                                                
    2552                    ; 902 | //                                                                     
    2553                    ; 903 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    2554                    ; 904 | ASSERT(ui32SequenceNum < 4);                                           
    2555                    ; 906 | //                                                                     
    2556                    ; 907 | // Generate a processor trigger for this sample sequence.              
    2557                    ; 908 | //                                                                     
    2558                    ;----------------------------------------------------------------------
    2559 000003ae 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |899|  ; [ORIG 16-BIT INS]
    2560 000003b0 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |899|  ; [ORIG 16-BIT INS]
    2561                            .dwpsn  file "../driverlib/adc.c",line 909,column 5,is_stmt,isa 1
    2562                    ;----------------------------------------------------------------------
    2563                    ; 909 | HWREG(ui32Base + ADC_O_PSSI) |= ((ui32SequenceNum & 0xffff0000) |      
    2564                    ; 910 |                                  (1 << (ui32SequenceNum & 0xf)));      
    2565                    ;----------------------------------------------------------------------
    2566 000003b2 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2567 000003b4 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2568 000003b6 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2569 000003b8 3128              ADDS      A2, A2, #40           ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2570 000003ba 680C              LDR       V1, [A2, #0]          ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2571 000003bc 2301              MOVS      A4, #1                ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2572 000003be 020FF002          AND       A3, A3, #15           ; [DPU_V7M3_PIPE] |909|  ; [KEEP 32-BIT INS]
    2573 000003c2 000FF36F          BFC       A1, #0, #16           ; [DPU_V7M3_PIPE] |909|  ; [KEEP 32-BIT INS]
    2574 000003c6 4093              LSLS      A4, A4, A3            ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2575 000003c8 4320              ORRS      A1, A1, V1            ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2576 000003ca 4303              ORRS      A4, A4, A1            ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2577 000003cc 600B              STR       A4, [A2, #0]          ; [DPU_V7M3_PIPE] |909|  ; [ORIG 16-BIT INS]
    2578                            .dwpsn  file "../driverlib/adc.c",line 911,column 1,is_stmt,isa 1
    2579                    $C$DW$139       .dwtag  DW_TAG_TI_branch
    2580                            .dwattr $C$DW$139, DW_AT_low_pc(0x00)
    2581                            .dwattr $C$DW$139, DW_AT_TI_return
    2582                    
    2583 000003ce BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2584                            .dwcfi  cfa_offset, 0
    2585                            .dwcfi  restore_reg, 4
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   48

    2586                            .dwcfi  restore_reg, 3
    2587                            .dwcfi  restore_reg, 2
    2588                            ; BRANCH OCCURS                  ; [] 
    2589                            .dwattr $C$DW$134, DW_AT_TI_end_file("../driverlib/adc.c")
    2590                            .dwattr $C$DW$134, DW_AT_TI_end_line(0x38f)
    2591                            .dwattr $C$DW$134, DW_AT_TI_end_column(0x01)
    2592                            .dwendentry
    2593                            .dwendtag $C$DW$134
    2594                    
    2595 000003d0                   .sect   ".text"
    2596                            .clink
    2597                            .thumbfunc ADCSoftwareOversampleConfigure
    2598 000003d0                   .thumb
    2599                            .global ADCSoftwareOversampleConfigure
    2600                    
    2601                    $C$DW$140       .dwtag  DW_TAG_subprogram
    2602                            .dwattr $C$DW$140, DW_AT_name("ADCSoftwareOversampleConfigure")
    2603                            .dwattr $C$DW$140, DW_AT_low_pc(ADCSoftwareOversampleConfigure)
    2604                            .dwattr $C$DW$140, DW_AT_high_pc(0x00)
    2605                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("ADCSoftwareOversampleConfigure")
    2606                            .dwattr $C$DW$140, DW_AT_external
    2607                            .dwattr $C$DW$140, DW_AT_TI_begin_file("../driverlib/adc.c")
    2608                            .dwattr $C$DW$140, DW_AT_TI_begin_line(0x3a9)
    2609                            .dwattr $C$DW$140, DW_AT_TI_begin_column(0x01)
    2610                            .dwattr $C$DW$140, DW_AT_decl_file("../driverlib/adc.c")
    2611                            .dwattr $C$DW$140, DW_AT_decl_line(0x3a9)
    2612                            .dwattr $C$DW$140, DW_AT_decl_column(0x01)
    2613                            .dwattr $C$DW$140, DW_AT_TI_max_frame_size(0x18)
    2614                            .dwpsn  file "../driverlib/adc.c",line 939,column 1,is_stmt,address ADCSoftwareOversampleConfi
    2615                    
    2616                            .dwfde $C$DW$CIE, ADCSoftwareOversampleConfigure
    2617                    $C$DW$141       .dwtag  DW_TAG_formal_parameter
    2618                            .dwattr $C$DW$141, DW_AT_name("ui32Base")
    2619                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("ui32Base")
    2620                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$27)
    2621                            .dwattr $C$DW$141, DW_AT_location[DW_OP_reg0]
    2622                    
    2623                    $C$DW$142       .dwtag  DW_TAG_formal_parameter
    2624                            .dwattr $C$DW$142, DW_AT_name("ui32SequenceNum")
    2625                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("ui32SequenceNum")
    2626                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$27)
    2627                            .dwattr $C$DW$142, DW_AT_location[DW_OP_reg1]
    2628                    
    2629                    $C$DW$143       .dwtag  DW_TAG_formal_parameter
    2630                            .dwattr $C$DW$143, DW_AT_name("ui32Factor")
    2631                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("ui32Factor")
    2632                            .dwattr $C$DW$143, DW_AT_type(*$C$DW$T$27)
    2633                            .dwattr $C$DW$143, DW_AT_location[DW_OP_reg2]
    2634                    
    2635                    ;----------------------------------------------------------------------
    2636                    ; 937 | ADCSoftwareOversampleConfigure(uint32_t ui32Base, uint32_t ui32Sequence
    2637                    ;     | Num,                                                                   
    2638                    ; 938 | uint32_t ui32Factor)                                                   
    2639                    ;----------------------------------------------------------------------
    2640                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   49

    2641                    ;*****************************************************************************
    2642                    ;* FUNCTION NAME: ADCSoftwareOversampleConfigure                             *
    2643                    ;*                                                                           *
    2644                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    2645                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    2646                    ;*   Local Frame Size  : 0 Args + 20 Auto + 0 Save = 20 byte                 *
    2647                    ;*****************************************************************************
    2648 000003d0           ADCSoftwareOversampleConfigure:
    2649                    ;* --------------------------------------------------------------------------*
    2650                            .dwcfi  cfa_offset, 0
    2651 000003d0 0D18F1AD          SUB       SP, SP, #24           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2652                            .dwcfi  cfa_offset, 24
    2653                    $C$DW$144       .dwtag  DW_TAG_variable
    2654                            .dwattr $C$DW$144, DW_AT_name("ui32Base")
    2655                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("ui32Base")
    2656                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$27)
    2657                            .dwattr $C$DW$144, DW_AT_location[DW_OP_breg13 0]
    2658                    
    2659                    $C$DW$145       .dwtag  DW_TAG_variable
    2660                            .dwattr $C$DW$145, DW_AT_name("ui32SequenceNum")
    2661                            .dwattr $C$DW$145, DW_AT_TI_symbol_name("ui32SequenceNum")
    2662                            .dwattr $C$DW$145, DW_AT_type(*$C$DW$T$27)
    2663                            .dwattr $C$DW$145, DW_AT_location[DW_OP_breg13 4]
    2664                    
    2665                    $C$DW$146       .dwtag  DW_TAG_variable
    2666                            .dwattr $C$DW$146, DW_AT_name("ui32Factor")
    2667                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("ui32Factor")
    2668                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$27)
    2669                            .dwattr $C$DW$146, DW_AT_location[DW_OP_breg13 8]
    2670                    
    2671                    $C$DW$147       .dwtag  DW_TAG_variable
    2672                            .dwattr $C$DW$147, DW_AT_name("ui32Value")
    2673                            .dwattr $C$DW$147, DW_AT_TI_symbol_name("ui32Value")
    2674                            .dwattr $C$DW$147, DW_AT_type(*$C$DW$T$27)
    2675                            .dwattr $C$DW$147, DW_AT_location[DW_OP_breg13 12]
    2676                    
    2677                    $C$DW$148       .dwtag  DW_TAG_variable
    2678                            .dwattr $C$DW$148, DW_AT_name("ui32ADCInst")
    2679                            .dwattr $C$DW$148, DW_AT_TI_symbol_name("ui32ADCInst")
    2680                            .dwattr $C$DW$148, DW_AT_type(*$C$DW$T$27)
    2681                            .dwattr $C$DW$148, DW_AT_location[DW_OP_breg13 16]
    2682                    
    2683                    ;----------------------------------------------------------------------
    2684                    ; 940 | uint32_t ui32Value;                                                    
    2685                    ; 941 | uint32_t ui32ADCInst;                                                  
    2686                    ; 943 | //                                                                     
    2687                    ; 944 | // Check the arguments.                                                
    2688                    ; 945 | //                                                                     
    2689                    ; 946 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    2690                    ; 947 | ASSERT(ui32SequenceNum < 3);                                           
    2691                    ; 948 | ASSERT(((ui32Factor == 2) || (ui32Factor == 4) || (ui32Factor == 8)) &&
    2692                    ; 949 |        ((ui32SequenceNum == 0) || (ui32Factor != 8)));                 
    2693                    ; 951 | //                                                                     
    2694                    ; 952 | // Convert the oversampling factor to a shift factor.                  
    2695                    ; 953 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   50

    2696                    ;----------------------------------------------------------------------
    2697 000003d4 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |939|  ; [ORIG 16-BIT INS]
    2698 000003d6 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |939|  ; [ORIG 16-BIT INS]
    2699 000003d8 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |939|  ; [ORIG 16-BIT INS]
    2700                            .dwpsn  file "../driverlib/adc.c",line 954,column 9,is_stmt,isa 1
    2701                    ;----------------------------------------------------------------------
    2702                    ; 954 | for(ui32Value = 0, ui32Factor >>= 1; ui32Factor;                       
    2703                    ;----------------------------------------------------------------------
    2704 000003da 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2705 000003dc 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2706 000003de 9103              STR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2707 000003e0 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2708 000003e2 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2709                            .dwpsn  file "../driverlib/adc.c",line 954,column 5,is_stmt,isa 1
    2710 000003e4 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2711 000003e6 B140              CBZ       A1, ||$C$L17||        ; []  ; [ORIG 16-BIT INS]
    2712                            ; BRANCHCC OCCURS {||$C$L17||}   ; [] |954| 
    2713                    ;* --------------------------------------------------------------------------*
    2714                    ;*   BEGIN LOOP ||$C$L16||
    2715                    ;*
    2716                    ;*   Loop source line                : 954
    2717                    ;*   Loop closing brace source line  : 957
    2718                    ;*   Known Minimum Trip Count        : 1
    2719                    ;*   Known Maximum Trip Count        : 4294967295
    2720                    ;*   Known Max Trip Count Factor     : 1
    2721                    ;* --------------------------------------------------------------------------*
    2722 000003e8           ||$C$L16||:    
    2723                            .dwpsn  file "../driverlib/adc.c",line 955,column 9,is_stmt,isa 1
    2724                    ;----------------------------------------------------------------------
    2725                    ; 955 | ui32Value++, ui32Factor >>= 1)                                         
    2726                    ; 959 | //                                                                     
    2727                    ; 960 | // Evaluate the ADC Instance.                                          
    2728                    ; 961 | //                                                                     
    2729                    ;----------------------------------------------------------------------
    2730 000003e8 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |955|  ; [ORIG 16-BIT INS]
    2731 000003ea 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |955|  ; [ORIG 16-BIT INS]
    2732 000003ec 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |955|  ; [ORIG 16-BIT INS]
    2733 000003ee 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |955|  ; [ORIG 16-BIT INS]
    2734 000003f0 0848              LSRS      A1, A2, #1            ; [DPU_V7M3_PIPE] |955|  ; [ORIG 16-BIT INS]
    2735 000003f2 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |955|  ; [ORIG 16-BIT INS]
    2736                            .dwpsn  file "../driverlib/adc.c",line 954,column 5,is_stmt,isa 1
    2737 000003f4 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2738 000003f6 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2739 000003f8 D1F6              BNE       ||$C$L16||            ; [DPU_V7M3_PIPE] |954|  ; [ORIG 16-BIT INS]
    2740                            ; BRANCHCC OCCURS {||$C$L16||}   ; [] |954| 
    2741                    ;* --------------------------------------------------------------------------*
    2742 000003fa           ||$C$L17||:    
    2743                            .dwpsn  file "../driverlib/adc.c",line 962,column 5,is_stmt,isa 1
    2744                    ;----------------------------------------------------------------------
    2745                    ; 962 | if(ui32Base == ADC0_BASE)                                              
    2746                    ;----------------------------------------------------------------------
    2747 000003fa 49A4              LDR       A2, $C$CON7           ; [DPU_V7M3_PIPE] |962|  ; [ORIG 16-BIT INS]
    2748 000003fc 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |962|  ; [ORIG 16-BIT INS]
    2749 000003fe 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |962|  ; [ORIG 16-BIT INS]
    2750 00000400 D102              BNE       ||$C$L18||            ; [DPU_V7M3_PIPE] |962|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   51

    2751                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |962| 
    2752                    ;* --------------------------------------------------------------------------*
    2753                            .dwpsn  file "../driverlib/adc.c",line 964,column 9,is_stmt,isa 1
    2754                    ;----------------------------------------------------------------------
    2755                    ; 964 | ui32ADCInst = 0;                                                       
    2756                    ;----------------------------------------------------------------------
    2757 00000402 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2758 00000404 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |964|  ; [ORIG 16-BIT INS]
    2759                            .dwpsn  file "../driverlib/adc.c",line 965,column 5,is_stmt,isa 1
    2760                    ;----------------------------------------------------------------------
    2761                    ; 966 | else                                                                   
    2762                    ;----------------------------------------------------------------------
    2763 00000406 E001              B         ||$C$L19||            ; [DPU_V7M3_PIPE] |965|  ; [ORIG 16-BIT INS]
    2764                            ; BRANCH OCCURS {||$C$L19||}     ; [] |965| 
    2765                    ;* --------------------------------------------------------------------------*
    2766 00000408           ||$C$L18||:    
    2767                            .dwpsn  file "../driverlib/adc.c",line 968,column 9,is_stmt,isa 1
    2768                    ;----------------------------------------------------------------------
    2769                    ; 968 | ui32ADCInst = 1;                                                       
    2770                    ; 971 | //                                                                     
    2771                    ; 972 | // Save the shift factor.                                              
    2772                    ; 973 | //                                                                     
    2773                    ;----------------------------------------------------------------------
    2774 00000408 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |968|  ; [ORIG 16-BIT INS]
    2775 0000040a 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |968|  ; [ORIG 16-BIT INS]
    2776                    ;* --------------------------------------------------------------------------*
    2777 0000040c           ||$C$L19||:    
    2778                            .dwpsn  file "../driverlib/adc.c",line 974,column 5,is_stmt,isa 1
    2779                    ;----------------------------------------------------------------------
    2780                    ; 974 | g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum] = ui32Value;      
    2781                    ;----------------------------------------------------------------------
    2782 0000040c 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |974|  ; [ORIG 16-BIT INS]
    2783 0000040e 4BA4              LDR       A4, $C$CON6           ; [DPU_V7M3_PIPE] |974|  ; [ORIG 16-BIT INS]
    2784 00000410 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |974|  ; [ORIG 16-BIT INS]
    2785 00000412 100CF89D          LDRB      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |974|  ; [KEEP 32-BIT INS]
    2786 00000416 0040EB00          ADD       A1, A1, A1, LSL #1    ; [DPU_V7M3_PIPE] |974|  ; [KEEP 32-BIT INS]
    2787 0000041a 18C0              ADDS      A1, A1, A4            ; [DPU_V7M3_PIPE] |974|  ; [ORIG 16-BIT INS]
    2788 0000041c 5411              STRB      A2, [A3, +A1]         ; [DPU_V7M3_PIPE] |974|  ; [ORIG 16-BIT INS]
    2789                            .dwpsn  file "../driverlib/adc.c",line 975,column 1,is_stmt,isa 1
    2790 0000041e B006              ADD       SP, SP, #24           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2791                            .dwcfi  cfa_offset, 0
    2792                    $C$DW$149       .dwtag  DW_TAG_TI_branch
    2793                            .dwattr $C$DW$149, DW_AT_low_pc(0x00)
    2794                            .dwattr $C$DW$149, DW_AT_TI_return
    2795                    
    2796 00000420 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2797                            ; BRANCH OCCURS                  ; [] 
    2798                            .dwattr $C$DW$140, DW_AT_TI_end_file("../driverlib/adc.c")
    2799                            .dwattr $C$DW$140, DW_AT_TI_end_line(0x3cf)
    2800                            .dwattr $C$DW$140, DW_AT_TI_end_column(0x01)
    2801                            .dwendentry
    2802                            .dwendtag $C$DW$140
    2803                    
    2804 00000422                   .sect   ".text"
    2805                            .clink
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   52

    2806                            .thumbfunc ADCSoftwareOversampleStepConfigure
    2807 00000422                   .thumb
    2808                            .global ADCSoftwareOversampleStepConfigure
    2809                    
    2810                    $C$DW$150       .dwtag  DW_TAG_subprogram
    2811                            .dwattr $C$DW$150, DW_AT_name("ADCSoftwareOversampleStepConfigure")
    2812                            .dwattr $C$DW$150, DW_AT_low_pc(ADCSoftwareOversampleStepConfigure)
    2813                            .dwattr $C$DW$150, DW_AT_high_pc(0x00)
    2814                            .dwattr $C$DW$150, DW_AT_TI_symbol_name("ADCSoftwareOversampleStepConfigure")
    2815                            .dwattr $C$DW$150, DW_AT_external
    2816                            .dwattr $C$DW$150, DW_AT_TI_begin_file("../driverlib/adc.c")
    2817                            .dwattr $C$DW$150, DW_AT_TI_begin_line(0x3e3)
    2818                            .dwattr $C$DW$150, DW_AT_TI_begin_column(0x01)
    2819                            .dwattr $C$DW$150, DW_AT_decl_file("../driverlib/adc.c")
    2820                            .dwattr $C$DW$150, DW_AT_decl_line(0x3e3)
    2821                            .dwattr $C$DW$150, DW_AT_decl_column(0x01)
    2822                            .dwattr $C$DW$150, DW_AT_TI_max_frame_size(0x20)
    2823                            .dwpsn  file "../driverlib/adc.c",line 997,column 1,is_stmt,address ADCSoftwareOversampleStepC
    2824                    
    2825                            .dwfde $C$DW$CIE, ADCSoftwareOversampleStepConfigure
    2826                    $C$DW$151       .dwtag  DW_TAG_formal_parameter
    2827                            .dwattr $C$DW$151, DW_AT_name("ui32Base")
    2828                            .dwattr $C$DW$151, DW_AT_TI_symbol_name("ui32Base")
    2829                            .dwattr $C$DW$151, DW_AT_type(*$C$DW$T$27)
    2830                            .dwattr $C$DW$151, DW_AT_location[DW_OP_reg0]
    2831                    
    2832                    $C$DW$152       .dwtag  DW_TAG_formal_parameter
    2833                            .dwattr $C$DW$152, DW_AT_name("ui32SequenceNum")
    2834                            .dwattr $C$DW$152, DW_AT_TI_symbol_name("ui32SequenceNum")
    2835                            .dwattr $C$DW$152, DW_AT_type(*$C$DW$T$27)
    2836                            .dwattr $C$DW$152, DW_AT_location[DW_OP_reg1]
    2837                    
    2838                    $C$DW$153       .dwtag  DW_TAG_formal_parameter
    2839                            .dwattr $C$DW$153, DW_AT_name("ui32Step")
    2840                            .dwattr $C$DW$153, DW_AT_TI_symbol_name("ui32Step")
    2841                            .dwattr $C$DW$153, DW_AT_type(*$C$DW$T$27)
    2842                            .dwattr $C$DW$153, DW_AT_location[DW_OP_reg2]
    2843                    
    2844                    $C$DW$154       .dwtag  DW_TAG_formal_parameter
    2845                            .dwattr $C$DW$154, DW_AT_name("ui32Config")
    2846                            .dwattr $C$DW$154, DW_AT_TI_symbol_name("ui32Config")
    2847                            .dwattr $C$DW$154, DW_AT_type(*$C$DW$T$27)
    2848                            .dwattr $C$DW$154, DW_AT_location[DW_OP_reg3]
    2849                    
    2850                    ;----------------------------------------------------------------------
    2851                    ; 995 | ADCSoftwareOversampleStepConfigure(uint32_t ui32Base, uint32_t ui32Sequ
    2852                    ;     | enceNum,                                                               
    2853                    ; 996 | uint32_t ui32Step, uint32_t ui32Config)                                
    2854                    ;----------------------------------------------------------------------
    2855                    
    2856                    ;*****************************************************************************
    2857                    ;* FUNCTION NAME: ADCSoftwareOversampleStepConfigure                         *
    2858                    ;*                                                                           *
    2859                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,SP,SR                             *
    2860                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,SP,LR,SR                          *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   53

    2861                    ;*   Local Frame Size  : 0 Args + 20 Auto + 12 Save = 32 byte                *
    2862                    ;*****************************************************************************
    2863 00000422           ADCSoftwareOversampleStepConfigure:
    2864                    ;* --------------------------------------------------------------------------*
    2865                            .dwcfi  cfa_offset, 0
    2866 00000422 B530              PUSH      {V1, V2, LR}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2867                            .dwcfi  cfa_offset, 12
    2868                            .dwcfi  save_reg_to_mem, 14, -4
    2869                            .dwcfi  save_reg_to_mem, 5, -8
    2870                            .dwcfi  save_reg_to_mem, 4, -12
    2871 00000424 0D14F1AD          SUB       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2872                            .dwcfi  cfa_offset, 32
    2873                    $C$DW$155       .dwtag  DW_TAG_variable
    2874                            .dwattr $C$DW$155, DW_AT_name("ui32Base")
    2875                            .dwattr $C$DW$155, DW_AT_TI_symbol_name("ui32Base")
    2876                            .dwattr $C$DW$155, DW_AT_type(*$C$DW$T$27)
    2877                            .dwattr $C$DW$155, DW_AT_location[DW_OP_breg13 0]
    2878                    
    2879                    $C$DW$156       .dwtag  DW_TAG_variable
    2880                            .dwattr $C$DW$156, DW_AT_name("ui32SequenceNum")
    2881                            .dwattr $C$DW$156, DW_AT_TI_symbol_name("ui32SequenceNum")
    2882                            .dwattr $C$DW$156, DW_AT_type(*$C$DW$T$27)
    2883                            .dwattr $C$DW$156, DW_AT_location[DW_OP_breg13 4]
    2884                    
    2885                    $C$DW$157       .dwtag  DW_TAG_variable
    2886                            .dwattr $C$DW$157, DW_AT_name("ui32Step")
    2887                            .dwattr $C$DW$157, DW_AT_TI_symbol_name("ui32Step")
    2888                            .dwattr $C$DW$157, DW_AT_type(*$C$DW$T$27)
    2889                            .dwattr $C$DW$157, DW_AT_location[DW_OP_breg13 8]
    2890                    
    2891                    $C$DW$158       .dwtag  DW_TAG_variable
    2892                            .dwattr $C$DW$158, DW_AT_name("ui32Config")
    2893                            .dwattr $C$DW$158, DW_AT_TI_symbol_name("ui32Config")
    2894                            .dwattr $C$DW$158, DW_AT_type(*$C$DW$T$27)
    2895                            .dwattr $C$DW$158, DW_AT_location[DW_OP_breg13 12]
    2896                    
    2897                    $C$DW$159       .dwtag  DW_TAG_variable
    2898                            .dwattr $C$DW$159, DW_AT_name("ui32ADCInst")
    2899                            .dwattr $C$DW$159, DW_AT_TI_symbol_name("ui32ADCInst")
    2900                            .dwattr $C$DW$159, DW_AT_type(*$C$DW$T$27)
    2901                            .dwattr $C$DW$159, DW_AT_location[DW_OP_breg13 16]
    2902                    
    2903                    ;----------------------------------------------------------------------
    2904                    ; 998 | uint32_t ui32ADCInst;                                                  
    2905                    ; 1000 | //                                                                     
    2906                    ; 1001 | // Evaluate the ADC Instance.                                          
    2907                    ; 1002 | //                                                                     
    2908                    ;----------------------------------------------------------------------
    2909 00000428 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |997|  ; [ORIG 16-BIT INS]
    2910 0000042a 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |997|  ; [ORIG 16-BIT INS]
    2911 0000042c 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |997|  ; [ORIG 16-BIT INS]
    2912 0000042e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |997|  ; [ORIG 16-BIT INS]
    2913                            .dwpsn  file "../driverlib/adc.c",line 1003,column 5,is_stmt,isa 1
    2914                    ;----------------------------------------------------------------------
    2915                    ; 1003 | if(ui32Base == ADC0_BASE)                                              
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   54

    2916                    ;----------------------------------------------------------------------
    2917 00000430 4996              LDR       A2, $C$CON7           ; [DPU_V7M3_PIPE] |1003|  ; [ORIG 16-BIT INS]
    2918 00000432 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1003|  ; [ORIG 16-BIT INS]
    2919 00000434 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |1003|  ; [ORIG 16-BIT INS]
    2920 00000436 D102              BNE       ||$C$L20||            ; [DPU_V7M3_PIPE] |1003|  ; [ORIG 16-BIT INS]
    2921                            ; BRANCHCC OCCURS {||$C$L20||}   ; [] |1003| 
    2922                    ;* --------------------------------------------------------------------------*
    2923                            .dwpsn  file "../driverlib/adc.c",line 1005,column 9,is_stmt,isa 1
    2924                    ;----------------------------------------------------------------------
    2925                    ; 1005 | ui32ADCInst = 0;                                                       
    2926                    ;----------------------------------------------------------------------
    2927 00000438 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1005|  ; [ORIG 16-BIT INS]
    2928 0000043a 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1005|  ; [ORIG 16-BIT INS]
    2929                            .dwpsn  file "../driverlib/adc.c",line 1006,column 5,is_stmt,isa 1
    2930                    ;----------------------------------------------------------------------
    2931                    ; 1007 | else                                                                   
    2932                    ;----------------------------------------------------------------------
    2933 0000043c E001              B         ||$C$L21||            ; [DPU_V7M3_PIPE] |1006|  ; [ORIG 16-BIT INS]
    2934                            ; BRANCH OCCURS {||$C$L21||}     ; [] |1006| 
    2935                    ;* --------------------------------------------------------------------------*
    2936 0000043e           ||$C$L20||:    
    2937                            .dwpsn  file "../driverlib/adc.c",line 1009,column 9,is_stmt,isa 1
    2938                    ;----------------------------------------------------------------------
    2939                    ; 1009 | ui32ADCInst = 1;                                                       
    2940                    ; 1012 | //                                                                     
    2941                    ; 1013 | // Check the arguments.                                                
    2942                    ; 1014 | //                                                                     
    2943                    ; 1015 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    2944                    ; 1016 | ASSERT(ui32SequenceNum < 3);                                           
    2945                    ; 1017 | ASSERT(((ui32SequenceNum == 0) &&                                      
    2946                    ; 1018 |     (ui32Step <                                                        
    2947                    ; 1019 |     (8 >> g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum]))) ||   
    2948                    ; 1020 |    (ui32Step <                                                         
    2949                    ; 1021 |    (4 >> g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum])));      
    2950                    ; 1023 | //                                                                     
    2951                    ; 1024 | // Get the offset of the sequence to be configured.                    
    2952                    ; 1025 | //                                                                     
    2953                    ;----------------------------------------------------------------------
    2954 0000043e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1009|  ; [ORIG 16-BIT INS]
    2955 00000440 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1009|  ; [ORIG 16-BIT INS]
    2956                    ;* --------------------------------------------------------------------------*
    2957 00000442           ||$C$L21||:    
    2958                            .dwpsn  file "../driverlib/adc.c",line 1026,column 5,is_stmt,isa 1
    2959                    ;----------------------------------------------------------------------
    2960                    ; 1026 | ui32Base += ADC_SEQ + (ADC_SEQ_STEP * ui32SequenceNum);                
    2961                    ; 1028 | //                                                                     
    2962                    ; 1029 | // Compute the shift for the bits that control this step.              
    2963                    ; 1030 | //                                                                     
    2964                    ;----------------------------------------------------------------------
    2965 00000442 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    2966 00000444 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    2967 00000446 1041EB00          ADD       A1, A1, A2, LSL #5    ; [DPU_V7M3_PIPE] |1026|  ; [KEEP 32-BIT INS]
    2968 0000044a 3040              ADDS      A1, A1, #64           ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    2969 0000044c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1026|  ; [ORIG 16-BIT INS]
    2970                            .dwpsn  file "../driverlib/adc.c",line 1031,column 5,is_stmt,isa 1
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   55

    2971                    ;----------------------------------------------------------------------
    2972                    ; 1031 | ui32Step *= 4 << g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum]; 
    2973                    ; 1033 | //                                                                     
    2974                    ; 1034 | // Loop through the hardware steps that make up this step of the softwa
    2975                    ;     | re                                                                     
    2976                    ; 1035 | // oversampled sequence.                                               
    2977                    ; 1036 | //                                                                     
    2978                    ;----------------------------------------------------------------------
    2979 0000044e 4A94              LDR       A3, $C$CON6           ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2980 00000450 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2981 00000452 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2982 00000454 0040EB00          ADD       A1, A1, A1, LSL #1    ; [DPU_V7M3_PIPE] |1031|  ; [KEEP 32-BIT INS]
    2983 00000458 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2984 0000045a 5C0A              LDRB      A3, [A2, +A1]         ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2985 0000045c 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2986 0000045e 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2987 00000460 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2988 00000462 4348              MULS      A1, A1, A2            ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2989 00000464 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1031|  ; [ORIG 16-BIT INS]
    2990                            .dwpsn  file "../driverlib/adc.c",line 1037,column 9,is_stmt,isa 1
    2991                    ;----------------------------------------------------------------------
    2992                    ; 1037 | for(ui32SequenceNum =                                                  
    2993                    ;----------------------------------------------------------------------
    2994 00000466 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    2995 00000468 4A8D              LDR       A3, $C$CON6           ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    2996 0000046a 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    2997 0000046c 0040EB00          ADD       A1, A1, A1, LSL #1    ; [DPU_V7M3_PIPE] |1037|  ; [KEEP 32-BIT INS]
    2998 00000470 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    2999 00000472 5C09              LDRB      A2, [A2, +A1]         ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3000 00000474 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3001 00000476 4088              LSLS      A1, A1, A2            ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3002 00000478 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3003                            .dwpsn  file "../driverlib/adc.c",line 1037,column 5,is_stmt,isa 1
    3004                    ;----------------------------------------------------------------------
    3005                    ; 1038 | (1 << g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum]);           
    3006                    ; 1039 | ui32SequenceNum; ui32SequenceNum--)                                    
    3007                    ; 1041 | //                                                                     
    3008                    ; 1042 | // Set the analog mux value for this step.                             
    3009                    ; 1043 | //                                                                     
    3010                    ;----------------------------------------------------------------------
    3011 0000047a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3012 0000047c 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3013 0000047e D03F              BEQ       ||$C$L24||            ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3014                            ; BRANCHCC OCCURS {||$C$L24||}   ; [] |1037| 
    3015                    ;* --------------------------------------------------------------------------*
    3016                    ;*   BEGIN LOOP ||$C$L22||
    3017                    ;*
    3018                    ;*   Loop source line                : 1037
    3019                    ;*   Loop closing brace source line  : 1073
    3020                    ;*   Known Minimum Trip Count        : 1
    3021                    ;*   Known Maximum Trip Count        : 4294967295
    3022                    ;*   Known Max Trip Count Factor     : 1
    3023                    ;* --------------------------------------------------------------------------*
    3024 00000480           ||$C$L22||:    
    3025                            .dwpsn  file "../driverlib/adc.c",line 1044,column 9,is_stmt,isa 1
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   56

    3026                    ;----------------------------------------------------------------------
    3027                    ; 1044 | HWREG(ui32Base + ADC_SSMUX) = ((HWREG(ui32Base + ADC_SSMUX) &          
    3028                    ; 1045 |                                 ~(0x0000000f << ui32Step)) |           
    3029                    ; 1046 |                                ((ui32Config & 0x0f) << ui32Step));     
    3030                    ; 1048 | //                                                                     
    3031                    ; 1049 | // Set the upper bits of the analog mux value for this step.           
    3032                    ; 1050 | //                                                                     
    3033                    ;----------------------------------------------------------------------
    3034 00000480 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3035 00000482 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3036 00000484 9D02              LDR       V2, [SP, #8]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3037 00000486 9C02              LDR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3038 00000488 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3039 0000048a 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3040 0000048c 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3041 0000048e 020FF002          AND       A3, A3, #15           ; [DPU_V7M3_PIPE] |1044|  ; [KEEP 32-BIT INS]
    3042 00000492 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3043 00000494 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3044 00000496 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3045 00000498 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3046 0000049a 601A              STR       A3, [A4, #0]          ; [DPU_V7M3_PIPE] |1044|  ; [ORIG 16-BIT INS]
    3047                            .dwpsn  file "../driverlib/adc.c",line 1051,column 9,is_stmt,isa 1
    3048                    ;----------------------------------------------------------------------
    3049                    ; 1051 | HWREG(ui32Base + ADC_SSEMUX) = ((HWREG(ui32Base + ADC_SSEMUX) &        
    3050                    ; 1052 |                                  ~(0x0000000f << ui32Step)) |          
    3051                    ; 1053 |                                 (((ui32Config & 0xf00) >> 8) <<        
    3052                    ; 1054 |                                  ui32Step));                           
    3053                    ; 1056 | //                                                                     
    3054                    ; 1057 | // Set the control value for this step.                                
    3055                    ; 1058 | //                                                                     
    3056                    ;----------------------------------------------------------------------
    3057 0000049c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3058 0000049e 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3059 000004a0 9C02              LDR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3060 000004a2 9D02              LDR       V2, [SP, #8]          ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3061 000004a4 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3062 000004a6 6981              LDR       A2, [A1, #24]         ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3063 000004a8 6270F402          AND       A3, A3, #3840         ; [DPU_V7M3_PIPE] |1051|  ; [KEEP 32-BIT INS]
    3064 000004ac 0A12              LSRS      A3, A3, #8            ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3065 000004ae 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3066 000004b0 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3067 000004b2 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3068 000004b4 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3069 000004b6 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3070 000004b8 619A              STR       A3, [A4, #24]         ; [DPU_V7M3_PIPE] |1051|  ; [ORIG 16-BIT INS]
    3071                            .dwpsn  file "../driverlib/adc.c",line 1059,column 9,is_stmt,isa 1
    3072                    ;----------------------------------------------------------------------
    3073                    ; 1059 | HWREG(ui32Base + ADC_SSCTL) = ((HWREG(ui32Base + ADC_SSCTL) &          
    3074                    ; 1060 |                                 ~(0x0000000f << ui32Step)) |           
    3075                    ; 1061 |                                (((ui32Config & 0xf0) >> 4) <<          
    3076                    ; 1062 |                                 ui32Step));                            
    3077                    ;----------------------------------------------------------------------
    3078 000004ba 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3079 000004bc 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3080 000004be 9C02              LDR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   57

    3081 000004c0 9D02              LDR       V2, [SP, #8]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3082 000004c2 9B00              LDR       A4, [SP, #0]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3083 000004c4 6841              LDR       A2, [A1, #4]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3084 000004c6 02F0F002          AND       A3, A3, #240          ; [DPU_V7M3_PIPE] |1059|  ; [KEEP 32-BIT INS]
    3085 000004ca 0912              LSRS      A3, A3, #4            ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3086 000004cc 200F              MOVS      A1, #15               ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3087 000004ce 40A2              LSLS      A3, A3, V1            ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3088 000004d0 40A8              LSLS      A1, A1, V2            ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3089 000004d2 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3090 000004d4 430A              ORRS      A3, A3, A2            ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3091 000004d6 605A              STR       A3, [A4, #4]          ; [DPU_V7M3_PIPE] |1059|  ; [ORIG 16-BIT INS]
    3092                            .dwpsn  file "../driverlib/adc.c",line 1063,column 9,is_stmt,isa 1
    3093                    ;----------------------------------------------------------------------
    3094                    ; 1063 | if(ui32SequenceNum != 1)                                               
    3095                    ;----------------------------------------------------------------------
    3096 000004d8 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1063|  ; [ORIG 16-BIT INS]
    3097 000004da 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |1063|  ; [ORIG 16-BIT INS]
    3098 000004dc D007              BEQ       ||$C$L23||            ; [DPU_V7M3_PIPE] |1063|  ; [ORIG 16-BIT INS]
    3099                            ; BRANCHCC OCCURS {||$C$L23||}   ; [] |1063| 
    3100                    ;* --------------------------------------------------------------------------*
    3101                            .dwpsn  file "../driverlib/adc.c",line 1065,column 13,is_stmt,isa 1
    3102                    ;----------------------------------------------------------------------
    3103                    ; 1065 | HWREG(ui32Base + ADC_SSCTL) &= ~((ADC_SSCTL0_IE0 |                     
    3104                    ; 1066 |                                   ADC_SSCTL0_END0) << ui32Step);       
    3105                    ; 1069 | //                                                                     
    3106                    ; 1070 | // Go to the next hardware step.                                       
    3107                    ; 1071 | //                                                                     
    3108                    ;----------------------------------------------------------------------
    3109 000004de 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    3110 000004e0 9B02              LDR       A4, [SP, #8]          ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    3111 000004e2 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    3112 000004e4 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    3113 000004e6 2106              MOVS      A2, #6                ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    3114 000004e8 4099              LSLS      A2, A2, A4            ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    3115 000004ea 438A              BICS      A3, A3, A2            ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    3116 000004ec 6002              STR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |1065|  ; [ORIG 16-BIT INS]
    3117                    ;* --------------------------------------------------------------------------*
    3118 000004ee           ||$C$L23||:    
    3119                            .dwpsn  file "../driverlib/adc.c",line 1072,column 9,is_stmt,isa 1
    3120                    ;----------------------------------------------------------------------
    3121                    ; 1072 | ui32Step += 4;                                                         
    3122                    ;----------------------------------------------------------------------
    3123 000004ee 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    3124 000004f0 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    3125 000004f2 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1072|  ; [ORIG 16-BIT INS]
    3126                            .dwpsn  file "../driverlib/adc.c",line 1039,column 26,is_stmt,isa 1
    3127 000004f4 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1039|  ; [ORIG 16-BIT INS]
    3128 000004f6 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1039|  ; [ORIG 16-BIT INS]
    3129 000004f8 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1039|  ; [ORIG 16-BIT INS]
    3130                            .dwpsn  file "../driverlib/adc.c",line 1037,column 5,is_stmt,isa 1
    3131 000004fa 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3132 000004fc 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3133 000004fe D1BF              BNE       ||$C$L22||            ; [DPU_V7M3_PIPE] |1037|  ; [ORIG 16-BIT INS]
    3134                            ; BRANCHCC OCCURS {||$C$L22||}   ; [] |1037| 
    3135                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   58

    3136                            .dwpsn  file "../driverlib/adc.c",line 1074,column 1,is_stmt,isa 1
    3137                    ;* --------------------------------------------------------------------------*
    3138 00000500           ||$C$L24||:    
    3139 00000500 B005              ADD       SP, SP, #20           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3140                            .dwcfi  cfa_offset, 12
    3141                    $C$DW$160       .dwtag  DW_TAG_TI_branch
    3142                            .dwattr $C$DW$160, DW_AT_low_pc(0x00)
    3143                            .dwattr $C$DW$160, DW_AT_TI_return
    3144                    
    3145 00000502 BD30              POP       {V1, V2, PC}          ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3146                            .dwcfi  cfa_offset, 0
    3147                            .dwcfi  restore_reg, 5
    3148                            .dwcfi  restore_reg, 4
    3149                            ; BRANCH OCCURS                  ; [] 
    3150                            .dwattr $C$DW$150, DW_AT_TI_end_file("../driverlib/adc.c")
    3151                            .dwattr $C$DW$150, DW_AT_TI_end_line(0x432)
    3152                            .dwattr $C$DW$150, DW_AT_TI_end_column(0x01)
    3153                            .dwendentry
    3154                            .dwendtag $C$DW$150
    3155                    
    3156 00000504                   .sect   ".text"
    3157                            .clink
    3158                            .thumbfunc ADCSoftwareOversampleDataGet
    3159 00000504                   .thumb
    3160                            .global ADCSoftwareOversampleDataGet
    3161                    
    3162                    $C$DW$161       .dwtag  DW_TAG_subprogram
    3163                            .dwattr $C$DW$161, DW_AT_name("ADCSoftwareOversampleDataGet")
    3164                            .dwattr $C$DW$161, DW_AT_low_pc(ADCSoftwareOversampleDataGet)
    3165                            .dwattr $C$DW$161, DW_AT_high_pc(0x00)
    3166                            .dwattr $C$DW$161, DW_AT_TI_symbol_name("ADCSoftwareOversampleDataGet")
    3167                            .dwattr $C$DW$161, DW_AT_external
    3168                            .dwattr $C$DW$161, DW_AT_TI_begin_file("../driverlib/adc.c")
    3169                            .dwattr $C$DW$161, DW_AT_TI_begin_line(0x449)
    3170                            .dwattr $C$DW$161, DW_AT_TI_begin_column(0x01)
    3171                            .dwattr $C$DW$161, DW_AT_decl_file("../driverlib/adc.c")
    3172                            .dwattr $C$DW$161, DW_AT_decl_line(0x449)
    3173                            .dwattr $C$DW$161, DW_AT_decl_column(0x01)
    3174                            .dwattr $C$DW$161, DW_AT_TI_max_frame_size(0x28)
    3175                            .dwpsn  file "../driverlib/adc.c",line 1099,column 1,is_stmt,address ADCSoftwareOversampleData
    3176                    
    3177                            .dwfde $C$DW$CIE, ADCSoftwareOversampleDataGet
    3178                    $C$DW$162       .dwtag  DW_TAG_formal_parameter
    3179                            .dwattr $C$DW$162, DW_AT_name("ui32Base")
    3180                            .dwattr $C$DW$162, DW_AT_TI_symbol_name("ui32Base")
    3181                            .dwattr $C$DW$162, DW_AT_type(*$C$DW$T$27)
    3182                            .dwattr $C$DW$162, DW_AT_location[DW_OP_reg0]
    3183                    
    3184                    $C$DW$163       .dwtag  DW_TAG_formal_parameter
    3185                            .dwattr $C$DW$163, DW_AT_name("ui32SequenceNum")
    3186                            .dwattr $C$DW$163, DW_AT_TI_symbol_name("ui32SequenceNum")
    3187                            .dwattr $C$DW$163, DW_AT_type(*$C$DW$T$27)
    3188                            .dwattr $C$DW$163, DW_AT_location[DW_OP_reg1]
    3189                    
    3190                    $C$DW$164       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   59

    3191                            .dwattr $C$DW$164, DW_AT_name("pui32Buffer")
    3192                            .dwattr $C$DW$164, DW_AT_TI_symbol_name("pui32Buffer")
    3193                            .dwattr $C$DW$164, DW_AT_type(*$C$DW$T$36)
    3194                            .dwattr $C$DW$164, DW_AT_location[DW_OP_reg2]
    3195                    
    3196                    $C$DW$165       .dwtag  DW_TAG_formal_parameter
    3197                            .dwattr $C$DW$165, DW_AT_name("ui32Count")
    3198                            .dwattr $C$DW$165, DW_AT_TI_symbol_name("ui32Count")
    3199                            .dwattr $C$DW$165, DW_AT_type(*$C$DW$T$27)
    3200                            .dwattr $C$DW$165, DW_AT_location[DW_OP_reg3]
    3201                    
    3202                    ;----------------------------------------------------------------------
    3203                    ; 1097 | ADCSoftwareOversampleDataGet(uint32_t ui32Base, uint32_t ui32SequenceNu
    3204                    ;     | m,                                                                     
    3205                    ; 1098 | uint32_t *pui32Buffer, uint32_t ui32Count)                             
    3206                    ;----------------------------------------------------------------------
    3207                    
    3208                    ;*****************************************************************************
    3209                    ;* FUNCTION NAME: ADCSoftwareOversampleDataGet                               *
    3210                    ;*                                                                           *
    3211                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    3212                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR                             *
    3213                    ;*   Local Frame Size  : 0 Args + 28 Auto + 8 Save = 36 byte                 *
    3214                    ;*****************************************************************************
    3215 00000504           ADCSoftwareOversampleDataGet:
    3216                    ;* --------------------------------------------------------------------------*
    3217                            .dwcfi  cfa_offset, 0
    3218 00000504 B510              PUSH      {V1, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3219                            .dwcfi  cfa_offset, 8
    3220                            .dwcfi  save_reg_to_mem, 14, -4
    3221                            .dwcfi  save_reg_to_mem, 4, -8
    3222 00000506 0D20F1AD          SUB       SP, SP, #32           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3223                            .dwcfi  cfa_offset, 40
    3224                    $C$DW$166       .dwtag  DW_TAG_variable
    3225                            .dwattr $C$DW$166, DW_AT_name("ui32Base")
    3226                            .dwattr $C$DW$166, DW_AT_TI_symbol_name("ui32Base")
    3227                            .dwattr $C$DW$166, DW_AT_type(*$C$DW$T$27)
    3228                            .dwattr $C$DW$166, DW_AT_location[DW_OP_breg13 0]
    3229                    
    3230                    $C$DW$167       .dwtag  DW_TAG_variable
    3231                            .dwattr $C$DW$167, DW_AT_name("ui32SequenceNum")
    3232                            .dwattr $C$DW$167, DW_AT_TI_symbol_name("ui32SequenceNum")
    3233                            .dwattr $C$DW$167, DW_AT_type(*$C$DW$T$27)
    3234                            .dwattr $C$DW$167, DW_AT_location[DW_OP_breg13 4]
    3235                    
    3236                    $C$DW$168       .dwtag  DW_TAG_variable
    3237                            .dwattr $C$DW$168, DW_AT_name("pui32Buffer")
    3238                            .dwattr $C$DW$168, DW_AT_TI_symbol_name("pui32Buffer")
    3239                            .dwattr $C$DW$168, DW_AT_type(*$C$DW$T$36)
    3240                            .dwattr $C$DW$168, DW_AT_location[DW_OP_breg13 8]
    3241                    
    3242                    $C$DW$169       .dwtag  DW_TAG_variable
    3243                            .dwattr $C$DW$169, DW_AT_name("ui32Count")
    3244                            .dwattr $C$DW$169, DW_AT_TI_symbol_name("ui32Count")
    3245                            .dwattr $C$DW$169, DW_AT_type(*$C$DW$T$27)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   60

    3246                            .dwattr $C$DW$169, DW_AT_location[DW_OP_breg13 12]
    3247                    
    3248                    $C$DW$170       .dwtag  DW_TAG_variable
    3249                            .dwattr $C$DW$170, DW_AT_name("ui32Idx")
    3250                            .dwattr $C$DW$170, DW_AT_TI_symbol_name("ui32Idx")
    3251                            .dwattr $C$DW$170, DW_AT_type(*$C$DW$T$27)
    3252                            .dwattr $C$DW$170, DW_AT_location[DW_OP_breg13 16]
    3253                    
    3254                    $C$DW$171       .dwtag  DW_TAG_variable
    3255                            .dwattr $C$DW$171, DW_AT_name("ui32Accum")
    3256                            .dwattr $C$DW$171, DW_AT_TI_symbol_name("ui32Accum")
    3257                            .dwattr $C$DW$171, DW_AT_type(*$C$DW$T$27)
    3258                            .dwattr $C$DW$171, DW_AT_location[DW_OP_breg13 20]
    3259                    
    3260                    $C$DW$172       .dwtag  DW_TAG_variable
    3261                            .dwattr $C$DW$172, DW_AT_name("ui32ADCInst")
    3262                            .dwattr $C$DW$172, DW_AT_TI_symbol_name("ui32ADCInst")
    3263                            .dwattr $C$DW$172, DW_AT_type(*$C$DW$T$27)
    3264                            .dwattr $C$DW$172, DW_AT_location[DW_OP_breg13 24]
    3265                    
    3266                    ;----------------------------------------------------------------------
    3267                    ; 1100 | uint32_t ui32Idx, ui32Accum;                                           
    3268                    ; 1101 | uint32_t ui32ADCInst;                                                  
    3269                    ; 1103 | //                                                                     
    3270                    ; 1104 | // Evaluate the ADC Instance.                                          
    3271                    ; 1105 | //                                                                     
    3272                    ;----------------------------------------------------------------------
    3273 0000050a 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |1099|  ; [ORIG 16-BIT INS]
    3274 0000050c 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |1099|  ; [ORIG 16-BIT INS]
    3275 0000050e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1099|  ; [ORIG 16-BIT INS]
    3276 00000510 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1099|  ; [ORIG 16-BIT INS]
    3277                            .dwpsn  file "../driverlib/adc.c",line 1106,column 5,is_stmt,isa 1
    3278                    ;----------------------------------------------------------------------
    3279                    ; 1106 | if(ui32Base == ADC0_BASE)                                              
    3280                    ;----------------------------------------------------------------------
    3281 00000512 495E              LDR       A2, $C$CON7           ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    3282 00000514 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    3283 00000516 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    3284 00000518 D102              BNE       ||$C$L25||            ; [DPU_V7M3_PIPE] |1106|  ; [ORIG 16-BIT INS]
    3285                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |1106| 
    3286                    ;* --------------------------------------------------------------------------*
    3287                            .dwpsn  file "../driverlib/adc.c",line 1108,column 9,is_stmt,isa 1
    3288                    ;----------------------------------------------------------------------
    3289                    ; 1108 | ui32ADCInst = 0;                                                       
    3290                    ;----------------------------------------------------------------------
    3291 0000051a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1108|  ; [ORIG 16-BIT INS]
    3292 0000051c 9006              STR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |1108|  ; [ORIG 16-BIT INS]
    3293                            .dwpsn  file "../driverlib/adc.c",line 1109,column 5,is_stmt,isa 1
    3294                    ;----------------------------------------------------------------------
    3295                    ; 1110 | else                                                                   
    3296                    ;----------------------------------------------------------------------
    3297 0000051e E001              B         ||$C$L26||            ; [DPU_V7M3_PIPE] |1109|  ; [ORIG 16-BIT INS]
    3298                            ; BRANCH OCCURS {||$C$L26||}     ; [] |1109| 
    3299                    ;* --------------------------------------------------------------------------*
    3300 00000520           ||$C$L25||:    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   61

    3301                            .dwpsn  file "../driverlib/adc.c",line 1112,column 9,is_stmt,isa 1
    3302                    ;----------------------------------------------------------------------
    3303                    ; 1112 | ui32ADCInst = 1;                                                       
    3304                    ; 1116 | //                                                                     
    3305                    ; 1117 | // Check the arguments.                                                
    3306                    ; 1118 | //                                                                     
    3307                    ; 1119 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    3308                    ; 1120 | ASSERT(ui32SequenceNum < 3);                                           
    3309                    ; 1121 | ASSERT(((ui32SequenceNum == 0) &&                                      
    3310                    ; 1122 |     (ui32Count <                                                       
    3311                    ; 1123 |     (8 >> g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum]))) ||   
    3312                    ; 1124 |     (ui32Count <                                                       
    3313                    ; 1125 |     (4 >> g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum])));     
    3314                    ; 1127 | //                                                                     
    3315                    ; 1128 | // Get the offset of the sequence to be read.                          
    3316                    ; 1129 | //                                                                     
    3317                    ;----------------------------------------------------------------------
    3318 00000520 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1112|  ; [ORIG 16-BIT INS]
    3319 00000522 9006              STR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |1112|  ; [ORIG 16-BIT INS]
    3320                    ;* --------------------------------------------------------------------------*
    3321 00000524           ||$C$L26||:    
    3322                            .dwpsn  file "../driverlib/adc.c",line 1130,column 5,is_stmt,isa 1
    3323                    ;----------------------------------------------------------------------
    3324                    ; 1130 | ui32Base += ADC_SEQ + (ADC_SEQ_STEP * ui32SequenceNum);                
    3325                    ; 1132 | //                                                                     
    3326                    ; 1133 | // Read the samples from the FIFO until it is empty.                   
    3327                    ; 1134 | //                                                                     
    3328                    ;----------------------------------------------------------------------
    3329 00000524 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1130|  ; [ORIG 16-BIT INS]
    3330 00000526 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1130|  ; [ORIG 16-BIT INS]
    3331 00000528 1041EB00          ADD       A1, A1, A2, LSL #5    ; [DPU_V7M3_PIPE] |1130|  ; [KEEP 32-BIT INS]
    3332 0000052c 3040              ADDS      A1, A1, #64           ; [DPU_V7M3_PIPE] |1130|  ; [ORIG 16-BIT INS]
    3333 0000052e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1130|  ; [ORIG 16-BIT INS]
    3334                            .dwpsn  file "../driverlib/adc.c",line 1135,column 5,is_stmt,isa 1
    3335                    ;----------------------------------------------------------------------
    3336                    ; 1135 | while(ui32Count--)                                                     
    3337                    ; 1137 |     //                                                                 
    3338                    ; 1138 |     // Compute the sum of the samples.                                 
    3339                    ; 1139 |     //                                                                 
    3340                    ;----------------------------------------------------------------------
    3341 00000530 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    3342 00000532 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    3343 00000534 0101F1A0          SUB       A2, A1, #1            ; [DPU_V7M3_PIPE] |1135|  ; [KEEP 32-BIT INS]
    3344 00000538 9103              STR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    3345 0000053a D02B              BEQ       ||$C$L30||            ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    3346                            ; BRANCHCC OCCURS {||$C$L30||}   ; [] |1135| 
    3347                    ;* --------------------------------------------------------------------------*
    3348                    ;*   BEGIN LOOP ||$C$L27||
    3349                    ;*
    3350                    ;*   Loop source line                : 1135
    3351                    ;*   Loop closing brace source line  : 1155
    3352                    ;*   Known Minimum Trip Count        : 1
    3353                    ;*   Known Maximum Trip Count        : 4294967295
    3354                    ;*   Known Max Trip Count Factor     : 1
    3355                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   62

    3356 0000053c           ||$C$L27||:    
    3357                            .dwpsn  file "../driverlib/adc.c",line 1140,column 9,is_stmt,isa 1
    3358                    ;----------------------------------------------------------------------
    3359                    ; 1140 | ui32Accum = 0;                                                         
    3360                    ;----------------------------------------------------------------------
    3361 0000053c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1140|  ; [ORIG 16-BIT INS]
    3362 0000053e 9005              STR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |1140|  ; [ORIG 16-BIT INS]
    3363                            .dwpsn  file "../driverlib/adc.c",line 1141,column 13,is_stmt,isa 1
    3364                    ;----------------------------------------------------------------------
    3365                    ; 1141 | for(ui32Idx = 1 << g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum]
    3366                    ;     | ;                                                                      
    3367                    ;----------------------------------------------------------------------
    3368 00000540 4A57              LDR       A3, $C$CON6           ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3369 00000542 9806              LDR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3370 00000544 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3371 00000546 0040EB00          ADD       A1, A1, A1, LSL #1    ; [DPU_V7M3_PIPE] |1141|  ; [KEEP 32-BIT INS]
    3372 0000054a 1880              ADDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3373 0000054c 5C09              LDRB      A2, [A2, +A1]         ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3374 0000054e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3375 00000550 4088              LSLS      A1, A1, A2            ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3376 00000552 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3377                            .dwpsn  file "../driverlib/adc.c",line 1141,column 9,is_stmt,isa 1
    3378                    ;----------------------------------------------------------------------
    3379                    ; 1142 | ui32Idx; ui32Idx--)                                                    
    3380                    ; 1144 | //                                                                     
    3381                    ; 1145 | // Read the FIFO and add it to the accumulator.                        
    3382                    ; 1146 | //                                                                     
    3383                    ;----------------------------------------------------------------------
    3384 00000554 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3385 00000556 B150              CBZ       A1, ||$C$L29||        ; []  ; [ORIG 16-BIT INS]
    3386                            ; BRANCHCC OCCURS {||$C$L29||}   ; [] |1141| 
    3387                    ;* --------------------------------------------------------------------------*
    3388                    ;*   BEGIN LOOP ||$C$L28||
    3389                    ;*
    3390                    ;*   Loop source line                : 1141
    3391                    ;*   Loop closing brace source line  : 1148
    3392                    ;*   Known Minimum Trip Count        : 1
    3393                    ;*   Known Maximum Trip Count        : 4294967295
    3394                    ;*   Known Max Trip Count Factor     : 1
    3395                    ;* --------------------------------------------------------------------------*
    3396 00000558           ||$C$L28||:    
    3397                            .dwpsn  file "../driverlib/adc.c",line 1147,column 13,is_stmt,isa 1
    3398                    ;----------------------------------------------------------------------
    3399                    ; 1147 | ui32Accum += HWREG(ui32Base + ADC_SSFIFO);                             
    3400                    ; 1150 | //                                                                     
    3401                    ; 1151 | // Write the averaged sample to the output buffer.                     
    3402                    ; 1152 | //                                                                     
    3403                    ;----------------------------------------------------------------------
    3404 00000558 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1147|  ; [ORIG 16-BIT INS]
    3405 0000055a 9805              LDR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |1147|  ; [ORIG 16-BIT INS]
    3406 0000055c 6889              LDR       A2, [A2, #8]          ; [DPU_V7M3_PIPE] |1147|  ; [ORIG 16-BIT INS]
    3407 0000055e 1840              ADDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |1147|  ; [ORIG 16-BIT INS]
    3408 00000560 9005              STR       A1, [SP, #20]         ; [DPU_V7M3_PIPE] |1147|  ; [ORIG 16-BIT INS]
    3409                            .dwpsn  file "../driverlib/adc.c",line 1142,column 22,is_stmt,isa 1
    3410 00000562 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1142|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   63

    3411 00000564 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1142|  ; [ORIG 16-BIT INS]
    3412 00000566 9004              STR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1142|  ; [ORIG 16-BIT INS]
    3413                            .dwpsn  file "../driverlib/adc.c",line 1141,column 9,is_stmt,isa 1
    3414 00000568 9804              LDR       A1, [SP, #16]         ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3415 0000056a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3416 0000056c D1F4              BNE       ||$C$L28||            ; [DPU_V7M3_PIPE] |1141|  ; [ORIG 16-BIT INS]
    3417                            ; BRANCHCC OCCURS {||$C$L28||}   ; [] |1141| 
    3418                    ;* --------------------------------------------------------------------------*
    3419 0000056e           ||$C$L29||:    
    3420                            .dwpsn  file "../driverlib/adc.c",line 1153,column 9,is_stmt,isa 1
    3421                    ;----------------------------------------------------------------------
    3422                    ; 1153 | *pui32Buffer++ =                                                       
    3423                    ; 1154 |     ui32Accum >> g_pui8OversampleFactor[ui32ADCInst][ui32SequenceNum]; 
    3424                    ;----------------------------------------------------------------------
    3425 0000056e 9806              LDR       A1, [SP, #24]         ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3426 00000570 4C4B              LDR       V1, $C$CON6           ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3427 00000572 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3428 00000574 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3429 00000576 9905              LDR       A2, [SP, #20]         ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3430 00000578 0040EB00          ADD       A1, A1, A1, LSL #1    ; [DPU_V7M3_PIPE] |1153|  ; [KEEP 32-BIT INS]
    3431 0000057c 1900              ADDS      A1, A1, V1            ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3432 0000057e 1D14              ADDS      V1, A3, #4            ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3433 00000580 5C18              LDRB      A1, [A4, +A1]         ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3434 00000582 9402              STR       V1, [SP, #8]          ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3435 00000584 40C1              LSRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3436 00000586 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |1153|  ; [ORIG 16-BIT INS]
    3437                            .dwpsn  file "../driverlib/adc.c",line 1135,column 5,is_stmt,isa 1
    3438 00000588 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    3439 0000058a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    3440 0000058c 0101F1A0          SUB       A2, A1, #1            ; [DPU_V7M3_PIPE] |1135|  ; [KEEP 32-BIT INS]
    3441 00000590 9103              STR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    3442 00000592 D1D3              BNE       ||$C$L27||            ; [DPU_V7M3_PIPE] |1135|  ; [ORIG 16-BIT INS]
    3443                            ; BRANCHCC OCCURS {||$C$L27||}   ; [] |1135| 
    3444                    ;* --------------------------------------------------------------------------*
    3445                            .dwpsn  file "../driverlib/adc.c",line 1156,column 1,is_stmt,isa 1
    3446                    ;* --------------------------------------------------------------------------*
    3447 00000594           ||$C$L30||:    
    3448 00000594 B008              ADD       SP, SP, #32           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3449                            .dwcfi  cfa_offset, 8
    3450                    $C$DW$173       .dwtag  DW_TAG_TI_branch
    3451                            .dwattr $C$DW$173, DW_AT_low_pc(0x00)
    3452                            .dwattr $C$DW$173, DW_AT_TI_return
    3453                    
    3454 00000596 BD10              POP       {V1, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3455                            .dwcfi  cfa_offset, 0
    3456                            .dwcfi  restore_reg, 4
    3457                            ; BRANCH OCCURS                  ; [] 
    3458                            .dwattr $C$DW$161, DW_AT_TI_end_file("../driverlib/adc.c")
    3459                            .dwattr $C$DW$161, DW_AT_TI_end_line(0x484)
    3460                            .dwattr $C$DW$161, DW_AT_TI_end_column(0x01)
    3461                            .dwendentry
    3462                            .dwendtag $C$DW$161
    3463                    
    3464 00000598                   .sect   ".text"
    3465                            .clink
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   64

    3466                            .thumbfunc ADCHardwareOversampleConfigure
    3467 00000598                   .thumb
    3468                            .global ADCHardwareOversampleConfigure
    3469                    
    3470                    $C$DW$174       .dwtag  DW_TAG_subprogram
    3471                            .dwattr $C$DW$174, DW_AT_name("ADCHardwareOversampleConfigure")
    3472                            .dwattr $C$DW$174, DW_AT_low_pc(ADCHardwareOversampleConfigure)
    3473                            .dwattr $C$DW$174, DW_AT_high_pc(0x00)
    3474                            .dwattr $C$DW$174, DW_AT_TI_symbol_name("ADCHardwareOversampleConfigure")
    3475                            .dwattr $C$DW$174, DW_AT_external
    3476                            .dwattr $C$DW$174, DW_AT_TI_begin_file("../driverlib/adc.c")
    3477                            .dwattr $C$DW$174, DW_AT_TI_begin_line(0x4a1)
    3478                            .dwattr $C$DW$174, DW_AT_TI_begin_column(0x01)
    3479                            .dwattr $C$DW$174, DW_AT_decl_file("../driverlib/adc.c")
    3480                            .dwattr $C$DW$174, DW_AT_decl_line(0x4a1)
    3481                            .dwattr $C$DW$174, DW_AT_decl_column(0x01)
    3482                            .dwattr $C$DW$174, DW_AT_TI_max_frame_size(0x10)
    3483                            .dwpsn  file "../driverlib/adc.c",line 1186,column 1,is_stmt,address ADCHardwareOversampleConf
    3484                    
    3485                            .dwfde $C$DW$CIE, ADCHardwareOversampleConfigure
    3486                    $C$DW$175       .dwtag  DW_TAG_formal_parameter
    3487                            .dwattr $C$DW$175, DW_AT_name("ui32Base")
    3488                            .dwattr $C$DW$175, DW_AT_TI_symbol_name("ui32Base")
    3489                            .dwattr $C$DW$175, DW_AT_type(*$C$DW$T$27)
    3490                            .dwattr $C$DW$175, DW_AT_location[DW_OP_reg0]
    3491                    
    3492                    $C$DW$176       .dwtag  DW_TAG_formal_parameter
    3493                            .dwattr $C$DW$176, DW_AT_name("ui32Factor")
    3494                            .dwattr $C$DW$176, DW_AT_TI_symbol_name("ui32Factor")
    3495                            .dwattr $C$DW$176, DW_AT_type(*$C$DW$T$27)
    3496                            .dwattr $C$DW$176, DW_AT_location[DW_OP_reg1]
    3497                    
    3498                    ;----------------------------------------------------------------------
    3499                    ; 1185 | ADCHardwareOversampleConfigure(uint32_t ui32Base, uint32_t ui32Factor) 
    3500                    ;----------------------------------------------------------------------
    3501                    
    3502                    ;*****************************************************************************
    3503                    ;* FUNCTION NAME: ADCHardwareOversampleConfigure                             *
    3504                    ;*                                                                           *
    3505                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    3506                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    3507                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    3508                    ;*****************************************************************************
    3509 00000598           ADCHardwareOversampleConfigure:
    3510                    ;* --------------------------------------------------------------------------*
    3511                            .dwcfi  cfa_offset, 0
    3512 00000598 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3513                            .dwcfi  cfa_offset, 16
    3514                    $C$DW$177       .dwtag  DW_TAG_variable
    3515                            .dwattr $C$DW$177, DW_AT_name("ui32Base")
    3516                            .dwattr $C$DW$177, DW_AT_TI_symbol_name("ui32Base")
    3517                            .dwattr $C$DW$177, DW_AT_type(*$C$DW$T$27)
    3518                            .dwattr $C$DW$177, DW_AT_location[DW_OP_breg13 0]
    3519                    
    3520                    $C$DW$178       .dwtag  DW_TAG_variable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   65

    3521                            .dwattr $C$DW$178, DW_AT_name("ui32Factor")
    3522                            .dwattr $C$DW$178, DW_AT_TI_symbol_name("ui32Factor")
    3523                            .dwattr $C$DW$178, DW_AT_type(*$C$DW$T$27)
    3524                            .dwattr $C$DW$178, DW_AT_location[DW_OP_breg13 4]
    3525                    
    3526                    $C$DW$179       .dwtag  DW_TAG_variable
    3527                            .dwattr $C$DW$179, DW_AT_name("ui32Value")
    3528                            .dwattr $C$DW$179, DW_AT_TI_symbol_name("ui32Value")
    3529                            .dwattr $C$DW$179, DW_AT_type(*$C$DW$T$27)
    3530                            .dwattr $C$DW$179, DW_AT_location[DW_OP_breg13 8]
    3531                    
    3532                    ;----------------------------------------------------------------------
    3533                    ; 1187 | uint32_t ui32Value;                                                    
    3534                    ; 1189 | //                                                                     
    3535                    ; 1190 | // Check the arguments.                                                
    3536                    ; 1191 | //                                                                     
    3537                    ; 1192 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    3538                    ; 1193 | ASSERT(((ui32Factor == 0) || (ui32Factor == 2) || (ui32Factor == 4) || 
    3539                    ; 1194 |         (ui32Factor == 8) || (ui32Factor == 16) || (ui32Factor == 32) |
    3540                    ;     | |                                                                      
    3541                    ; 1195 |         (ui32Factor == 64)));                                          
    3542                    ; 1197 | //                                                                     
    3543                    ; 1198 | // Convert the oversampling factor to a shift factor.                  
    3544                    ; 1199 | //                                                                     
    3545                    ;----------------------------------------------------------------------
    3546 0000059c 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1186|  ; [ORIG 16-BIT INS]
    3547 0000059e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1186|  ; [ORIG 16-BIT INS]
    3548                            .dwpsn  file "../driverlib/adc.c",line 1200,column 9,is_stmt,isa 1
    3549                    ;----------------------------------------------------------------------
    3550                    ; 1200 | for(ui32Value = 0, ui32Factor >>= 1; ui32Factor;                       
    3551                    ;----------------------------------------------------------------------
    3552 000005a0 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3553 000005a2 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3554 000005a4 9102              STR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3555 000005a6 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3556 000005a8 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3557                            .dwpsn  file "../driverlib/adc.c",line 1200,column 5,is_stmt,isa 1
    3558 000005aa 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3559 000005ac B140              CBZ       A1, ||$C$L32||        ; []  ; [ORIG 16-BIT INS]
    3560                            ; BRANCHCC OCCURS {||$C$L32||}   ; [] |1200| 
    3561                    ;* --------------------------------------------------------------------------*
    3562                    ;*   BEGIN LOOP ||$C$L31||
    3563                    ;*
    3564                    ;*   Loop source line                : 1200
    3565                    ;*   Loop closing brace source line  : 1203
    3566                    ;*   Known Minimum Trip Count        : 1
    3567                    ;*   Known Maximum Trip Count        : 4294967295
    3568                    ;*   Known Max Trip Count Factor     : 1
    3569                    ;* --------------------------------------------------------------------------*
    3570 000005ae           ||$C$L31||:    
    3571                            .dwpsn  file "../driverlib/adc.c",line 1201,column 9,is_stmt,isa 1
    3572                    ;----------------------------------------------------------------------
    3573                    ; 1201 | ui32Value++, ui32Factor >>= 1)                                         
    3574                    ; 1205 | //                                                                     
    3575                    ; 1206 | // Write the shift factor to the ADC to configure the hardware oversamp
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   66

    3576                    ;     | ler.                                                                   
    3577                    ; 1207 | //                                                                     
    3578                    ;----------------------------------------------------------------------
    3579 000005ae 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1201|  ; [ORIG 16-BIT INS]
    3580 000005b0 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1201|  ; [ORIG 16-BIT INS]
    3581 000005b2 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |1201|  ; [ORIG 16-BIT INS]
    3582 000005b4 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1201|  ; [ORIG 16-BIT INS]
    3583 000005b6 0848              LSRS      A1, A2, #1            ; [DPU_V7M3_PIPE] |1201|  ; [ORIG 16-BIT INS]
    3584 000005b8 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1201|  ; [ORIG 16-BIT INS]
    3585                            .dwpsn  file "../driverlib/adc.c",line 1200,column 5,is_stmt,isa 1
    3586 000005ba 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3587 000005bc 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3588 000005be D1F6              BNE       ||$C$L31||            ; [DPU_V7M3_PIPE] |1200|  ; [ORIG 16-BIT INS]
    3589                            ; BRANCHCC OCCURS {||$C$L31||}   ; [] |1200| 
    3590                    ;* --------------------------------------------------------------------------*
    3591 000005c0           ||$C$L32||:    
    3592                            .dwpsn  file "../driverlib/adc.c",line 1208,column 5,is_stmt,isa 1
    3593                    ;----------------------------------------------------------------------
    3594                    ; 1208 | HWREG(ui32Base + ADC_O_SAC) = ui32Value;                               
    3595                    ;----------------------------------------------------------------------
    3596 000005c0 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1208|  ; [ORIG 16-BIT INS]
    3597 000005c2 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1208|  ; [ORIG 16-BIT INS]
    3598 000005c4 6308              STR       A1, [A2, #48]         ; [DPU_V7M3_PIPE] |1208|  ; [ORIG 16-BIT INS]
    3599                            .dwpsn  file "../driverlib/adc.c",line 1209,column 1,is_stmt,isa 1
    3600 000005c6 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3601                            .dwcfi  cfa_offset, 0
    3602                    $C$DW$180       .dwtag  DW_TAG_TI_branch
    3603                            .dwattr $C$DW$180, DW_AT_low_pc(0x00)
    3604                            .dwattr $C$DW$180, DW_AT_TI_return
    3605                    
    3606 000005c8 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3607                            ; BRANCH OCCURS                  ; [] 
    3608                            .dwattr $C$DW$174, DW_AT_TI_end_file("../driverlib/adc.c")
    3609                            .dwattr $C$DW$174, DW_AT_TI_end_line(0x4b9)
    3610                            .dwattr $C$DW$174, DW_AT_TI_end_column(0x01)
    3611                            .dwendentry
    3612                            .dwendtag $C$DW$174
    3613                    
    3614 000005ca                   .sect   ".text"
    3615                            .clink
    3616                            .thumbfunc ADCComparatorConfigure
    3617 000005ca                   .thumb
    3618                            .global ADCComparatorConfigure
    3619                    
    3620                    $C$DW$181       .dwtag  DW_TAG_subprogram
    3621                            .dwattr $C$DW$181, DW_AT_name("ADCComparatorConfigure")
    3622                            .dwattr $C$DW$181, DW_AT_low_pc(ADCComparatorConfigure)
    3623                            .dwattr $C$DW$181, DW_AT_high_pc(0x00)
    3624                            .dwattr $C$DW$181, DW_AT_TI_symbol_name("ADCComparatorConfigure")
    3625                            .dwattr $C$DW$181, DW_AT_external
    3626                            .dwattr $C$DW$181, DW_AT_TI_begin_file("../driverlib/adc.c")
    3627                            .dwattr $C$DW$181, DW_AT_TI_begin_line(0x503)
    3628                            .dwattr $C$DW$181, DW_AT_TI_begin_column(0x01)
    3629                            .dwattr $C$DW$181, DW_AT_decl_file("../driverlib/adc.c")
    3630                            .dwattr $C$DW$181, DW_AT_decl_line(0x503)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   67

    3631                            .dwattr $C$DW$181, DW_AT_decl_column(0x01)
    3632                            .dwattr $C$DW$181, DW_AT_TI_max_frame_size(0x10)
    3633                            .dwpsn  file "../driverlib/adc.c",line 1285,column 1,is_stmt,address ADCComparatorConfigure,is
    3634                    
    3635                            .dwfde $C$DW$CIE, ADCComparatorConfigure
    3636                    $C$DW$182       .dwtag  DW_TAG_formal_parameter
    3637                            .dwattr $C$DW$182, DW_AT_name("ui32Base")
    3638                            .dwattr $C$DW$182, DW_AT_TI_symbol_name("ui32Base")
    3639                            .dwattr $C$DW$182, DW_AT_type(*$C$DW$T$27)
    3640                            .dwattr $C$DW$182, DW_AT_location[DW_OP_reg0]
    3641                    
    3642                    $C$DW$183       .dwtag  DW_TAG_formal_parameter
    3643                            .dwattr $C$DW$183, DW_AT_name("ui32Comp")
    3644                            .dwattr $C$DW$183, DW_AT_TI_symbol_name("ui32Comp")
    3645                            .dwattr $C$DW$183, DW_AT_type(*$C$DW$T$27)
    3646                            .dwattr $C$DW$183, DW_AT_location[DW_OP_reg1]
    3647                    
    3648                    $C$DW$184       .dwtag  DW_TAG_formal_parameter
    3649                            .dwattr $C$DW$184, DW_AT_name("ui32Config")
    3650                            .dwattr $C$DW$184, DW_AT_TI_symbol_name("ui32Config")
    3651                            .dwattr $C$DW$184, DW_AT_type(*$C$DW$T$27)
    3652                            .dwattr $C$DW$184, DW_AT_location[DW_OP_reg2]
    3653                    
    3654                    ;----------------------------------------------------------------------
    3655                    ; 1283 | ADCComparatorConfigure(uint32_t ui32Base, uint32_t ui32Comp,           
    3656                    ; 1284 | uint32_t ui32Config)                                                   
    3657                    ;----------------------------------------------------------------------
    3658                    
    3659                    ;*****************************************************************************
    3660                    ;* FUNCTION NAME: ADCComparatorConfigure                                     *
    3661                    ;*                                                                           *
    3662                    ;*   Regs Modified     : A1,A2,A3,SP                                         *
    3663                    ;*   Regs Used         : A1,A2,A3,SP,LR                                      *
    3664                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    3665                    ;*****************************************************************************
    3666 000005ca           ADCComparatorConfigure:
    3667                    ;* --------------------------------------------------------------------------*
    3668                            .dwcfi  cfa_offset, 0
    3669 000005ca 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3670                            .dwcfi  cfa_offset, 16
    3671                    $C$DW$185       .dwtag  DW_TAG_variable
    3672                            .dwattr $C$DW$185, DW_AT_name("ui32Base")
    3673                            .dwattr $C$DW$185, DW_AT_TI_symbol_name("ui32Base")
    3674                            .dwattr $C$DW$185, DW_AT_type(*$C$DW$T$27)
    3675                            .dwattr $C$DW$185, DW_AT_location[DW_OP_breg13 0]
    3676                    
    3677                    $C$DW$186       .dwtag  DW_TAG_variable
    3678                            .dwattr $C$DW$186, DW_AT_name("ui32Comp")
    3679                            .dwattr $C$DW$186, DW_AT_TI_symbol_name("ui32Comp")
    3680                            .dwattr $C$DW$186, DW_AT_type(*$C$DW$T$27)
    3681                            .dwattr $C$DW$186, DW_AT_location[DW_OP_breg13 4]
    3682                    
    3683                    $C$DW$187       .dwtag  DW_TAG_variable
    3684                            .dwattr $C$DW$187, DW_AT_name("ui32Config")
    3685                            .dwattr $C$DW$187, DW_AT_TI_symbol_name("ui32Config")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   68

    3686                            .dwattr $C$DW$187, DW_AT_type(*$C$DW$T$27)
    3687                            .dwattr $C$DW$187, DW_AT_location[DW_OP_breg13 8]
    3688                    
    3689                    ;----------------------------------------------------------------------
    3690                    ; 1286 | //                                                                     
    3691                    ; 1287 | // Check the arguments.                                                
    3692                    ; 1288 | //                                                                     
    3693                    ; 1289 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    3694                    ; 1290 | ASSERT(ui32Comp < 8);                                                  
    3695                    ; 1292 | //                                                                     
    3696                    ; 1293 | // Save the new setting.                                               
    3697                    ; 1294 | //                                                                     
    3698                    ;----------------------------------------------------------------------
    3699 000005ce 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |1285|  ; [ORIG 16-BIT INS]
    3700 000005d0 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1285|  ; [ORIG 16-BIT INS]
    3701 000005d2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1285|  ; [ORIG 16-BIT INS]
    3702                            .dwpsn  file "../driverlib/adc.c",line 1295,column 5,is_stmt,isa 1
    3703                    ;----------------------------------------------------------------------
    3704                    ; 1295 | HWREG(ui32Base + ADC_O_DCCTL0 + (ui32Comp * 4)) = ui32Config;          
    3705                    ;----------------------------------------------------------------------
    3706 000005d4 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |1295|  ; [ORIG 16-BIT INS]
    3707 000005d6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1295|  ; [ORIG 16-BIT INS]
    3708 000005d8 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1295|  ; [ORIG 16-BIT INS]
    3709 000005da 0082EB00          ADD       A1, A1, A3, LSL #2    ; [DPU_V7M3_PIPE] |1295|  ; [KEEP 32-BIT INS]
    3710 000005de 1E00F8C0          STR       A2, [A1, #3584]       ; [DPU_V7M3_PIPE] |1295|  ; [KEEP 32-BIT INS]
    3711                            .dwpsn  file "../driverlib/adc.c",line 1296,column 1,is_stmt,isa 1
    3712 000005e2 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3713                            .dwcfi  cfa_offset, 0
    3714                    $C$DW$188       .dwtag  DW_TAG_TI_branch
    3715                            .dwattr $C$DW$188, DW_AT_low_pc(0x00)
    3716                            .dwattr $C$DW$188, DW_AT_TI_return
    3717                    
    3718 000005e4 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3719                            ; BRANCH OCCURS                  ; [] 
    3720                            .dwattr $C$DW$181, DW_AT_TI_end_file("../driverlib/adc.c")
    3721                            .dwattr $C$DW$181, DW_AT_TI_end_line(0x510)
    3722                            .dwattr $C$DW$181, DW_AT_TI_end_column(0x01)
    3723                            .dwendentry
    3724                            .dwendtag $C$DW$181
    3725                    
    3726 000005e6                   .sect   ".text"
    3727                            .clink
    3728                            .thumbfunc ADCComparatorRegionSet
    3729 000005e6                   .thumb
    3730                            .global ADCComparatorRegionSet
    3731                    
    3732                    $C$DW$189       .dwtag  DW_TAG_subprogram
    3733                            .dwattr $C$DW$189, DW_AT_name("ADCComparatorRegionSet")
    3734                            .dwattr $C$DW$189, DW_AT_low_pc(ADCComparatorRegionSet)
    3735                            .dwattr $C$DW$189, DW_AT_high_pc(0x00)
    3736                            .dwattr $C$DW$189, DW_AT_TI_symbol_name("ADCComparatorRegionSet")
    3737                            .dwattr $C$DW$189, DW_AT_external
    3738                            .dwattr $C$DW$189, DW_AT_TI_begin_file("../driverlib/adc.c")
    3739                            .dwattr $C$DW$189, DW_AT_TI_begin_line(0x527)
    3740                            .dwattr $C$DW$189, DW_AT_TI_begin_column(0x01)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   69

    3741                            .dwattr $C$DW$189, DW_AT_decl_file("../driverlib/adc.c")
    3742                            .dwattr $C$DW$189, DW_AT_decl_line(0x527)
    3743                            .dwattr $C$DW$189, DW_AT_decl_column(0x01)
    3744                            .dwattr $C$DW$189, DW_AT_TI_max_frame_size(0x10)
    3745                            .dwpsn  file "../driverlib/adc.c",line 1321,column 1,is_stmt,address ADCComparatorRegionSet,is
    3746                    
    3747                            .dwfde $C$DW$CIE, ADCComparatorRegionSet
    3748                    $C$DW$190       .dwtag  DW_TAG_formal_parameter
    3749                            .dwattr $C$DW$190, DW_AT_name("ui32Base")
    3750                            .dwattr $C$DW$190, DW_AT_TI_symbol_name("ui32Base")
    3751                            .dwattr $C$DW$190, DW_AT_type(*$C$DW$T$27)
    3752                            .dwattr $C$DW$190, DW_AT_location[DW_OP_reg0]
    3753                    
    3754                    $C$DW$191       .dwtag  DW_TAG_formal_parameter
    3755                            .dwattr $C$DW$191, DW_AT_name("ui32Comp")
    3756                            .dwattr $C$DW$191, DW_AT_TI_symbol_name("ui32Comp")
    3757                            .dwattr $C$DW$191, DW_AT_type(*$C$DW$T$27)
    3758                            .dwattr $C$DW$191, DW_AT_location[DW_OP_reg1]
    3759                    
    3760                    $C$DW$192       .dwtag  DW_TAG_formal_parameter
    3761                            .dwattr $C$DW$192, DW_AT_name("ui32LowRef")
    3762                            .dwattr $C$DW$192, DW_AT_TI_symbol_name("ui32LowRef")
    3763                            .dwattr $C$DW$192, DW_AT_type(*$C$DW$T$27)
    3764                            .dwattr $C$DW$192, DW_AT_location[DW_OP_reg2]
    3765                    
    3766                    $C$DW$193       .dwtag  DW_TAG_formal_parameter
    3767                            .dwattr $C$DW$193, DW_AT_name("ui32HighRef")
    3768                            .dwattr $C$DW$193, DW_AT_TI_symbol_name("ui32HighRef")
    3769                            .dwattr $C$DW$193, DW_AT_type(*$C$DW$T$27)
    3770                            .dwattr $C$DW$193, DW_AT_location[DW_OP_reg3]
    3771                    
    3772                    ;----------------------------------------------------------------------
    3773                    ; 1319 | ADCComparatorRegionSet(uint32_t ui32Base, uint32_t ui32Comp,           
    3774                    ; 1320 | uint32_t ui32LowRef, uint32_t ui32HighRef)                             
    3775                    ;----------------------------------------------------------------------
    3776                    
    3777                    ;*****************************************************************************
    3778                    ;* FUNCTION NAME: ADCComparatorRegionSet                                     *
    3779                    ;*                                                                           *
    3780                    ;*   Regs Modified     : A1,A2,A3,A4,SP                                      *
    3781                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR                                   *
    3782                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
    3783                    ;*****************************************************************************
    3784 000005e6           ADCComparatorRegionSet:
    3785                    ;* --------------------------------------------------------------------------*
    3786                            .dwcfi  cfa_offset, 0
    3787 000005e6 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3788                            .dwcfi  cfa_offset, 16
    3789                    $C$DW$194       .dwtag  DW_TAG_variable
    3790                            .dwattr $C$DW$194, DW_AT_name("ui32Base")
    3791                            .dwattr $C$DW$194, DW_AT_TI_symbol_name("ui32Base")
    3792                            .dwattr $C$DW$194, DW_AT_type(*$C$DW$T$27)
    3793                            .dwattr $C$DW$194, DW_AT_location[DW_OP_breg13 0]
    3794                    
    3795                    $C$DW$195       .dwtag  DW_TAG_variable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   70

    3796                            .dwattr $C$DW$195, DW_AT_name("ui32Comp")
    3797                            .dwattr $C$DW$195, DW_AT_TI_symbol_name("ui32Comp")
    3798                            .dwattr $C$DW$195, DW_AT_type(*$C$DW$T$27)
    3799                            .dwattr $C$DW$195, DW_AT_location[DW_OP_breg13 4]
    3800                    
    3801                    $C$DW$196       .dwtag  DW_TAG_variable
    3802                            .dwattr $C$DW$196, DW_AT_name("ui32LowRef")
    3803                            .dwattr $C$DW$196, DW_AT_TI_symbol_name("ui32LowRef")
    3804                            .dwattr $C$DW$196, DW_AT_type(*$C$DW$T$27)
    3805                            .dwattr $C$DW$196, DW_AT_location[DW_OP_breg13 8]
    3806                    
    3807                    $C$DW$197       .dwtag  DW_TAG_variable
    3808                            .dwattr $C$DW$197, DW_AT_name("ui32HighRef")
    3809                            .dwattr $C$DW$197, DW_AT_TI_symbol_name("ui32HighRef")
    3810                            .dwattr $C$DW$197, DW_AT_type(*$C$DW$T$27)
    3811                            .dwattr $C$DW$197, DW_AT_location[DW_OP_breg13 12]
    3812                    
    3813                    ;----------------------------------------------------------------------
    3814                    ; 1322 | //                                                                     
    3815                    ; 1323 | // Check the arguments.                                                
    3816                    ; 1324 | //                                                                     
    3817                    ; 1325 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    3818                    ; 1326 | ASSERT(ui32Comp < 8);                                                  
    3819                    ; 1327 | ASSERT((ui32LowRef < 4096) && (ui32LowRef <= ui32HighRef));            
    3820                    ; 1328 | ASSERT(ui32HighRef < 4096);                                            
    3821                    ; 1330 | //                                                                     
    3822                    ; 1331 | // Save the new region settings.                                       
    3823                    ; 1332 | //                                                                     
    3824                    ;----------------------------------------------------------------------
    3825 000005ea 9303              STR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |1321|  ; [ORIG 16-BIT INS]
    3826 000005ec 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |1321|  ; [ORIG 16-BIT INS]
    3827 000005ee 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1321|  ; [ORIG 16-BIT INS]
    3828 000005f0 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1321|  ; [ORIG 16-BIT INS]
    3829                            .dwpsn  file "../driverlib/adc.c",line 1333,column 5,is_stmt,isa 1
    3830                    ;----------------------------------------------------------------------
    3831                    ; 1333 | HWREG(ui32Base + ADC_O_DCCMP0 + (ui32Comp * 4)) = ((ui32HighRef << 16)
    3832                    ;     | |                                                                      
    3833                    ; 1334 |                                                    ui32LowRef);        
    3834                    ;----------------------------------------------------------------------
    3835 000005f2 9B03              LDR       A4, [SP, #12]         ; [DPU_V7M3_PIPE] |1333|  ; [ORIG 16-BIT INS]
    3836 000005f4 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1333|  ; [ORIG 16-BIT INS]
    3837 000005f6 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |1333|  ; [ORIG 16-BIT INS]
    3838 000005f8 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1333|  ; [ORIG 16-BIT INS]
    3839 000005fa 4003EA40          ORR       A1, A1, A4, LSL #16   ; [DPU_V7M3_PIPE] |1333|  ; [KEEP 32-BIT INS]
    3840 000005fe 0182EB01          ADD       A2, A2, A3, LSL #2    ; [DPU_V7M3_PIPE] |1333|  ; [KEEP 32-BIT INS]
    3841 00000602 0E40F8C1          STR       A1, [A2, #3648]       ; [DPU_V7M3_PIPE] |1333|  ; [KEEP 32-BIT INS]
    3842                            .dwpsn  file "../driverlib/adc.c",line 1335,column 1,is_stmt,isa 1
    3843 00000606 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3844                            .dwcfi  cfa_offset, 0
    3845                    $C$DW$198       .dwtag  DW_TAG_TI_branch
    3846                            .dwattr $C$DW$198, DW_AT_low_pc(0x00)
    3847                            .dwattr $C$DW$198, DW_AT_TI_return
    3848                    
    3849 00000608 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3850                            ; BRANCH OCCURS                  ; [] 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   71

    3851                            .dwattr $C$DW$189, DW_AT_TI_end_file("../driverlib/adc.c")
    3852                            .dwattr $C$DW$189, DW_AT_TI_end_line(0x537)
    3853                            .dwattr $C$DW$189, DW_AT_TI_end_column(0x01)
    3854                            .dwendentry
    3855                            .dwendtag $C$DW$189
    3856                    
    3857 0000060a                   .sect   ".text"
    3858                            .clink
    3859                            .thumbfunc ADCComparatorReset
    3860 0000060a                   .thumb
    3861                            .global ADCComparatorReset
    3862                    
    3863                    $C$DW$199       .dwtag  DW_TAG_subprogram
    3864                            .dwattr $C$DW$199, DW_AT_name("ADCComparatorReset")
    3865                            .dwattr $C$DW$199, DW_AT_low_pc(ADCComparatorReset)
    3866                            .dwattr $C$DW$199, DW_AT_high_pc(0x00)
    3867                            .dwattr $C$DW$199, DW_AT_TI_symbol_name("ADCComparatorReset")
    3868                            .dwattr $C$DW$199, DW_AT_external
    3869                            .dwattr $C$DW$199, DW_AT_TI_begin_file("../driverlib/adc.c")
    3870                            .dwattr $C$DW$199, DW_AT_TI_begin_line(0x54a)
    3871                            .dwattr $C$DW$199, DW_AT_TI_begin_column(0x01)
    3872                            .dwattr $C$DW$199, DW_AT_decl_file("../driverlib/adc.c")
    3873                            .dwattr $C$DW$199, DW_AT_decl_line(0x54a)
    3874                            .dwattr $C$DW$199, DW_AT_decl_column(0x01)
    3875                            .dwattr $C$DW$199, DW_AT_TI_max_frame_size(0x10)
    3876                            .dwpsn  file "../driverlib/adc.c",line 1356,column 1,is_stmt,address ADCComparatorReset,isa 1
    3877                    
    3878                            .dwfde $C$DW$CIE, ADCComparatorReset
    3879                    $C$DW$200       .dwtag  DW_TAG_formal_parameter
    3880                            .dwattr $C$DW$200, DW_AT_name("ui32Base")
    3881                            .dwattr $C$DW$200, DW_AT_TI_symbol_name("ui32Base")
    3882                            .dwattr $C$DW$200, DW_AT_type(*$C$DW$T$27)
    3883                            .dwattr $C$DW$200, DW_AT_location[DW_OP_reg0]
    3884                    
    3885                    $C$DW$201       .dwtag  DW_TAG_formal_parameter
    3886                            .dwattr $C$DW$201, DW_AT_name("ui32Comp")
    3887                            .dwattr $C$DW$201, DW_AT_TI_symbol_name("ui32Comp")
    3888                            .dwattr $C$DW$201, DW_AT_type(*$C$DW$T$27)
    3889                            .dwattr $C$DW$201, DW_AT_location[DW_OP_reg1]
    3890                    
    3891                    $C$DW$202       .dwtag  DW_TAG_formal_parameter
    3892                            .dwattr $C$DW$202, DW_AT_name("bTrigger")
    3893                            .dwattr $C$DW$202, DW_AT_TI_symbol_name("bTrigger")
    3894                            .dwattr $C$DW$202, DW_AT_type(*$C$DW$T$38)
    3895                            .dwattr $C$DW$202, DW_AT_location[DW_OP_reg2]
    3896                    
    3897                    $C$DW$203       .dwtag  DW_TAG_formal_parameter
    3898                            .dwattr $C$DW$203, DW_AT_name("bInterrupt")
    3899                            .dwattr $C$DW$203, DW_AT_TI_symbol_name("bInterrupt")
    3900                            .dwattr $C$DW$203, DW_AT_type(*$C$DW$T$38)
    3901                            .dwattr $C$DW$203, DW_AT_location[DW_OP_reg3]
    3902                    
    3903                    ;----------------------------------------------------------------------
    3904                    ; 1354 | ADCComparatorReset(uint32_t ui32Base, uint32_t ui32Comp, bool bTrigger,
    3905                    ; 1355 | bool bInterrupt)                                                       
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   72

    3906                    ;----------------------------------------------------------------------
    3907                    
    3908                    ;*****************************************************************************
    3909                    ;* FUNCTION NAME: ADCComparatorReset                                         *
    3910                    ;*                                                                           *
    3911                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    3912                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    3913                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
    3914                    ;*****************************************************************************
    3915 0000060a           ADCComparatorReset:
    3916                    ;* --------------------------------------------------------------------------*
    3917                            .dwcfi  cfa_offset, 0
    3918 0000060a 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    3919                            .dwcfi  cfa_offset, 16
    3920                    $C$DW$204       .dwtag  DW_TAG_variable
    3921                            .dwattr $C$DW$204, DW_AT_name("ui32Base")
    3922                            .dwattr $C$DW$204, DW_AT_TI_symbol_name("ui32Base")
    3923                            .dwattr $C$DW$204, DW_AT_type(*$C$DW$T$27)
    3924                            .dwattr $C$DW$204, DW_AT_location[DW_OP_breg13 0]
    3925                    
    3926                    $C$DW$205       .dwtag  DW_TAG_variable
    3927                            .dwattr $C$DW$205, DW_AT_name("ui32Comp")
    3928                            .dwattr $C$DW$205, DW_AT_TI_symbol_name("ui32Comp")
    3929                            .dwattr $C$DW$205, DW_AT_type(*$C$DW$T$27)
    3930                            .dwattr $C$DW$205, DW_AT_location[DW_OP_breg13 4]
    3931                    
    3932                    $C$DW$206       .dwtag  DW_TAG_variable
    3933                            .dwattr $C$DW$206, DW_AT_name("ui32Temp")
    3934                            .dwattr $C$DW$206, DW_AT_TI_symbol_name("ui32Temp")
    3935                            .dwattr $C$DW$206, DW_AT_type(*$C$DW$T$27)
    3936                            .dwattr $C$DW$206, DW_AT_location[DW_OP_breg13 8]
    3937                    
    3938                    $C$DW$207       .dwtag  DW_TAG_variable
    3939                            .dwattr $C$DW$207, DW_AT_name("bTrigger")
    3940                            .dwattr $C$DW$207, DW_AT_TI_symbol_name("bTrigger")
    3941                            .dwattr $C$DW$207, DW_AT_type(*$C$DW$T$38)
    3942                            .dwattr $C$DW$207, DW_AT_location[DW_OP_breg13 12]
    3943                    
    3944                    $C$DW$208       .dwtag  DW_TAG_variable
    3945                            .dwattr $C$DW$208, DW_AT_name("bInterrupt")
    3946                            .dwattr $C$DW$208, DW_AT_TI_symbol_name("bInterrupt")
    3947                            .dwattr $C$DW$208, DW_AT_type(*$C$DW$T$38)
    3948                            .dwattr $C$DW$208, DW_AT_location[DW_OP_breg13 13]
    3949                    
    3950                    ;----------------------------------------------------------------------
    3951                    ; 1357 | uint32_t ui32Temp;                                                     
    3952                    ; 1359 | //                                                                     
    3953                    ; 1360 | // Check the arguments.                                                
    3954                    ; 1361 | //                                                                     
    3955                    ; 1362 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    3956                    ; 1363 | ASSERT(ui32Comp < 8);                                                  
    3957                    ; 1365 | //                                                                     
    3958                    ; 1366 | // Set the appropriate bits to reset the trigger and/or interrupt      
    3959                    ; 1367 | // comparator conditions.                                              
    3960                    ; 1368 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   73

    3961                    ;----------------------------------------------------------------------
    3962 0000060e 300DF88D          STRB      A4, [SP, #13]         ; [DPU_V7M3_PIPE] |1356|  ; [KEEP 32-BIT INS]
    3963 00000612 200CF88D          STRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |1356|  ; [KEEP 32-BIT INS]
    3964 00000616 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1356|  ; [ORIG 16-BIT INS]
    3965 00000618 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1356|  ; [ORIG 16-BIT INS]
    3966                            .dwpsn  file "../driverlib/adc.c",line 1369,column 5,is_stmt,isa 1
    3967                    ;----------------------------------------------------------------------
    3968                    ; 1369 | ui32Temp = 0;                                                          
    3969                    ;----------------------------------------------------------------------
    3970 0000061a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1369|  ; [ORIG 16-BIT INS]
    3971 0000061c 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1369|  ; [ORIG 16-BIT INS]
    3972                            .dwpsn  file "../driverlib/adc.c",line 1370,column 5,is_stmt,isa 1
    3973                    ;----------------------------------------------------------------------
    3974                    ; 1370 | if(bTrigger)                                                           
    3975                    ;----------------------------------------------------------------------
    3976 0000061e 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |1370|  ; [KEEP 32-BIT INS]
    3977 00000622 B130              CBZ       A1, ||$C$L33||        ; []  ; [ORIG 16-BIT INS]
    3978                            ; BRANCHCC OCCURS {||$C$L33||}   ; [] |1370| 
    3979                    ;* --------------------------------------------------------------------------*
    3980                            .dwpsn  file "../driverlib/adc.c",line 1372,column 9,is_stmt,isa 1
    3981                    ;----------------------------------------------------------------------
    3982                    ; 1372 | ui32Temp |= (1 << (16 + ui32Comp));                                    
    3983                    ;----------------------------------------------------------------------
    3984 00000624 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1372|  ; [ORIG 16-BIT INS]
    3985 00000626 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |1372|  ; [ORIG 16-BIT INS]
    3986 00000628 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1372|  ; [ORIG 16-BIT INS]
    3987 0000062a 3010              ADDS      A1, A1, #16           ; [DPU_V7M3_PIPE] |1372|  ; [ORIG 16-BIT INS]
    3988 0000062c 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1372|  ; [ORIG 16-BIT INS]
    3989 0000062e 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |1372|  ; [ORIG 16-BIT INS]
    3990 00000630 9102              STR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1372|  ; [ORIG 16-BIT INS]
    3991                    ;* --------------------------------------------------------------------------*
    3992 00000632           ||$C$L33||:    
    3993                            .dwpsn  file "../driverlib/adc.c",line 1374,column 5,is_stmt,isa 1
    3994                    ;----------------------------------------------------------------------
    3995                    ; 1374 | if(bInterrupt)                                                         
    3996                    ;----------------------------------------------------------------------
    3997 00000632 000DF89D          LDRB      A1, [SP, #13]         ; [DPU_V7M3_PIPE] |1374|  ; [KEEP 32-BIT INS]
    3998 00000636 B128              CBZ       A1, ||$C$L34||        ; []  ; [ORIG 16-BIT INS]
    3999                            ; BRANCHCC OCCURS {||$C$L34||}   ; [] |1374| 
    4000                    ;* --------------------------------------------------------------------------*
    4001                            .dwpsn  file "../driverlib/adc.c",line 1376,column 9,is_stmt,isa 1
    4002                    ;----------------------------------------------------------------------
    4003                    ; 1376 | ui32Temp |= (1 << ui32Comp);                                           
    4004                    ;----------------------------------------------------------------------
    4005 00000638 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |1376|  ; [ORIG 16-BIT INS]
    4006 0000063a 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1376|  ; [ORIG 16-BIT INS]
    4007 0000063c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1376|  ; [ORIG 16-BIT INS]
    4008 0000063e 4090              LSLS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1376|  ; [ORIG 16-BIT INS]
    4009 00000640 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |1376|  ; [ORIG 16-BIT INS]
    4010 00000642 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1376|  ; [ORIG 16-BIT INS]
    4011                    ;* --------------------------------------------------------------------------*
    4012 00000644           ||$C$L34||:    
    4013                            .dwpsn  file "../driverlib/adc.c",line 1379,column 5,is_stmt,isa 1
    4014                    ;----------------------------------------------------------------------
    4015                    ; 1379 | HWREG(ui32Base + ADC_O_DCRIC) = ui32Temp;                              
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   74

    4016                    ;----------------------------------------------------------------------
    4017 00000644 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1379|  ; [ORIG 16-BIT INS]
    4018 00000646 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1379|  ; [ORIG 16-BIT INS]
    4019 00000648 0D00F8C1          STR       A1, [A2, #3328]       ; [DPU_V7M3_PIPE] |1379|  ; [KEEP 32-BIT INS]
    4020                            .dwpsn  file "../driverlib/adc.c",line 1380,column 1,is_stmt,isa 1
    4021 0000064c B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4022                            .dwcfi  cfa_offset, 0
    4023                    $C$DW$209       .dwtag  DW_TAG_TI_branch
    4024                            .dwattr $C$DW$209, DW_AT_low_pc(0x00)
    4025                            .dwattr $C$DW$209, DW_AT_TI_return
    4026                    
    4027 0000064e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4028                            ; BRANCH OCCURS                  ; [] 
    4029                            .dwattr $C$DW$199, DW_AT_TI_end_file("../driverlib/adc.c")
    4030                            .dwattr $C$DW$199, DW_AT_TI_end_line(0x564)
    4031                            .dwattr $C$DW$199, DW_AT_TI_end_column(0x01)
    4032                            .dwendentry
    4033                            .dwendtag $C$DW$199
    4034                    
    4035 00000650                   .sect   ".text"
    4036                            .clink
    4037                            .thumbfunc ADCComparatorIntDisable
    4038 00000650                   .thumb
    4039                            .global ADCComparatorIntDisable
    4040                    
    4041                    $C$DW$210       .dwtag  DW_TAG_subprogram
    4042                            .dwattr $C$DW$210, DW_AT_name("ADCComparatorIntDisable")
    4043                            .dwattr $C$DW$210, DW_AT_low_pc(ADCComparatorIntDisable)
    4044                            .dwattr $C$DW$210, DW_AT_high_pc(0x00)
    4045                            .dwattr $C$DW$210, DW_AT_TI_symbol_name("ADCComparatorIntDisable")
    4046                            .dwattr $C$DW$210, DW_AT_external
    4047                            .dwattr $C$DW$210, DW_AT_TI_begin_file("../driverlib/adc.c")
    4048                            .dwattr $C$DW$210, DW_AT_TI_begin_line(0x573)
    4049                            .dwattr $C$DW$210, DW_AT_TI_begin_column(0x01)
    4050                            .dwattr $C$DW$210, DW_AT_decl_file("../driverlib/adc.c")
    4051                            .dwattr $C$DW$210, DW_AT_decl_line(0x573)
    4052                            .dwattr $C$DW$210, DW_AT_decl_column(0x01)
    4053                            .dwattr $C$DW$210, DW_AT_TI_max_frame_size(0x08)
    4054                            .dwpsn  file "../driverlib/adc.c",line 1396,column 1,is_stmt,address ADCComparatorIntDisable,i
    4055                    
    4056                            .dwfde $C$DW$CIE, ADCComparatorIntDisable
    4057                    $C$DW$211       .dwtag  DW_TAG_formal_parameter
    4058                            .dwattr $C$DW$211, DW_AT_name("ui32Base")
    4059                            .dwattr $C$DW$211, DW_AT_TI_symbol_name("ui32Base")
    4060                            .dwattr $C$DW$211, DW_AT_type(*$C$DW$T$27)
    4061                            .dwattr $C$DW$211, DW_AT_location[DW_OP_reg0]
    4062                    
    4063                    $C$DW$212       .dwtag  DW_TAG_formal_parameter
    4064                            .dwattr $C$DW$212, DW_AT_name("ui32SequenceNum")
    4065                            .dwattr $C$DW$212, DW_AT_TI_symbol_name("ui32SequenceNum")
    4066                            .dwattr $C$DW$212, DW_AT_type(*$C$DW$T$27)
    4067                            .dwattr $C$DW$212, DW_AT_location[DW_OP_reg1]
    4068                    
    4069                    ;----------------------------------------------------------------------
    4070                    ; 1395 | ADCComparatorIntDisable(uint32_t ui32Base, uint32_t ui32SequenceNum)   
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   75

    4071                    ;----------------------------------------------------------------------
    4072                    
    4073                    ;*****************************************************************************
    4074                    ;* FUNCTION NAME: ADCComparatorIntDisable                                    *
    4075                    ;*                                                                           *
    4076                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    4077                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    4078                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    4079                    ;*****************************************************************************
    4080 00000650           ADCComparatorIntDisable:
    4081                    ;* --------------------------------------------------------------------------*
    4082                            .dwcfi  cfa_offset, 0
    4083 00000650 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4084                            .dwcfi  cfa_offset, 8
    4085                    $C$DW$213       .dwtag  DW_TAG_variable
    4086                            .dwattr $C$DW$213, DW_AT_name("ui32Base")
    4087                            .dwattr $C$DW$213, DW_AT_TI_symbol_name("ui32Base")
    4088                            .dwattr $C$DW$213, DW_AT_type(*$C$DW$T$27)
    4089                            .dwattr $C$DW$213, DW_AT_location[DW_OP_breg13 0]
    4090                    
    4091                    $C$DW$214       .dwtag  DW_TAG_variable
    4092                            .dwattr $C$DW$214, DW_AT_name("ui32SequenceNum")
    4093                            .dwattr $C$DW$214, DW_AT_TI_symbol_name("ui32SequenceNum")
    4094                            .dwattr $C$DW$214, DW_AT_type(*$C$DW$T$27)
    4095                            .dwattr $C$DW$214, DW_AT_location[DW_OP_breg13 4]
    4096                    
    4097                    ;----------------------------------------------------------------------
    4098                    ; 1397 | //                                                                     
    4099                    ; 1398 | // Check the arguments.                                                
    4100                    ; 1399 | //                                                                     
    4101                    ; 1400 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    4102                    ; 1401 | ASSERT(ui32SequenceNum < 4);                                           
    4103                    ; 1403 | //                                                                     
    4104                    ; 1404 | // Disable this sample sequence comparator interrupt.                  
    4105                    ; 1405 | //                                                                     
    4106                    ;----------------------------------------------------------------------
    4107 00000654 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1396|  ; [ORIG 16-BIT INS]
    4108 00000656 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1396|  ; [ORIG 16-BIT INS]
    4109                            .dwpsn  file "../driverlib/adc.c",line 1406,column 5,is_stmt,isa 1
    4110                    ;----------------------------------------------------------------------
    4111                    ; 1406 | HWREG(ui32Base + ADC_O_IM) &= ~(0x10000 << ui32SequenceNum);           
    4112                    ;----------------------------------------------------------------------
    4113 00000658 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1406|  ; [ORIG 16-BIT INS]
    4114 0000065a 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |1406|  ; [ORIG 16-BIT INS]
    4115 0000065c 3008              ADDS      A1, A1, #8            ; [DPU_V7M3_PIPE] |1406|  ; [ORIG 16-BIT INS]
    4116 0000065e 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |1406|  ; [ORIG 16-BIT INS]
    4117 00000660 3180F44F          MOV       A2, #65536            ; [DPU_V7M3_PIPE] |1406|  ; [KEEP 32-BIT INS]
    4118 00000664 4099              LSLS      A2, A2, A4            ; [DPU_V7M3_PIPE] |1406|  ; [ORIG 16-BIT INS]
    4119 00000666 438A              BICS      A3, A3, A2            ; [DPU_V7M3_PIPE] |1406|  ; [ORIG 16-BIT INS]
    4120 00000668 6002              STR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |1406|  ; [ORIG 16-BIT INS]
    4121                            .dwpsn  file "../driverlib/adc.c",line 1407,column 1,is_stmt,isa 1
    4122 0000066a B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4123                            .dwcfi  cfa_offset, 0
    4124                    $C$DW$215       .dwtag  DW_TAG_TI_branch
    4125                            .dwattr $C$DW$215, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   76

    4126                            .dwattr $C$DW$215, DW_AT_TI_return
    4127                    
    4128 0000066c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4129                            ; BRANCH OCCURS                  ; [] 
    4130                            .dwattr $C$DW$210, DW_AT_TI_end_file("../driverlib/adc.c")
    4131                            .dwattr $C$DW$210, DW_AT_TI_end_line(0x57f)
    4132                            .dwattr $C$DW$210, DW_AT_TI_end_column(0x01)
    4133                            .dwendentry
    4134                            .dwendtag $C$DW$210
    4135                    
    4136 0000066e                   .sect   ".text"
    4137                            .clink
    4138                            .thumbfunc ADCComparatorIntEnable
    4139 0000066e                   .thumb
    4140                            .global ADCComparatorIntEnable
    4141                    
    4142                    $C$DW$216       .dwtag  DW_TAG_subprogram
    4143                            .dwattr $C$DW$216, DW_AT_name("ADCComparatorIntEnable")
    4144                            .dwattr $C$DW$216, DW_AT_low_pc(ADCComparatorIntEnable)
    4145                            .dwattr $C$DW$216, DW_AT_high_pc(0x00)
    4146                            .dwattr $C$DW$216, DW_AT_TI_symbol_name("ADCComparatorIntEnable")
    4147                            .dwattr $C$DW$216, DW_AT_external
    4148                            .dwattr $C$DW$216, DW_AT_TI_begin_file("../driverlib/adc.c")
    4149                            .dwattr $C$DW$216, DW_AT_TI_begin_line(0x58e)
    4150                            .dwattr $C$DW$216, DW_AT_TI_begin_column(0x01)
    4151                            .dwattr $C$DW$216, DW_AT_decl_file("../driverlib/adc.c")
    4152                            .dwattr $C$DW$216, DW_AT_decl_line(0x58e)
    4153                            .dwattr $C$DW$216, DW_AT_decl_column(0x01)
    4154                            .dwattr $C$DW$216, DW_AT_TI_max_frame_size(0x08)
    4155                            .dwpsn  file "../driverlib/adc.c",line 1423,column 1,is_stmt,address ADCComparatorIntEnable,is
    4156                    
    4157                            .dwfde $C$DW$CIE, ADCComparatorIntEnable
    4158                    $C$DW$217       .dwtag  DW_TAG_formal_parameter
    4159                            .dwattr $C$DW$217, DW_AT_name("ui32Base")
    4160                            .dwattr $C$DW$217, DW_AT_TI_symbol_name("ui32Base")
    4161                            .dwattr $C$DW$217, DW_AT_type(*$C$DW$T$27)
    4162                            .dwattr $C$DW$217, DW_AT_location[DW_OP_reg0]
    4163                    
    4164                    $C$DW$218       .dwtag  DW_TAG_formal_parameter
    4165                            .dwattr $C$DW$218, DW_AT_name("ui32SequenceNum")
    4166                            .dwattr $C$DW$218, DW_AT_TI_symbol_name("ui32SequenceNum")
    4167                            .dwattr $C$DW$218, DW_AT_type(*$C$DW$T$27)
    4168                            .dwattr $C$DW$218, DW_AT_location[DW_OP_reg1]
    4169                    
    4170                    ;----------------------------------------------------------------------
    4171                    ; 1422 | ADCComparatorIntEnable(uint32_t ui32Base, uint32_t ui32SequenceNum)    
    4172                    ;----------------------------------------------------------------------
    4173                    
    4174                    ;*****************************************************************************
    4175                    ;* FUNCTION NAME: ADCComparatorIntEnable                                     *
    4176                    ;*                                                                           *
    4177                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    4178                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    4179                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    4180                    ;*****************************************************************************
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   77

    4181 0000066e           ADCComparatorIntEnable:
    4182                    ;* --------------------------------------------------------------------------*
    4183                            .dwcfi  cfa_offset, 0
    4184 0000066e 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4185                            .dwcfi  cfa_offset, 8
    4186                    $C$DW$219       .dwtag  DW_TAG_variable
    4187                            .dwattr $C$DW$219, DW_AT_name("ui32Base")
    4188                            .dwattr $C$DW$219, DW_AT_TI_symbol_name("ui32Base")
    4189                            .dwattr $C$DW$219, DW_AT_type(*$C$DW$T$27)
    4190                            .dwattr $C$DW$219, DW_AT_location[DW_OP_breg13 0]
    4191                    
    4192                    $C$DW$220       .dwtag  DW_TAG_variable
    4193                            .dwattr $C$DW$220, DW_AT_name("ui32SequenceNum")
    4194                            .dwattr $C$DW$220, DW_AT_TI_symbol_name("ui32SequenceNum")
    4195                            .dwattr $C$DW$220, DW_AT_type(*$C$DW$T$27)
    4196                            .dwattr $C$DW$220, DW_AT_location[DW_OP_breg13 4]
    4197                    
    4198                    ;----------------------------------------------------------------------
    4199                    ; 1424 | //                                                                     
    4200                    ; 1425 | // Check the arguments.                                                
    4201                    ; 1426 | //                                                                     
    4202                    ; 1427 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    4203                    ; 1428 | ASSERT(ui32SequenceNum < 4);                                           
    4204                    ; 1430 | //                                                                     
    4205                    ; 1431 | // Enable this sample sequence interrupt.                              
    4206                    ; 1432 | //                                                                     
    4207                    ;----------------------------------------------------------------------
    4208 00000672 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1423|  ; [ORIG 16-BIT INS]
    4209 00000674 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1423|  ; [ORIG 16-BIT INS]
    4210                            .dwpsn  file "../driverlib/adc.c",line 1433,column 5,is_stmt,isa 1
    4211                    ;----------------------------------------------------------------------
    4212                    ; 1433 | HWREG(ui32Base + ADC_O_IM) |= 0x10000 << ui32SequenceNum;              
    4213                    ;----------------------------------------------------------------------
    4214 00000676 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1433|  ; [ORIG 16-BIT INS]
    4215 00000678 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |1433|  ; [ORIG 16-BIT INS]
    4216 0000067a 3008              ADDS      A1, A1, #8            ; [DPU_V7M3_PIPE] |1433|  ; [ORIG 16-BIT INS]
    4217 0000067c 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |1433|  ; [ORIG 16-BIT INS]
    4218 0000067e 3180F44F          MOV       A2, #65536            ; [DPU_V7M3_PIPE] |1433|  ; [KEEP 32-BIT INS]
    4219 00000682 4099              LSLS      A2, A2, A4            ; [DPU_V7M3_PIPE] |1433|  ; [ORIG 16-BIT INS]
    4220 00000684 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |1433|  ; [ORIG 16-BIT INS]
    4221 00000686 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1433|  ; [ORIG 16-BIT INS]
    4222                            .dwpsn  file "../driverlib/adc.c",line 1434,column 1,is_stmt,isa 1
    4223 00000688 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4224                            .dwcfi  cfa_offset, 0
    4225                    $C$DW$221       .dwtag  DW_TAG_TI_branch
    4226                            .dwattr $C$DW$221, DW_AT_low_pc(0x00)
    4227                            .dwattr $C$DW$221, DW_AT_TI_return
    4228                    
    4229 0000068a 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4230                            ; BRANCH OCCURS                  ; [] 
    4231                            .dwattr $C$DW$216, DW_AT_TI_end_file("../driverlib/adc.c")
    4232                            .dwattr $C$DW$216, DW_AT_TI_end_line(0x59a)
    4233                            .dwattr $C$DW$216, DW_AT_TI_end_column(0x01)
    4234                            .dwendentry
    4235                            .dwendtag $C$DW$216
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   78

    4236                    
    4237                    ;******************************************************************************
    4238                    ;* CONSTANT TABLE                                                             *
    4239                    ;******************************************************************************
    4240 0000068c                   .sect   ".text"
    4241                            .align  4
    4242 0000068c 40038000  ||$C$CON7||:    .bits   1073971200,32
    4243 00000690                   .sect   ".text"
    4244                            .clink
    4245                            .thumbfunc ADCComparatorIntStatus
    4246 00000690                   .thumb
    4247                            .global ADCComparatorIntStatus
    4248                    
    4249                    $C$DW$222       .dwtag  DW_TAG_subprogram
    4250                            .dwattr $C$DW$222, DW_AT_name("ADCComparatorIntStatus")
    4251                            .dwattr $C$DW$222, DW_AT_low_pc(ADCComparatorIntStatus)
    4252                            .dwattr $C$DW$222, DW_AT_high_pc(0x00)
    4253                            .dwattr $C$DW$222, DW_AT_TI_symbol_name("ADCComparatorIntStatus")
    4254                            .dwattr $C$DW$222, DW_AT_external
    4255                            .dwattr $C$DW$222, DW_AT_type(*$C$DW$T$27)
    4256                            .dwattr $C$DW$222, DW_AT_TI_begin_file("../driverlib/adc.c")
    4257                            .dwattr $C$DW$222, DW_AT_TI_begin_line(0x5a9)
    4258                            .dwattr $C$DW$222, DW_AT_TI_begin_column(0x01)
    4259                            .dwattr $C$DW$222, DW_AT_decl_file("../driverlib/adc.c")
    4260                            .dwattr $C$DW$222, DW_AT_decl_line(0x5a9)
    4261                            .dwattr $C$DW$222, DW_AT_decl_column(0x01)
    4262                            .dwattr $C$DW$222, DW_AT_TI_max_frame_size(0x08)
    4263                            .dwpsn  file "../driverlib/adc.c",line 1450,column 1,is_stmt,address ADCComparatorIntStatus,is
    4264                    
    4265                            .dwfde $C$DW$CIE, ADCComparatorIntStatus
    4266                    $C$DW$223       .dwtag  DW_TAG_formal_parameter
    4267                            .dwattr $C$DW$223, DW_AT_name("ui32Base")
    4268                            .dwattr $C$DW$223, DW_AT_TI_symbol_name("ui32Base")
    4269                            .dwattr $C$DW$223, DW_AT_type(*$C$DW$T$27)
    4270                            .dwattr $C$DW$223, DW_AT_location[DW_OP_reg0]
    4271                    
    4272                    ;----------------------------------------------------------------------
    4273                    ; 1449 | ADCComparatorIntStatus(uint32_t ui32Base)                              
    4274                    ;----------------------------------------------------------------------
    4275                    
    4276                    ;*****************************************************************************
    4277                    ;* FUNCTION NAME: ADCComparatorIntStatus                                     *
    4278                    ;*                                                                           *
    4279                    ;*   Regs Modified     : A1,SP                                               *
    4280                    ;*   Regs Used         : A1,SP,LR                                            *
    4281                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    4282                    ;*****************************************************************************
    4283 00000690           ADCComparatorIntStatus:
    4284                    ;* --------------------------------------------------------------------------*
    4285                            .dwcfi  cfa_offset, 0
    4286 00000690 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4287                            .dwcfi  cfa_offset, 8
    4288                    $C$DW$224       .dwtag  DW_TAG_variable
    4289                            .dwattr $C$DW$224, DW_AT_name("ui32Base")
    4290                            .dwattr $C$DW$224, DW_AT_TI_symbol_name("ui32Base")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   79

    4291                            .dwattr $C$DW$224, DW_AT_type(*$C$DW$T$27)
    4292                            .dwattr $C$DW$224, DW_AT_location[DW_OP_breg13 0]
    4293                    
    4294                    ;----------------------------------------------------------------------
    4295                    ; 1451 | //                                                                     
    4296                    ; 1452 | // Check the arguments.                                                
    4297                    ; 1453 | //                                                                     
    4298                    ; 1454 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    4299                    ; 1456 | //                                                                     
    4300                    ; 1457 | // Return the digital comparator interrupt status.                     
    4301                    ; 1458 | //                                                                     
    4302                    ;----------------------------------------------------------------------
    4303 00000694 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1450|  ; [ORIG 16-BIT INS]
    4304                            .dwpsn  file "../driverlib/adc.c",line 1459,column 5,is_stmt,isa 1
    4305                    ;----------------------------------------------------------------------
    4306                    ; 1459 | return(HWREG(ui32Base + ADC_O_DCISC));                                 
    4307                    ;----------------------------------------------------------------------
    4308 00000696 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1459|  ; [ORIG 16-BIT INS]
    4309 00000698 6B40              LDR       A1, [A1, #52]         ; [DPU_V7M3_PIPE] |1459|  ; [ORIG 16-BIT INS]
    4310                            .dwpsn  file "../driverlib/adc.c",line 1460,column 1,is_stmt,isa 1
    4311 0000069a B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4312                            .dwcfi  cfa_offset, 0
    4313                    $C$DW$225       .dwtag  DW_TAG_TI_branch
    4314                            .dwattr $C$DW$225, DW_AT_low_pc(0x00)
    4315                            .dwattr $C$DW$225, DW_AT_TI_return
    4316                    
    4317 0000069c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4318                            ; BRANCH OCCURS                  ; [] 
    4319                            .dwattr $C$DW$222, DW_AT_TI_end_file("../driverlib/adc.c")
    4320                            .dwattr $C$DW$222, DW_AT_TI_end_line(0x5b4)
    4321                            .dwattr $C$DW$222, DW_AT_TI_end_column(0x01)
    4322                            .dwendentry
    4323                            .dwendtag $C$DW$222
    4324                    
    4325                    ;******************************************************************************
    4326                    ;* CONSTANT TABLE                                                             *
    4327                    ;******************************************************************************
    4328 0000069e                   .sect   ".text"
    4329                            .align  4
    4330 0000069e 000046C0! ||$C$CON6||:    .bits   g_pui8OversampleFactor,32
         000006a2 00000000 
    4331 000006a4                   .sect   ".text"
    4332                            .clink
    4333                            .thumbfunc ADCComparatorIntClear
    4334 000006a4                   .thumb
    4335                            .global ADCComparatorIntClear
    4336                    
    4337                    $C$DW$226       .dwtag  DW_TAG_subprogram
    4338                            .dwattr $C$DW$226, DW_AT_name("ADCComparatorIntClear")
    4339                            .dwattr $C$DW$226, DW_AT_low_pc(ADCComparatorIntClear)
    4340                            .dwattr $C$DW$226, DW_AT_high_pc(0x00)
    4341                            .dwattr $C$DW$226, DW_AT_TI_symbol_name("ADCComparatorIntClear")
    4342                            .dwattr $C$DW$226, DW_AT_external
    4343                            .dwattr $C$DW$226, DW_AT_TI_begin_file("../driverlib/adc.c")
    4344                            .dwattr $C$DW$226, DW_AT_TI_begin_line(0x5c3)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   80

    4345                            .dwattr $C$DW$226, DW_AT_TI_begin_column(0x01)
    4346                            .dwattr $C$DW$226, DW_AT_decl_file("../driverlib/adc.c")
    4347                            .dwattr $C$DW$226, DW_AT_decl_line(0x5c3)
    4348                            .dwattr $C$DW$226, DW_AT_decl_column(0x01)
    4349                            .dwattr $C$DW$226, DW_AT_TI_max_frame_size(0x08)
    4350                            .dwpsn  file "../driverlib/adc.c",line 1476,column 1,is_stmt,address ADCComparatorIntClear,isa
    4351                    
    4352                            .dwfde $C$DW$CIE, ADCComparatorIntClear
    4353                    $C$DW$227       .dwtag  DW_TAG_formal_parameter
    4354                            .dwattr $C$DW$227, DW_AT_name("ui32Base")
    4355                            .dwattr $C$DW$227, DW_AT_TI_symbol_name("ui32Base")
    4356                            .dwattr $C$DW$227, DW_AT_type(*$C$DW$T$27)
    4357                            .dwattr $C$DW$227, DW_AT_location[DW_OP_reg0]
    4358                    
    4359                    $C$DW$228       .dwtag  DW_TAG_formal_parameter
    4360                            .dwattr $C$DW$228, DW_AT_name("ui32Status")
    4361                            .dwattr $C$DW$228, DW_AT_TI_symbol_name("ui32Status")
    4362                            .dwattr $C$DW$228, DW_AT_type(*$C$DW$T$27)
    4363                            .dwattr $C$DW$228, DW_AT_location[DW_OP_reg1]
    4364                    
    4365                    ;----------------------------------------------------------------------
    4366                    ; 1475 | ADCComparatorIntClear(uint32_t ui32Base, uint32_t ui32Status)          
    4367                    ;----------------------------------------------------------------------
    4368                    
    4369                    ;*****************************************************************************
    4370                    ;* FUNCTION NAME: ADCComparatorIntClear                                      *
    4371                    ;*                                                                           *
    4372                    ;*   Regs Modified     : A1,A2,SP                                            *
    4373                    ;*   Regs Used         : A1,A2,SP,LR                                         *
    4374                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    4375                    ;*****************************************************************************
    4376 000006a4           ADCComparatorIntClear:
    4377                    ;* --------------------------------------------------------------------------*
    4378                            .dwcfi  cfa_offset, 0
    4379 000006a4 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4380                            .dwcfi  cfa_offset, 8
    4381                    $C$DW$229       .dwtag  DW_TAG_variable
    4382                            .dwattr $C$DW$229, DW_AT_name("ui32Base")
    4383                            .dwattr $C$DW$229, DW_AT_TI_symbol_name("ui32Base")
    4384                            .dwattr $C$DW$229, DW_AT_type(*$C$DW$T$27)
    4385                            .dwattr $C$DW$229, DW_AT_location[DW_OP_breg13 0]
    4386                    
    4387                    $C$DW$230       .dwtag  DW_TAG_variable
    4388                            .dwattr $C$DW$230, DW_AT_name("ui32Status")
    4389                            .dwattr $C$DW$230, DW_AT_TI_symbol_name("ui32Status")
    4390                            .dwattr $C$DW$230, DW_AT_type(*$C$DW$T$27)
    4391                            .dwattr $C$DW$230, DW_AT_location[DW_OP_breg13 4]
    4392                    
    4393                    ;----------------------------------------------------------------------
    4394                    ; 1477 | //                                                                     
    4395                    ; 1478 | // Check the arguments.                                                
    4396                    ; 1479 | //                                                                     
    4397                    ; 1480 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    4398                    ; 1482 | //                                                                     
    4399                    ; 1483 | // Clear the interrupt.                                                
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   81

    4400                    ; 1484 | //                                                                     
    4401                    ;----------------------------------------------------------------------
    4402 000006a8 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1476|  ; [ORIG 16-BIT INS]
    4403 000006aa 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1476|  ; [ORIG 16-BIT INS]
    4404                            .dwpsn  file "../driverlib/adc.c",line 1485,column 5,is_stmt,isa 1
    4405                    ;----------------------------------------------------------------------
    4406                    ; 1485 | HWREG(ui32Base + ADC_O_DCISC) = ui32Status;                            
    4407                    ;----------------------------------------------------------------------
    4408 000006ac 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1485|  ; [ORIG 16-BIT INS]
    4409 000006ae 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1485|  ; [ORIG 16-BIT INS]
    4410 000006b0 6348              STR       A1, [A2, #52]         ; [DPU_V7M3_PIPE] |1485|  ; [ORIG 16-BIT INS]
    4411                            .dwpsn  file "../driverlib/adc.c",line 1486,column 1,is_stmt,isa 1
    4412 000006b2 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4413                            .dwcfi  cfa_offset, 0
    4414                    $C$DW$231       .dwtag  DW_TAG_TI_branch
    4415                            .dwattr $C$DW$231, DW_AT_low_pc(0x00)
    4416                            .dwattr $C$DW$231, DW_AT_TI_return
    4417                    
    4418 000006b4 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4419                            ; BRANCH OCCURS                  ; [] 
    4420                            .dwattr $C$DW$226, DW_AT_TI_end_file("../driverlib/adc.c")
    4421                            .dwattr $C$DW$226, DW_AT_TI_end_line(0x5ce)
    4422                            .dwattr $C$DW$226, DW_AT_TI_end_column(0x01)
    4423                            .dwendentry
    4424                            .dwendtag $C$DW$226
    4425                    
    4426 000006b6                   .sect   ".text"
    4427                            .clink
    4428                            .thumbfunc ADCIntDisableEx
    4429 000006b6                   .thumb
    4430                            .global ADCIntDisableEx
    4431                    
    4432                    $C$DW$232       .dwtag  DW_TAG_subprogram
    4433                            .dwattr $C$DW$232, DW_AT_name("ADCIntDisableEx")
    4434                            .dwattr $C$DW$232, DW_AT_low_pc(ADCIntDisableEx)
    4435                            .dwattr $C$DW$232, DW_AT_high_pc(0x00)
    4436                            .dwattr $C$DW$232, DW_AT_TI_symbol_name("ADCIntDisableEx")
    4437                            .dwattr $C$DW$232, DW_AT_external
    4438                            .dwattr $C$DW$232, DW_AT_TI_begin_file("../driverlib/adc.c")
    4439                            .dwattr $C$DW$232, DW_AT_TI_begin_line(0x5f2)
    4440                            .dwattr $C$DW$232, DW_AT_TI_begin_column(0x01)
    4441                            .dwattr $C$DW$232, DW_AT_decl_file("../driverlib/adc.c")
    4442                            .dwattr $C$DW$232, DW_AT_decl_line(0x5f2)
    4443                            .dwattr $C$DW$232, DW_AT_decl_column(0x01)
    4444                            .dwattr $C$DW$232, DW_AT_TI_max_frame_size(0x08)
    4445                            .dwpsn  file "../driverlib/adc.c",line 1523,column 1,is_stmt,address ADCIntDisableEx,isa 1
    4446                    
    4447                            .dwfde $C$DW$CIE, ADCIntDisableEx
    4448                    $C$DW$233       .dwtag  DW_TAG_formal_parameter
    4449                            .dwattr $C$DW$233, DW_AT_name("ui32Base")
    4450                            .dwattr $C$DW$233, DW_AT_TI_symbol_name("ui32Base")
    4451                            .dwattr $C$DW$233, DW_AT_type(*$C$DW$T$27)
    4452                            .dwattr $C$DW$233, DW_AT_location[DW_OP_reg0]
    4453                    
    4454                    $C$DW$234       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   82

    4455                            .dwattr $C$DW$234, DW_AT_name("ui32IntFlags")
    4456                            .dwattr $C$DW$234, DW_AT_TI_symbol_name("ui32IntFlags")
    4457                            .dwattr $C$DW$234, DW_AT_type(*$C$DW$T$27)
    4458                            .dwattr $C$DW$234, DW_AT_location[DW_OP_reg1]
    4459                    
    4460                    ;----------------------------------------------------------------------
    4461                    ; 1522 | ADCIntDisableEx(uint32_t ui32Base, uint32_t ui32IntFlags)              
    4462                    ;----------------------------------------------------------------------
    4463                    
    4464                    ;*****************************************************************************
    4465                    ;* FUNCTION NAME: ADCIntDisableEx                                            *
    4466                    ;*                                                                           *
    4467                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    4468                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    4469                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    4470                    ;*****************************************************************************
    4471 000006b6           ADCIntDisableEx:
    4472                    ;* --------------------------------------------------------------------------*
    4473                            .dwcfi  cfa_offset, 0
    4474 000006b6 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4475                            .dwcfi  cfa_offset, 8
    4476                    $C$DW$235       .dwtag  DW_TAG_variable
    4477                            .dwattr $C$DW$235, DW_AT_name("ui32Base")
    4478                            .dwattr $C$DW$235, DW_AT_TI_symbol_name("ui32Base")
    4479                            .dwattr $C$DW$235, DW_AT_type(*$C$DW$T$27)
    4480                            .dwattr $C$DW$235, DW_AT_location[DW_OP_breg13 0]
    4481                    
    4482                    $C$DW$236       .dwtag  DW_TAG_variable
    4483                            .dwattr $C$DW$236, DW_AT_name("ui32IntFlags")
    4484                            .dwattr $C$DW$236, DW_AT_TI_symbol_name("ui32IntFlags")
    4485                            .dwattr $C$DW$236, DW_AT_type(*$C$DW$T$27)
    4486                            .dwattr $C$DW$236, DW_AT_location[DW_OP_breg13 4]
    4487                    
    4488                    ;----------------------------------------------------------------------
    4489                    ; 1524 | //                                                                     
    4490                    ; 1525 | // Check the arguments.                                                
    4491                    ; 1526 | //                                                                     
    4492                    ; 1527 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    4493                    ; 1529 | //                                                                     
    4494                    ; 1530 | // Disable the requested interrupts.                                   
    4495                    ; 1531 | //                                                                     
    4496                    ;----------------------------------------------------------------------
    4497 000006ba 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1523|  ; [ORIG 16-BIT INS]
    4498 000006bc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1523|  ; [ORIG 16-BIT INS]
    4499                            .dwpsn  file "../driverlib/adc.c",line 1532,column 5,is_stmt,isa 1
    4500                    ;----------------------------------------------------------------------
    4501                    ; 1532 | HWREG(ui32Base + ADC_O_IM) &= ~ui32IntFlags;                           
    4502                    ;----------------------------------------------------------------------
    4503 000006be 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1532|  ; [ORIG 16-BIT INS]
    4504 000006c0 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |1532|  ; [ORIG 16-BIT INS]
    4505 000006c2 3008              ADDS      A1, A1, #8            ; [DPU_V7M3_PIPE] |1532|  ; [ORIG 16-BIT INS]
    4506 000006c4 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1532|  ; [ORIG 16-BIT INS]
    4507 000006c6 4391              BICS      A2, A2, A3            ; [DPU_V7M3_PIPE] |1532|  ; [ORIG 16-BIT INS]
    4508 000006c8 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1532|  ; [ORIG 16-BIT INS]
    4509                            .dwpsn  file "../driverlib/adc.c",line 1533,column 1,is_stmt,isa 1
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   83

    4510 000006ca B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4511                            .dwcfi  cfa_offset, 0
    4512                    $C$DW$237       .dwtag  DW_TAG_TI_branch
    4513                            .dwattr $C$DW$237, DW_AT_low_pc(0x00)
    4514                            .dwattr $C$DW$237, DW_AT_TI_return
    4515                    
    4516 000006cc 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4517                            ; BRANCH OCCURS                  ; [] 
    4518                            .dwattr $C$DW$232, DW_AT_TI_end_file("../driverlib/adc.c")
    4519                            .dwattr $C$DW$232, DW_AT_TI_end_line(0x5fd)
    4520                            .dwattr $C$DW$232, DW_AT_TI_end_column(0x01)
    4521                            .dwendentry
    4522                            .dwendtag $C$DW$232
    4523                    
    4524 000006ce                   .sect   ".text"
    4525                            .clink
    4526                            .thumbfunc ADCIntEnableEx
    4527 000006ce                   .thumb
    4528                            .global ADCIntEnableEx
    4529                    
    4530                    $C$DW$238       .dwtag  DW_TAG_subprogram
    4531                            .dwattr $C$DW$238, DW_AT_name("ADCIntEnableEx")
    4532                            .dwattr $C$DW$238, DW_AT_low_pc(ADCIntEnableEx)
    4533                            .dwattr $C$DW$238, DW_AT_high_pc(0x00)
    4534                            .dwattr $C$DW$238, DW_AT_TI_symbol_name("ADCIntEnableEx")
    4535                            .dwattr $C$DW$238, DW_AT_external
    4536                            .dwattr $C$DW$238, DW_AT_TI_begin_file("../driverlib/adc.c")
    4537                            .dwattr $C$DW$238, DW_AT_TI_begin_line(0x621)
    4538                            .dwattr $C$DW$238, DW_AT_TI_begin_column(0x01)
    4539                            .dwattr $C$DW$238, DW_AT_decl_file("../driverlib/adc.c")
    4540                            .dwattr $C$DW$238, DW_AT_decl_line(0x621)
    4541                            .dwattr $C$DW$238, DW_AT_decl_column(0x01)
    4542                            .dwattr $C$DW$238, DW_AT_TI_max_frame_size(0x08)
    4543                            .dwpsn  file "../driverlib/adc.c",line 1570,column 1,is_stmt,address ADCIntEnableEx,isa 1
    4544                    
    4545                            .dwfde $C$DW$CIE, ADCIntEnableEx
    4546                    $C$DW$239       .dwtag  DW_TAG_formal_parameter
    4547                            .dwattr $C$DW$239, DW_AT_name("ui32Base")
    4548                            .dwattr $C$DW$239, DW_AT_TI_symbol_name("ui32Base")
    4549                            .dwattr $C$DW$239, DW_AT_type(*$C$DW$T$27)
    4550                            .dwattr $C$DW$239, DW_AT_location[DW_OP_reg0]
    4551                    
    4552                    $C$DW$240       .dwtag  DW_TAG_formal_parameter
    4553                            .dwattr $C$DW$240, DW_AT_name("ui32IntFlags")
    4554                            .dwattr $C$DW$240, DW_AT_TI_symbol_name("ui32IntFlags")
    4555                            .dwattr $C$DW$240, DW_AT_type(*$C$DW$T$27)
    4556                            .dwattr $C$DW$240, DW_AT_location[DW_OP_reg1]
    4557                    
    4558                    ;----------------------------------------------------------------------
    4559                    ; 1569 | ADCIntEnableEx(uint32_t ui32Base, uint32_t ui32IntFlags)               
    4560                    ;----------------------------------------------------------------------
    4561                    
    4562                    ;*****************************************************************************
    4563                    ;* FUNCTION NAME: ADCIntEnableEx                                             *
    4564                    ;*                                                                           *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   84

    4565                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    4566                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    4567                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    4568                    ;*****************************************************************************
    4569 000006ce           ADCIntEnableEx:
    4570                    ;* --------------------------------------------------------------------------*
    4571                            .dwcfi  cfa_offset, 0
    4572 000006ce 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4573                            .dwcfi  cfa_offset, 8
    4574                    $C$DW$241       .dwtag  DW_TAG_variable
    4575                            .dwattr $C$DW$241, DW_AT_name("ui32Base")
    4576                            .dwattr $C$DW$241, DW_AT_TI_symbol_name("ui32Base")
    4577                            .dwattr $C$DW$241, DW_AT_type(*$C$DW$T$27)
    4578                            .dwattr $C$DW$241, DW_AT_location[DW_OP_breg13 0]
    4579                    
    4580                    $C$DW$242       .dwtag  DW_TAG_variable
    4581                            .dwattr $C$DW$242, DW_AT_name("ui32IntFlags")
    4582                            .dwattr $C$DW$242, DW_AT_TI_symbol_name("ui32IntFlags")
    4583                            .dwattr $C$DW$242, DW_AT_type(*$C$DW$T$27)
    4584                            .dwattr $C$DW$242, DW_AT_location[DW_OP_breg13 4]
    4585                    
    4586                    ;----------------------------------------------------------------------
    4587                    ; 1571 | //                                                                     
    4588                    ; 1572 | // Check the arguments.                                                
    4589                    ; 1573 | //                                                                     
    4590                    ; 1574 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    4591                    ; 1576 | //                                                                     
    4592                    ; 1577 | // Enable the requested interrupts.                                    
    4593                    ; 1578 | //                                                                     
    4594                    ;----------------------------------------------------------------------
    4595 000006d2 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1570|  ; [ORIG 16-BIT INS]
    4596 000006d4 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1570|  ; [ORIG 16-BIT INS]
    4597                            .dwpsn  file "../driverlib/adc.c",line 1579,column 5,is_stmt,isa 1
    4598                    ;----------------------------------------------------------------------
    4599                    ; 1579 | HWREG(ui32Base + ADC_O_IM) |= ui32IntFlags;                            
    4600                    ;----------------------------------------------------------------------
    4601 000006d6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1579|  ; [ORIG 16-BIT INS]
    4602 000006d8 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1579|  ; [ORIG 16-BIT INS]
    4603 000006da 3008              ADDS      A1, A1, #8            ; [DPU_V7M3_PIPE] |1579|  ; [ORIG 16-BIT INS]
    4604 000006dc 6802              LDR       A3, [A1, #0]          ; [DPU_V7M3_PIPE] |1579|  ; [ORIG 16-BIT INS]
    4605 000006de 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |1579|  ; [ORIG 16-BIT INS]
    4606 000006e0 6001              STR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1579|  ; [ORIG 16-BIT INS]
    4607                            .dwpsn  file "../driverlib/adc.c",line 1580,column 1,is_stmt,isa 1
    4608 000006e2 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4609                            .dwcfi  cfa_offset, 0
    4610                    $C$DW$243       .dwtag  DW_TAG_TI_branch
    4611                            .dwattr $C$DW$243, DW_AT_low_pc(0x00)
    4612                            .dwattr $C$DW$243, DW_AT_TI_return
    4613                    
    4614 000006e4 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4615                            ; BRANCH OCCURS                  ; [] 
    4616                            .dwattr $C$DW$238, DW_AT_TI_end_file("../driverlib/adc.c")
    4617                            .dwattr $C$DW$238, DW_AT_TI_end_line(0x62c)
    4618                            .dwattr $C$DW$238, DW_AT_TI_end_column(0x01)
    4619                            .dwendentry
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   85

    4620                            .dwendtag $C$DW$238
    4621                    
    4622 000006e6                   .sect   ".text"
    4623                            .clink
    4624                            .thumbfunc ADCIntStatusEx
    4625 000006e6                   .thumb
    4626                            .global ADCIntStatusEx
    4627                    
    4628                    $C$DW$244       .dwtag  DW_TAG_subprogram
    4629                            .dwattr $C$DW$244, DW_AT_name("ADCIntStatusEx")
    4630                            .dwattr $C$DW$244, DW_AT_low_pc(ADCIntStatusEx)
    4631                            .dwattr $C$DW$244, DW_AT_high_pc(0x00)
    4632                            .dwattr $C$DW$244, DW_AT_TI_symbol_name("ADCIntStatusEx")
    4633                            .dwattr $C$DW$244, DW_AT_external
    4634                            .dwattr $C$DW$244, DW_AT_type(*$C$DW$T$27)
    4635                            .dwattr $C$DW$244, DW_AT_TI_begin_file("../driverlib/adc.c")
    4636                            .dwattr $C$DW$244, DW_AT_TI_begin_line(0x63f)
    4637                            .dwattr $C$DW$244, DW_AT_TI_begin_column(0x01)
    4638                            .dwattr $C$DW$244, DW_AT_decl_file("../driverlib/adc.c")
    4639                            .dwattr $C$DW$244, DW_AT_decl_line(0x63f)
    4640                            .dwattr $C$DW$244, DW_AT_decl_column(0x01)
    4641                            .dwattr $C$DW$244, DW_AT_TI_max_frame_size(0x10)
    4642                            .dwpsn  file "../driverlib/adc.c",line 1600,column 1,is_stmt,address ADCIntStatusEx,isa 1
    4643                    
    4644                            .dwfde $C$DW$CIE, ADCIntStatusEx
    4645                    $C$DW$245       .dwtag  DW_TAG_formal_parameter
    4646                            .dwattr $C$DW$245, DW_AT_name("ui32Base")
    4647                            .dwattr $C$DW$245, DW_AT_TI_symbol_name("ui32Base")
    4648                            .dwattr $C$DW$245, DW_AT_type(*$C$DW$T$27)
    4649                            .dwattr $C$DW$245, DW_AT_location[DW_OP_reg0]
    4650                    
    4651                    $C$DW$246       .dwtag  DW_TAG_formal_parameter
    4652                            .dwattr $C$DW$246, DW_AT_name("bMasked")
    4653                            .dwattr $C$DW$246, DW_AT_TI_symbol_name("bMasked")
    4654                            .dwattr $C$DW$246, DW_AT_type(*$C$DW$T$38)
    4655                            .dwattr $C$DW$246, DW_AT_location[DW_OP_reg1]
    4656                    
    4657                    ;----------------------------------------------------------------------
    4658                    ; 1599 | ADCIntStatusEx(uint32_t ui32Base, bool bMasked)                        
    4659                    ;----------------------------------------------------------------------
    4660                    
    4661                    ;*****************************************************************************
    4662                    ;* FUNCTION NAME: ADCIntStatusEx                                             *
    4663                    ;*                                                                           *
    4664                    ;*   Regs Modified     : A1,SP,SR                                            *
    4665                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    4666                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    4667                    ;*****************************************************************************
    4668 000006e6           ADCIntStatusEx:
    4669                    ;* --------------------------------------------------------------------------*
    4670                            .dwcfi  cfa_offset, 0
    4671 000006e6 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4672                            .dwcfi  cfa_offset, 16
    4673                    $C$DW$247       .dwtag  DW_TAG_variable
    4674                            .dwattr $C$DW$247, DW_AT_name("ui32Base")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   86

    4675                            .dwattr $C$DW$247, DW_AT_TI_symbol_name("ui32Base")
    4676                            .dwattr $C$DW$247, DW_AT_type(*$C$DW$T$27)
    4677                            .dwattr $C$DW$247, DW_AT_location[DW_OP_breg13 0]
    4678                    
    4679                    $C$DW$248       .dwtag  DW_TAG_variable
    4680                            .dwattr $C$DW$248, DW_AT_name("ui32Temp")
    4681                            .dwattr $C$DW$248, DW_AT_TI_symbol_name("ui32Temp")
    4682                            .dwattr $C$DW$248, DW_AT_type(*$C$DW$T$27)
    4683                            .dwattr $C$DW$248, DW_AT_location[DW_OP_breg13 4]
    4684                    
    4685                    $C$DW$249       .dwtag  DW_TAG_variable
    4686                            .dwattr $C$DW$249, DW_AT_name("bMasked")
    4687                            .dwattr $C$DW$249, DW_AT_TI_symbol_name("bMasked")
    4688                            .dwattr $C$DW$249, DW_AT_type(*$C$DW$T$38)
    4689                            .dwattr $C$DW$249, DW_AT_location[DW_OP_breg13 8]
    4690                    
    4691                    ;----------------------------------------------------------------------
    4692                    ; 1601 | uint32_t ui32Temp;                                                     
    4693                    ; 1603 | //                                                                     
    4694                    ; 1604 | // Check the arguments.                                                
    4695                    ; 1605 | //                                                                     
    4696                    ; 1606 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    4697                    ; 1608 | //                                                                     
    4698                    ; 1609 | // Return either the masked interrupt status or the raw interrupt statu
    4699                    ;     | s as                                                                   
    4700                    ; 1610 | // requested.                                                          
    4701                    ; 1611 | //                                                                     
    4702                    ;----------------------------------------------------------------------
    4703 000006ea 1008F88D          STRB      A2, [SP, #8]          ; [DPU_V7M3_PIPE] |1600|  ; [KEEP 32-BIT INS]
    4704 000006ee 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1600|  ; [ORIG 16-BIT INS]
    4705                            .dwpsn  file "../driverlib/adc.c",line 1612,column 5,is_stmt,isa 1
    4706                    ;----------------------------------------------------------------------
    4707                    ; 1612 | if(bMasked)                                                            
    4708                    ;----------------------------------------------------------------------
    4709 000006f0 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |1612|  ; [KEEP 32-BIT INS]
    4710 000006f4 B118              CBZ       A1, ||$C$L35||        ; []  ; [ORIG 16-BIT INS]
    4711                            ; BRANCHCC OCCURS {||$C$L35||}   ; [] |1612| 
    4712                    ;* --------------------------------------------------------------------------*
    4713                            .dwpsn  file "../driverlib/adc.c",line 1614,column 9,is_stmt,isa 1
    4714                    ;----------------------------------------------------------------------
    4715                    ; 1614 | ui32Temp = HWREG(ui32Base + ADC_O_ISC);                                
    4716                    ;----------------------------------------------------------------------
    4717 000006f6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1614|  ; [ORIG 16-BIT INS]
    4718 000006f8 68C0              LDR       A1, [A1, #12]         ; [DPU_V7M3_PIPE] |1614|  ; [ORIG 16-BIT INS]
    4719 000006fa 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1614|  ; [ORIG 16-BIT INS]
    4720                            .dwpsn  file "../driverlib/adc.c",line 1615,column 5,is_stmt,isa 1
    4721                    ;----------------------------------------------------------------------
    4722                    ; 1616 | else                                                                   
    4723                    ; 1618 |     //                                                                 
    4724                    ; 1619 |     // Read the Raw interrupt status to see if a digital comparator    
    4725                    ; 1620 |     // interrupt is active.                                            
    4726                    ; 1621 |     //                                                                 
    4727                    ;----------------------------------------------------------------------
    4728 000006fc E009              B         ||$C$L36||            ; [DPU_V7M3_PIPE] |1615|  ; [ORIG 16-BIT INS]
    4729                            ; BRANCH OCCURS {||$C$L36||}     ; [] |1615| 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   87

    4730                    ;* --------------------------------------------------------------------------*
    4731 000006fe           ||$C$L35||:    
    4732                            .dwpsn  file "../driverlib/adc.c",line 1622,column 9,is_stmt,isa 1
    4733                    ;----------------------------------------------------------------------
    4734                    ; 1622 | ui32Temp = HWREG(ui32Base + ADC_O_RIS);                                
    4735                    ; 1624 | //                                                                     
    4736                    ; 1625 | // Since, the raw interrupt status only indicates that any one of the  
    4737                    ; 1626 | // digital comparators caused an interrupt, if the raw interrupt status
    4738                    ; 1627 | // is set then the return value is modified to indicate that all sample
    4739                    ; 1628 | // sequences have a pending digital comparator interrupt.              
    4740                    ; 1629 | // This is exactly how the hardware works so the return code is        
    4741                    ; 1630 | // modified to match this behavior.                                    
    4742                    ; 1631 | //                                                                     
    4743                    ;----------------------------------------------------------------------
    4744 000006fe 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1622|  ; [ORIG 16-BIT INS]
    4745 00000700 6840              LDR       A1, [A1, #4]          ; [DPU_V7M3_PIPE] |1622|  ; [ORIG 16-BIT INS]
    4746 00000702 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1622|  ; [ORIG 16-BIT INS]
    4747                            .dwpsn  file "../driverlib/adc.c",line 1632,column 9,is_stmt,isa 1
    4748                    ;----------------------------------------------------------------------
    4749                    ; 1632 | if(ui32Temp & ADC_RIS_INRDC)                                           
    4750                    ;----------------------------------------------------------------------
    4751 00000704 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1632|  ; [ORIG 16-BIT INS]
    4752 00000706 0C40              LSRS      A1, A1, #17           ; [DPU_V7M3_PIPE] |1632|  ; [ORIG 16-BIT INS]
    4753 00000708 D303              BCC       ||$C$L36||            ; [DPU_V7M3_PIPE] |1632|  ; [ORIG 16-BIT INS]
    4754                            ; BRANCHCC OCCURS {||$C$L36||}   ; [] |1632| 
    4755                    ;* --------------------------------------------------------------------------*
    4756                            .dwpsn  file "../driverlib/adc.c",line 1634,column 13,is_stmt,isa 1
    4757                    ;----------------------------------------------------------------------
    4758                    ; 1634 | ui32Temp |= (ADC_INT_DCON_SS3 | ADC_INT_DCON_SS2 |                     
    4759                    ; 1635 |              ADC_INT_DCON_SS1 | ADC_INT_DCON_SS0);                     
    4760                    ;----------------------------------------------------------------------
    4761 0000070a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1634|  ; [ORIG 16-BIT INS]
    4762 0000070c 2070F440          ORR       A1, A1, #983040       ; [DPU_V7M3_PIPE] |1634|  ; [KEEP 32-BIT INS]
    4763 00000710 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1634|  ; [ORIG 16-BIT INS]
    4764                    ;* --------------------------------------------------------------------------*
    4765 00000712           ||$C$L36||:    
    4766                            .dwpsn  file "../driverlib/adc.c",line 1638,column 5,is_stmt,isa 1
    4767                    ;----------------------------------------------------------------------
    4768                    ; 1638 | return(ui32Temp);                                                      
    4769                    ;----------------------------------------------------------------------
    4770 00000712 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1638|  ; [ORIG 16-BIT INS]
    4771                            .dwpsn  file "../driverlib/adc.c",line 1639,column 1,is_stmt,isa 1
    4772 00000714 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4773                            .dwcfi  cfa_offset, 0
    4774                    $C$DW$250       .dwtag  DW_TAG_TI_branch
    4775                            .dwattr $C$DW$250, DW_AT_low_pc(0x00)
    4776                            .dwattr $C$DW$250, DW_AT_TI_return
    4777                    
    4778 00000716 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4779                            ; BRANCH OCCURS                  ; [] 
    4780                            .dwattr $C$DW$244, DW_AT_TI_end_file("../driverlib/adc.c")
    4781                            .dwattr $C$DW$244, DW_AT_TI_end_line(0x667)
    4782                            .dwattr $C$DW$244, DW_AT_TI_end_column(0x01)
    4783                            .dwendentry
    4784                            .dwendtag $C$DW$244
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   88

    4785                    
    4786 00000718                   .sect   ".text"
    4787                            .clink
    4788                            .thumbfunc ADCIntClearEx
    4789 00000718                   .thumb
    4790                            .global ADCIntClearEx
    4791                    
    4792                    $C$DW$251       .dwtag  DW_TAG_subprogram
    4793                            .dwattr $C$DW$251, DW_AT_name("ADCIntClearEx")
    4794                            .dwattr $C$DW$251, DW_AT_low_pc(ADCIntClearEx)
    4795                            .dwattr $C$DW$251, DW_AT_high_pc(0x00)
    4796                            .dwattr $C$DW$251, DW_AT_TI_symbol_name("ADCIntClearEx")
    4797                            .dwattr $C$DW$251, DW_AT_external
    4798                            .dwattr $C$DW$251, DW_AT_TI_begin_file("../driverlib/adc.c")
    4799                            .dwattr $C$DW$251, DW_AT_TI_begin_line(0x683)
    4800                            .dwattr $C$DW$251, DW_AT_TI_begin_column(0x01)
    4801                            .dwattr $C$DW$251, DW_AT_decl_file("../driverlib/adc.c")
    4802                            .dwattr $C$DW$251, DW_AT_decl_line(0x683)
    4803                            .dwattr $C$DW$251, DW_AT_decl_column(0x01)
    4804                            .dwattr $C$DW$251, DW_AT_TI_max_frame_size(0x08)
    4805                            .dwpsn  file "../driverlib/adc.c",line 1668,column 1,is_stmt,address ADCIntClearEx,isa 1
    4806                    
    4807                            .dwfde $C$DW$CIE, ADCIntClearEx
    4808                    $C$DW$252       .dwtag  DW_TAG_formal_parameter
    4809                            .dwattr $C$DW$252, DW_AT_name("ui32Base")
    4810                            .dwattr $C$DW$252, DW_AT_TI_symbol_name("ui32Base")
    4811                            .dwattr $C$DW$252, DW_AT_type(*$C$DW$T$27)
    4812                            .dwattr $C$DW$252, DW_AT_location[DW_OP_reg0]
    4813                    
    4814                    $C$DW$253       .dwtag  DW_TAG_formal_parameter
    4815                            .dwattr $C$DW$253, DW_AT_name("ui32IntFlags")
    4816                            .dwattr $C$DW$253, DW_AT_TI_symbol_name("ui32IntFlags")
    4817                            .dwattr $C$DW$253, DW_AT_type(*$C$DW$T$27)
    4818                            .dwattr $C$DW$253, DW_AT_location[DW_OP_reg1]
    4819                    
    4820                    ;----------------------------------------------------------------------
    4821                    ; 1667 | ADCIntClearEx(uint32_t ui32Base, uint32_t ui32IntFlags)                
    4822                    ;----------------------------------------------------------------------
    4823                    
    4824                    ;*****************************************************************************
    4825                    ;* FUNCTION NAME: ADCIntClearEx                                              *
    4826                    ;*                                                                           *
    4827                    ;*   Regs Modified     : A1,A2,SP                                            *
    4828                    ;*   Regs Used         : A1,A2,SP,LR                                         *
    4829                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    4830                    ;*****************************************************************************
    4831 00000718           ADCIntClearEx:
    4832                    ;* --------------------------------------------------------------------------*
    4833                            .dwcfi  cfa_offset, 0
    4834 00000718 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4835                            .dwcfi  cfa_offset, 8
    4836                    $C$DW$254       .dwtag  DW_TAG_variable
    4837                            .dwattr $C$DW$254, DW_AT_name("ui32Base")
    4838                            .dwattr $C$DW$254, DW_AT_TI_symbol_name("ui32Base")
    4839                            .dwattr $C$DW$254, DW_AT_type(*$C$DW$T$27)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   89

    4840                            .dwattr $C$DW$254, DW_AT_location[DW_OP_breg13 0]
    4841                    
    4842                    $C$DW$255       .dwtag  DW_TAG_variable
    4843                            .dwattr $C$DW$255, DW_AT_name("ui32IntFlags")
    4844                            .dwattr $C$DW$255, DW_AT_TI_symbol_name("ui32IntFlags")
    4845                            .dwattr $C$DW$255, DW_AT_type(*$C$DW$T$27)
    4846                            .dwattr $C$DW$255, DW_AT_location[DW_OP_breg13 4]
    4847                    
    4848                    ;----------------------------------------------------------------------
    4849                    ; 1669 | //                                                                     
    4850                    ; 1670 | // Note: The interrupt bits are "W1C" so we DO NOT use a logical OR    
    4851                    ; 1671 | // here to clear the requested bits. Doing so would clear all outstandi
    4852                    ;     | ng                                                                     
    4853                    ; 1672 | // interrupts rather than just those which the caller has specified.   
    4854                    ; 1673 | //                                                                     
    4855                    ;----------------------------------------------------------------------
    4856 0000071c 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1668|  ; [ORIG 16-BIT INS]
    4857 0000071e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1668|  ; [ORIG 16-BIT INS]
    4858                            .dwpsn  file "../driverlib/adc.c",line 1674,column 5,is_stmt,isa 1
    4859                    ;----------------------------------------------------------------------
    4860                    ; 1674 | HWREG(ui32Base + ADC_O_ISC) = ui32IntFlags;                            
    4861                    ;----------------------------------------------------------------------
    4862 00000720 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1674|  ; [ORIG 16-BIT INS]
    4863 00000722 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1674|  ; [ORIG 16-BIT INS]
    4864 00000724 60C8              STR       A1, [A2, #12]         ; [DPU_V7M3_PIPE] |1674|  ; [ORIG 16-BIT INS]
    4865                            .dwpsn  file "../driverlib/adc.c",line 1675,column 1,is_stmt,isa 1
    4866 00000726 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4867                            .dwcfi  cfa_offset, 0
    4868                    $C$DW$256       .dwtag  DW_TAG_TI_branch
    4869                            .dwattr $C$DW$256, DW_AT_low_pc(0x00)
    4870                            .dwattr $C$DW$256, DW_AT_TI_return
    4871                    
    4872 00000728 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4873                            ; BRANCH OCCURS                  ; [] 
    4874                            .dwattr $C$DW$251, DW_AT_TI_end_file("../driverlib/adc.c")
    4875                            .dwattr $C$DW$251, DW_AT_TI_end_line(0x68b)
    4876                            .dwattr $C$DW$251, DW_AT_TI_end_column(0x01)
    4877                            .dwendentry
    4878                            .dwendtag $C$DW$251
    4879                    
    4880 0000072a                   .sect   ".text"
    4881                            .clink
    4882                            .thumbfunc ADCReferenceSet
    4883 0000072a                   .thumb
    4884                            .global ADCReferenceSet
    4885                    
    4886                    $C$DW$257       .dwtag  DW_TAG_subprogram
    4887                            .dwattr $C$DW$257, DW_AT_name("ADCReferenceSet")
    4888                            .dwattr $C$DW$257, DW_AT_low_pc(ADCReferenceSet)
    4889                            .dwattr $C$DW$257, DW_AT_high_pc(0x00)
    4890                            .dwattr $C$DW$257, DW_AT_TI_symbol_name("ADCReferenceSet")
    4891                            .dwattr $C$DW$257, DW_AT_external
    4892                            .dwattr $C$DW$257, DW_AT_TI_begin_file("../driverlib/adc.c")
    4893                            .dwattr $C$DW$257, DW_AT_TI_begin_line(0x6a2)
    4894                            .dwattr $C$DW$257, DW_AT_TI_begin_column(0x01)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   90

    4895                            .dwattr $C$DW$257, DW_AT_decl_file("../driverlib/adc.c")
    4896                            .dwattr $C$DW$257, DW_AT_decl_line(0x6a2)
    4897                            .dwattr $C$DW$257, DW_AT_decl_column(0x01)
    4898                            .dwattr $C$DW$257, DW_AT_TI_max_frame_size(0x08)
    4899                            .dwpsn  file "../driverlib/adc.c",line 1699,column 1,is_stmt,address ADCReferenceSet,isa 1
    4900                    
    4901                            .dwfde $C$DW$CIE, ADCReferenceSet
    4902                    $C$DW$258       .dwtag  DW_TAG_formal_parameter
    4903                            .dwattr $C$DW$258, DW_AT_name("ui32Base")
    4904                            .dwattr $C$DW$258, DW_AT_TI_symbol_name("ui32Base")
    4905                            .dwattr $C$DW$258, DW_AT_type(*$C$DW$T$27)
    4906                            .dwattr $C$DW$258, DW_AT_location[DW_OP_reg0]
    4907                    
    4908                    $C$DW$259       .dwtag  DW_TAG_formal_parameter
    4909                            .dwattr $C$DW$259, DW_AT_name("ui32Ref")
    4910                            .dwattr $C$DW$259, DW_AT_TI_symbol_name("ui32Ref")
    4911                            .dwattr $C$DW$259, DW_AT_type(*$C$DW$T$27)
    4912                            .dwattr $C$DW$259, DW_AT_location[DW_OP_reg1]
    4913                    
    4914                    ;----------------------------------------------------------------------
    4915                    ; 1698 | ADCReferenceSet(uint32_t ui32Base, uint32_t ui32Ref)                   
    4916                    ;----------------------------------------------------------------------
    4917                    
    4918                    ;*****************************************************************************
    4919                    ;* FUNCTION NAME: ADCReferenceSet                                            *
    4920                    ;*                                                                           *
    4921                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    4922                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    4923                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    4924                    ;*****************************************************************************
    4925 0000072a           ADCReferenceSet:
    4926                    ;* --------------------------------------------------------------------------*
    4927                            .dwcfi  cfa_offset, 0
    4928 0000072a 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    4929                            .dwcfi  cfa_offset, 8
    4930                    $C$DW$260       .dwtag  DW_TAG_variable
    4931                            .dwattr $C$DW$260, DW_AT_name("ui32Base")
    4932                            .dwattr $C$DW$260, DW_AT_TI_symbol_name("ui32Base")
    4933                            .dwattr $C$DW$260, DW_AT_type(*$C$DW$T$27)
    4934                            .dwattr $C$DW$260, DW_AT_location[DW_OP_breg13 0]
    4935                    
    4936                    $C$DW$261       .dwtag  DW_TAG_variable
    4937                            .dwattr $C$DW$261, DW_AT_name("ui32Ref")
    4938                            .dwattr $C$DW$261, DW_AT_TI_symbol_name("ui32Ref")
    4939                            .dwattr $C$DW$261, DW_AT_type(*$C$DW$T$27)
    4940                            .dwattr $C$DW$261, DW_AT_location[DW_OP_breg13 4]
    4941                    
    4942                    ;----------------------------------------------------------------------
    4943                    ; 1700 | //                                                                     
    4944                    ; 1701 | // Check the arguments.                                                
    4945                    ; 1702 | //                                                                     
    4946                    ; 1703 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    4947                    ; 1704 | ASSERT((ui32Ref == ADC_REF_INT) || (ui32Ref == ADC_REF_EXT_3V));       
    4948                    ; 1706 | //                                                                     
    4949                    ; 1707 | // Set the reference.                                                  
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   91

    4950                    ; 1708 | //                                                                     
    4951                    ;----------------------------------------------------------------------
    4952 0000072e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
    4953 00000730 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1699|  ; [ORIG 16-BIT INS]
    4954                            .dwpsn  file "../driverlib/adc.c",line 1709,column 5,is_stmt,isa 1
    4955                    ;----------------------------------------------------------------------
    4956                    ; 1709 | HWREG(ui32Base + ADC_O_CTL) =                                          
    4957                    ; 1710 |     (HWREG(ui32Base + ADC_O_CTL) & ~ADC_CTL_VREF_M) | ui32Ref;         
    4958                    ;----------------------------------------------------------------------
    4959 00000732 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
    4960 00000734 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
    4961 00000736 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
    4962 00000738 6B80              LDR       A1, [A1, #56]         ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
    4963 0000073a 0003F020          BIC       A1, A1, #3            ; [DPU_V7M3_PIPE] |1709|  ; [KEEP 32-BIT INS]
    4964 0000073e 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
    4965 00000740 6391              STR       A2, [A3, #56]         ; [DPU_V7M3_PIPE] |1709|  ; [ORIG 16-BIT INS]
    4966                            .dwpsn  file "../driverlib/adc.c",line 1711,column 1,is_stmt,isa 1
    4967 00000742 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4968                            .dwcfi  cfa_offset, 0
    4969                    $C$DW$262       .dwtag  DW_TAG_TI_branch
    4970                            .dwattr $C$DW$262, DW_AT_low_pc(0x00)
    4971                            .dwattr $C$DW$262, DW_AT_TI_return
    4972                    
    4973 00000744 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4974                            ; BRANCH OCCURS                  ; [] 
    4975                            .dwattr $C$DW$257, DW_AT_TI_end_file("../driverlib/adc.c")
    4976                            .dwattr $C$DW$257, DW_AT_TI_end_line(0x6af)
    4977                            .dwattr $C$DW$257, DW_AT_TI_end_column(0x01)
    4978                            .dwendentry
    4979                            .dwendtag $C$DW$257
    4980                    
    4981 00000746                   .sect   ".text"
    4982                            .clink
    4983                            .thumbfunc ADCReferenceGet
    4984 00000746                   .thumb
    4985                            .global ADCReferenceGet
    4986                    
    4987                    $C$DW$263       .dwtag  DW_TAG_subprogram
    4988                            .dwattr $C$DW$263, DW_AT_name("ADCReferenceGet")
    4989                            .dwattr $C$DW$263, DW_AT_low_pc(ADCReferenceGet)
    4990                            .dwattr $C$DW$263, DW_AT_high_pc(0x00)
    4991                            .dwattr $C$DW$263, DW_AT_TI_symbol_name("ADCReferenceGet")
    4992                            .dwattr $C$DW$263, DW_AT_external
    4993                            .dwattr $C$DW$263, DW_AT_type(*$C$DW$T$27)
    4994                            .dwattr $C$DW$263, DW_AT_TI_begin_file("../driverlib/adc.c")
    4995                            .dwattr $C$DW$263, DW_AT_TI_begin_line(0x6c2)
    4996                            .dwattr $C$DW$263, DW_AT_TI_begin_column(0x01)
    4997                            .dwattr $C$DW$263, DW_AT_decl_file("../driverlib/adc.c")
    4998                            .dwattr $C$DW$263, DW_AT_decl_line(0x6c2)
    4999                            .dwattr $C$DW$263, DW_AT_decl_column(0x01)
    5000                            .dwattr $C$DW$263, DW_AT_TI_max_frame_size(0x08)
    5001                            .dwpsn  file "../driverlib/adc.c",line 1731,column 1,is_stmt,address ADCReferenceGet,isa 1
    5002                    
    5003                            .dwfde $C$DW$CIE, ADCReferenceGet
    5004                    $C$DW$264       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   92

    5005                            .dwattr $C$DW$264, DW_AT_name("ui32Base")
    5006                            .dwattr $C$DW$264, DW_AT_TI_symbol_name("ui32Base")
    5007                            .dwattr $C$DW$264, DW_AT_type(*$C$DW$T$27)
    5008                            .dwattr $C$DW$264, DW_AT_location[DW_OP_reg0]
    5009                    
    5010                    ;----------------------------------------------------------------------
    5011                    ; 1730 | ADCReferenceGet(uint32_t ui32Base)                                     
    5012                    ;----------------------------------------------------------------------
    5013                    
    5014                    ;*****************************************************************************
    5015                    ;* FUNCTION NAME: ADCReferenceGet                                            *
    5016                    ;*                                                                           *
    5017                    ;*   Regs Modified     : A1,SP                                               *
    5018                    ;*   Regs Used         : A1,SP,LR                                            *
    5019                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    5020                    ;*****************************************************************************
    5021 00000746           ADCReferenceGet:
    5022                    ;* --------------------------------------------------------------------------*
    5023                            .dwcfi  cfa_offset, 0
    5024 00000746 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5025                            .dwcfi  cfa_offset, 8
    5026                    $C$DW$265       .dwtag  DW_TAG_variable
    5027                            .dwattr $C$DW$265, DW_AT_name("ui32Base")
    5028                            .dwattr $C$DW$265, DW_AT_TI_symbol_name("ui32Base")
    5029                            .dwattr $C$DW$265, DW_AT_type(*$C$DW$T$27)
    5030                            .dwattr $C$DW$265, DW_AT_location[DW_OP_breg13 0]
    5031                    
    5032                    ;----------------------------------------------------------------------
    5033                    ; 1732 | //                                                                     
    5034                    ; 1733 | // Check the arguments.                                                
    5035                    ; 1734 | //                                                                     
    5036                    ; 1735 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    5037                    ; 1737 | //                                                                     
    5038                    ; 1738 | // Return the value of the reference.                                  
    5039                    ; 1739 | //                                                                     
    5040                    ;----------------------------------------------------------------------
    5041 0000074a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1731|  ; [ORIG 16-BIT INS]
    5042                            .dwpsn  file "../driverlib/adc.c",line 1740,column 5,is_stmt,isa 1
    5043                    ;----------------------------------------------------------------------
    5044                    ; 1740 | return(HWREG(ui32Base + ADC_O_CTL) & ADC_CTL_VREF_M);                  
    5045                    ;----------------------------------------------------------------------
    5046 0000074c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1740|  ; [ORIG 16-BIT INS]
    5047 0000074e 6B80              LDR       A1, [A1, #56]         ; [DPU_V7M3_PIPE] |1740|  ; [ORIG 16-BIT INS]
    5048 00000750 0003F000          AND       A1, A1, #3            ; [DPU_V7M3_PIPE] |1740|  ; [KEEP 32-BIT INS]
    5049                            .dwpsn  file "../driverlib/adc.c",line 1741,column 1,is_stmt,isa 1
    5050 00000754 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5051                            .dwcfi  cfa_offset, 0
    5052                    $C$DW$266       .dwtag  DW_TAG_TI_branch
    5053                            .dwattr $C$DW$266, DW_AT_low_pc(0x00)
    5054                            .dwattr $C$DW$266, DW_AT_TI_return
    5055                    
    5056 00000756 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5057                            ; BRANCH OCCURS                  ; [] 
    5058                            .dwattr $C$DW$263, DW_AT_TI_end_file("../driverlib/adc.c")
    5059                            .dwattr $C$DW$263, DW_AT_TI_end_line(0x6cd)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   93

    5060                            .dwattr $C$DW$263, DW_AT_TI_end_column(0x01)
    5061                            .dwendentry
    5062                            .dwendtag $C$DW$263
    5063                    
    5064 00000758                   .sect   ".text"
    5065                            .clink
    5066                            .thumbfunc ADCPhaseDelaySet
    5067 00000758                   .thumb
    5068                            .global ADCPhaseDelaySet
    5069                    
    5070                    $C$DW$267       .dwtag  DW_TAG_subprogram
    5071                            .dwattr $C$DW$267, DW_AT_name("ADCPhaseDelaySet")
    5072                            .dwattr $C$DW$267, DW_AT_low_pc(ADCPhaseDelaySet)
    5073                            .dwattr $C$DW$267, DW_AT_high_pc(0x00)
    5074                            .dwattr $C$DW$267, DW_AT_TI_symbol_name("ADCPhaseDelaySet")
    5075                            .dwattr $C$DW$267, DW_AT_external
    5076                            .dwattr $C$DW$267, DW_AT_TI_begin_file("../driverlib/adc.c")
    5077                            .dwattr $C$DW$267, DW_AT_TI_begin_line(0x6ea)
    5078                            .dwattr $C$DW$267, DW_AT_TI_begin_column(0x01)
    5079                            .dwattr $C$DW$267, DW_AT_decl_file("../driverlib/adc.c")
    5080                            .dwattr $C$DW$267, DW_AT_decl_line(0x6ea)
    5081                            .dwattr $C$DW$267, DW_AT_decl_column(0x01)
    5082                            .dwattr $C$DW$267, DW_AT_TI_max_frame_size(0x08)
    5083                            .dwpsn  file "../driverlib/adc.c",line 1771,column 1,is_stmt,address ADCPhaseDelaySet,isa 1
    5084                    
    5085                            .dwfde $C$DW$CIE, ADCPhaseDelaySet
    5086                    $C$DW$268       .dwtag  DW_TAG_formal_parameter
    5087                            .dwattr $C$DW$268, DW_AT_name("ui32Base")
    5088                            .dwattr $C$DW$268, DW_AT_TI_symbol_name("ui32Base")
    5089                            .dwattr $C$DW$268, DW_AT_type(*$C$DW$T$27)
    5090                            .dwattr $C$DW$268, DW_AT_location[DW_OP_reg0]
    5091                    
    5092                    $C$DW$269       .dwtag  DW_TAG_formal_parameter
    5093                            .dwattr $C$DW$269, DW_AT_name("ui32Phase")
    5094                            .dwattr $C$DW$269, DW_AT_TI_symbol_name("ui32Phase")
    5095                            .dwattr $C$DW$269, DW_AT_type(*$C$DW$T$27)
    5096                            .dwattr $C$DW$269, DW_AT_location[DW_OP_reg1]
    5097                    
    5098                    ;----------------------------------------------------------------------
    5099                    ; 1770 | ADCPhaseDelaySet(uint32_t ui32Base, uint32_t ui32Phase)                
    5100                    ;----------------------------------------------------------------------
    5101                    
    5102                    ;*****************************************************************************
    5103                    ;* FUNCTION NAME: ADCPhaseDelaySet                                           *
    5104                    ;*                                                                           *
    5105                    ;*   Regs Modified     : A1,A2,SP                                            *
    5106                    ;*   Regs Used         : A1,A2,SP,LR                                         *
    5107                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    5108                    ;*****************************************************************************
    5109 00000758           ADCPhaseDelaySet:
    5110                    ;* --------------------------------------------------------------------------*
    5111                            .dwcfi  cfa_offset, 0
    5112 00000758 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5113                            .dwcfi  cfa_offset, 8
    5114                    $C$DW$270       .dwtag  DW_TAG_variable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   94

    5115                            .dwattr $C$DW$270, DW_AT_name("ui32Base")
    5116                            .dwattr $C$DW$270, DW_AT_TI_symbol_name("ui32Base")
    5117                            .dwattr $C$DW$270, DW_AT_type(*$C$DW$T$27)
    5118                            .dwattr $C$DW$270, DW_AT_location[DW_OP_breg13 0]
    5119                    
    5120                    $C$DW$271       .dwtag  DW_TAG_variable
    5121                            .dwattr $C$DW$271, DW_AT_name("ui32Phase")
    5122                            .dwattr $C$DW$271, DW_AT_TI_symbol_name("ui32Phase")
    5123                            .dwattr $C$DW$271, DW_AT_type(*$C$DW$T$27)
    5124                            .dwattr $C$DW$271, DW_AT_location[DW_OP_breg13 4]
    5125                    
    5126                    ;----------------------------------------------------------------------
    5127                    ; 1772 | //                                                                     
    5128                    ; 1773 | // Check the arguments.                                                
    5129                    ; 1774 | //                                                                     
    5130                    ; 1775 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    5131                    ; 1776 | ASSERT((ui32Phase == ADC_PHASE_0) || (ui32Phase == ADC_PHASE_22_5) ||  
    5132                    ; 1777 |        (ui32Phase == ADC_PHASE_45) || (ui32Phase == ADC_PHASE_67_5) || 
    5133                    ; 1778 |        (ui32Phase == ADC_PHASE_90) || (ui32Phase == ADC_PHASE_112_5) ||
    5134                    ; 1779 |        (ui32Phase == ADC_PHASE_135) || (ui32Phase == ADC_PHASE_157_5) |
    5135                    ;     | |                                                                      
    5136                    ; 1780 |        (ui32Phase == ADC_PHASE_180) || (ui32Phase == ADC_PHASE_202_5) |
    5137                    ;     | |                                                                      
    5138                    ; 1781 |        (ui32Phase == ADC_PHASE_225) || (ui32Phase == ADC_PHASE_247_5) |
    5139                    ;     | |                                                                      
    5140                    ; 1782 |        (ui32Phase == ADC_PHASE_270) || (ui32Phase == ADC_PHASE_292_5) |
    5141                    ;     | |                                                                      
    5142                    ; 1783 |        (ui32Phase == ADC_PHASE_315) || (ui32Phase == ADC_PHASE_337_5));
    5143                    ; 1785 | //                                                                     
    5144                    ; 1786 | // Set the phase delay.                                                
    5145                    ; 1787 | //                                                                     
    5146                    ;----------------------------------------------------------------------
    5147 0000075c 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1771|  ; [ORIG 16-BIT INS]
    5148 0000075e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1771|  ; [ORIG 16-BIT INS]
    5149                            .dwpsn  file "../driverlib/adc.c",line 1788,column 5,is_stmt,isa 1
    5150                    ;----------------------------------------------------------------------
    5151                    ; 1788 | HWREG(ui32Base + ADC_O_SPC) = ui32Phase;                               
    5152                    ;----------------------------------------------------------------------
    5153 00000760 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1788|  ; [ORIG 16-BIT INS]
    5154 00000762 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1788|  ; [ORIG 16-BIT INS]
    5155 00000764 6248              STR       A1, [A2, #36]         ; [DPU_V7M3_PIPE] |1788|  ; [ORIG 16-BIT INS]
    5156                            .dwpsn  file "../driverlib/adc.c",line 1789,column 1,is_stmt,isa 1
    5157 00000766 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5158                            .dwcfi  cfa_offset, 0
    5159                    $C$DW$272       .dwtag  DW_TAG_TI_branch
    5160                            .dwattr $C$DW$272, DW_AT_low_pc(0x00)
    5161                            .dwattr $C$DW$272, DW_AT_TI_return
    5162                    
    5163 00000768 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5164                            ; BRANCH OCCURS                  ; [] 
    5165                            .dwattr $C$DW$267, DW_AT_TI_end_file("../driverlib/adc.c")
    5166                            .dwattr $C$DW$267, DW_AT_TI_end_line(0x6fd)
    5167                            .dwattr $C$DW$267, DW_AT_TI_end_column(0x01)
    5168                            .dwendentry
    5169                            .dwendtag $C$DW$267
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   95

    5170                    
    5171 0000076a                   .sect   ".text"
    5172                            .clink
    5173                            .thumbfunc ADCPhaseDelayGet
    5174 0000076a                   .thumb
    5175                            .global ADCPhaseDelayGet
    5176                    
    5177                    $C$DW$273       .dwtag  DW_TAG_subprogram
    5178                            .dwattr $C$DW$273, DW_AT_name("ADCPhaseDelayGet")
    5179                            .dwattr $C$DW$273, DW_AT_low_pc(ADCPhaseDelayGet)
    5180                            .dwattr $C$DW$273, DW_AT_high_pc(0x00)
    5181                            .dwattr $C$DW$273, DW_AT_TI_symbol_name("ADCPhaseDelayGet")
    5182                            .dwattr $C$DW$273, DW_AT_external
    5183                            .dwattr $C$DW$273, DW_AT_type(*$C$DW$T$27)
    5184                            .dwattr $C$DW$273, DW_AT_TI_begin_file("../driverlib/adc.c")
    5185                            .dwattr $C$DW$273, DW_AT_TI_begin_line(0x710)
    5186                            .dwattr $C$DW$273, DW_AT_TI_begin_column(0x01)
    5187                            .dwattr $C$DW$273, DW_AT_decl_file("../driverlib/adc.c")
    5188                            .dwattr $C$DW$273, DW_AT_decl_line(0x710)
    5189                            .dwattr $C$DW$273, DW_AT_decl_column(0x01)
    5190                            .dwattr $C$DW$273, DW_AT_TI_max_frame_size(0x08)
    5191                            .dwpsn  file "../driverlib/adc.c",line 1809,column 1,is_stmt,address ADCPhaseDelayGet,isa 1
    5192                    
    5193                            .dwfde $C$DW$CIE, ADCPhaseDelayGet
    5194                    $C$DW$274       .dwtag  DW_TAG_formal_parameter
    5195                            .dwattr $C$DW$274, DW_AT_name("ui32Base")
    5196                            .dwattr $C$DW$274, DW_AT_TI_symbol_name("ui32Base")
    5197                            .dwattr $C$DW$274, DW_AT_type(*$C$DW$T$27)
    5198                            .dwattr $C$DW$274, DW_AT_location[DW_OP_reg0]
    5199                    
    5200                    ;----------------------------------------------------------------------
    5201                    ; 1808 | ADCPhaseDelayGet(uint32_t ui32Base)                                    
    5202                    ;----------------------------------------------------------------------
    5203                    
    5204                    ;*****************************************************************************
    5205                    ;* FUNCTION NAME: ADCPhaseDelayGet                                           *
    5206                    ;*                                                                           *
    5207                    ;*   Regs Modified     : A1,SP                                               *
    5208                    ;*   Regs Used         : A1,SP,LR                                            *
    5209                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    5210                    ;*****************************************************************************
    5211 0000076a           ADCPhaseDelayGet:
    5212                    ;* --------------------------------------------------------------------------*
    5213                            .dwcfi  cfa_offset, 0
    5214 0000076a 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5215                            .dwcfi  cfa_offset, 8
    5216                    $C$DW$275       .dwtag  DW_TAG_variable
    5217                            .dwattr $C$DW$275, DW_AT_name("ui32Base")
    5218                            .dwattr $C$DW$275, DW_AT_TI_symbol_name("ui32Base")
    5219                            .dwattr $C$DW$275, DW_AT_type(*$C$DW$T$27)
    5220                            .dwattr $C$DW$275, DW_AT_location[DW_OP_breg13 0]
    5221                    
    5222                    ;----------------------------------------------------------------------
    5223                    ; 1810 | //                                                                     
    5224                    ; 1811 | // Check the arguments.                                                
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   96

    5225                    ; 1812 | //                                                                     
    5226                    ; 1813 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    5227                    ; 1815 | //                                                                     
    5228                    ; 1816 | // Return the phase delay.                                             
    5229                    ; 1817 | //                                                                     
    5230                    ;----------------------------------------------------------------------
    5231 0000076e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1809|  ; [ORIG 16-BIT INS]
    5232                            .dwpsn  file "../driverlib/adc.c",line 1818,column 5,is_stmt,isa 1
    5233                    ;----------------------------------------------------------------------
    5234                    ; 1818 | return(HWREG(ui32Base + ADC_O_SPC));                                   
    5235                    ;----------------------------------------------------------------------
    5236 00000770 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1818|  ; [ORIG 16-BIT INS]
    5237 00000772 6A40              LDR       A1, [A1, #36]         ; [DPU_V7M3_PIPE] |1818|  ; [ORIG 16-BIT INS]
    5238                            .dwpsn  file "../driverlib/adc.c",line 1819,column 1,is_stmt,isa 1
    5239 00000774 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5240                            .dwcfi  cfa_offset, 0
    5241                    $C$DW$276       .dwtag  DW_TAG_TI_branch
    5242                            .dwattr $C$DW$276, DW_AT_low_pc(0x00)
    5243                            .dwattr $C$DW$276, DW_AT_TI_return
    5244                    
    5245 00000776 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5246                            ; BRANCH OCCURS                  ; [] 
    5247                            .dwattr $C$DW$273, DW_AT_TI_end_file("../driverlib/adc.c")
    5248                            .dwattr $C$DW$273, DW_AT_TI_end_line(0x71b)
    5249                            .dwattr $C$DW$273, DW_AT_TI_end_column(0x01)
    5250                            .dwendentry
    5251                            .dwendtag $C$DW$273
    5252                    
    5253 00000778                   .sect   ".text"
    5254                            .clink
    5255                            .thumbfunc ADCSequenceDMAEnable
    5256 00000778                   .thumb
    5257                            .global ADCSequenceDMAEnable
    5258                    
    5259                    $C$DW$277       .dwtag  DW_TAG_subprogram
    5260                            .dwattr $C$DW$277, DW_AT_name("ADCSequenceDMAEnable")
    5261                            .dwattr $C$DW$277, DW_AT_low_pc(ADCSequenceDMAEnable)
    5262                            .dwattr $C$DW$277, DW_AT_high_pc(0x00)
    5263                            .dwattr $C$DW$277, DW_AT_TI_symbol_name("ADCSequenceDMAEnable")
    5264                            .dwattr $C$DW$277, DW_AT_external
    5265                            .dwattr $C$DW$277, DW_AT_TI_begin_file("../driverlib/adc.c")
    5266                            .dwattr $C$DW$277, DW_AT_TI_begin_line(0x72b)
    5267                            .dwattr $C$DW$277, DW_AT_TI_begin_column(0x01)
    5268                            .dwattr $C$DW$277, DW_AT_decl_file("../driverlib/adc.c")
    5269                            .dwattr $C$DW$277, DW_AT_decl_line(0x72b)
    5270                            .dwattr $C$DW$277, DW_AT_decl_column(0x01)
    5271                            .dwattr $C$DW$277, DW_AT_TI_max_frame_size(0x08)
    5272                            .dwpsn  file "../driverlib/adc.c",line 1836,column 1,is_stmt,address ADCSequenceDMAEnable,isa 
    5273                    
    5274                            .dwfde $C$DW$CIE, ADCSequenceDMAEnable
    5275                    $C$DW$278       .dwtag  DW_TAG_formal_parameter
    5276                            .dwattr $C$DW$278, DW_AT_name("ui32Base")
    5277                            .dwattr $C$DW$278, DW_AT_TI_symbol_name("ui32Base")
    5278                            .dwattr $C$DW$278, DW_AT_type(*$C$DW$T$27)
    5279                            .dwattr $C$DW$278, DW_AT_location[DW_OP_reg0]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   97

    5280                    
    5281                    $C$DW$279       .dwtag  DW_TAG_formal_parameter
    5282                            .dwattr $C$DW$279, DW_AT_name("ui32SequenceNum")
    5283                            .dwattr $C$DW$279, DW_AT_TI_symbol_name("ui32SequenceNum")
    5284                            .dwattr $C$DW$279, DW_AT_type(*$C$DW$T$27)
    5285                            .dwattr $C$DW$279, DW_AT_location[DW_OP_reg1]
    5286                    
    5287                    ;----------------------------------------------------------------------
    5288                    ; 1835 | ADCSequenceDMAEnable(uint32_t ui32Base, uint32_t ui32SequenceNum)      
    5289                    ;----------------------------------------------------------------------
    5290                    
    5291                    ;*****************************************************************************
    5292                    ;* FUNCTION NAME: ADCSequenceDMAEnable                                       *
    5293                    ;*                                                                           *
    5294                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    5295                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    5296                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    5297                    ;*****************************************************************************
    5298 00000778           ADCSequenceDMAEnable:
    5299                    ;* --------------------------------------------------------------------------*
    5300                            .dwcfi  cfa_offset, 0
    5301 00000778 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5302                            .dwcfi  cfa_offset, 8
    5303                    $C$DW$280       .dwtag  DW_TAG_variable
    5304                            .dwattr $C$DW$280, DW_AT_name("ui32Base")
    5305                            .dwattr $C$DW$280, DW_AT_TI_symbol_name("ui32Base")
    5306                            .dwattr $C$DW$280, DW_AT_type(*$C$DW$T$27)
    5307                            .dwattr $C$DW$280, DW_AT_location[DW_OP_breg13 0]
    5308                    
    5309                    $C$DW$281       .dwtag  DW_TAG_variable
    5310                            .dwattr $C$DW$281, DW_AT_name("ui32SequenceNum")
    5311                            .dwattr $C$DW$281, DW_AT_TI_symbol_name("ui32SequenceNum")
    5312                            .dwattr $C$DW$281, DW_AT_type(*$C$DW$T$27)
    5313                            .dwattr $C$DW$281, DW_AT_location[DW_OP_breg13 4]
    5314                    
    5315                    ;----------------------------------------------------------------------
    5316                    ; 1837 | //                                                                     
    5317                    ; 1838 | // Check the arguments.                                                
    5318                    ; 1839 | //                                                                     
    5319                    ; 1840 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    5320                    ; 1841 | ASSERT(ui32SequenceNum < 4);                                           
    5321                    ; 1843 | //                                                                     
    5322                    ; 1844 | // Enable the DMA on the specified sequencer.                          
    5323                    ; 1845 | //                                                                     
    5324                    ;----------------------------------------------------------------------
    5325 0000077c 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1836|  ; [ORIG 16-BIT INS]
    5326 0000077e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1836|  ; [ORIG 16-BIT INS]
    5327                            .dwpsn  file "../driverlib/adc.c",line 1846,column 5,is_stmt,isa 1
    5328                    ;----------------------------------------------------------------------
    5329                    ; 1846 | HWREG(ui32Base + ADC_O_ACTSS) |= 0x100 << ui32SequenceNum;             
    5330                    ;----------------------------------------------------------------------
    5331 00000780 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1846|  ; [ORIG 16-BIT INS]
    5332 00000782 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |1846|  ; [ORIG 16-BIT INS]
    5333 00000784 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |1846|  ; [ORIG 16-BIT INS]
    5334 00000786 7080F44F          MOV       A1, #256              ; [DPU_V7M3_PIPE] |1846|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   98

    5335 0000078a 4098              LSLS      A1, A1, A4            ; [DPU_V7M3_PIPE] |1846|  ; [ORIG 16-BIT INS]
    5336 0000078c 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |1846|  ; [ORIG 16-BIT INS]
    5337 0000078e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1846|  ; [ORIG 16-BIT INS]
    5338                            .dwpsn  file "../driverlib/adc.c",line 1847,column 1,is_stmt,isa 1
    5339 00000790 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5340                            .dwcfi  cfa_offset, 0
    5341                    $C$DW$282       .dwtag  DW_TAG_TI_branch
    5342                            .dwattr $C$DW$282, DW_AT_low_pc(0x00)
    5343                            .dwattr $C$DW$282, DW_AT_TI_return
    5344                    
    5345 00000792 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5346                            ; BRANCH OCCURS                  ; [] 
    5347                            .dwattr $C$DW$277, DW_AT_TI_end_file("../driverlib/adc.c")
    5348                            .dwattr $C$DW$277, DW_AT_TI_end_line(0x737)
    5349                            .dwattr $C$DW$277, DW_AT_TI_end_column(0x01)
    5350                            .dwendentry
    5351                            .dwendtag $C$DW$277
    5352                    
    5353 00000794                   .sect   ".text"
    5354                            .clink
    5355                            .thumbfunc ADCSequenceDMADisable
    5356 00000794                   .thumb
    5357                            .global ADCSequenceDMADisable
    5358                    
    5359                    $C$DW$283       .dwtag  DW_TAG_subprogram
    5360                            .dwattr $C$DW$283, DW_AT_name("ADCSequenceDMADisable")
    5361                            .dwattr $C$DW$283, DW_AT_low_pc(ADCSequenceDMADisable)
    5362                            .dwattr $C$DW$283, DW_AT_high_pc(0x00)
    5363                            .dwattr $C$DW$283, DW_AT_TI_symbol_name("ADCSequenceDMADisable")
    5364                            .dwattr $C$DW$283, DW_AT_external
    5365                            .dwattr $C$DW$283, DW_AT_TI_begin_file("../driverlib/adc.c")
    5366                            .dwattr $C$DW$283, DW_AT_TI_begin_line(0x746)
    5367                            .dwattr $C$DW$283, DW_AT_TI_begin_column(0x01)
    5368                            .dwattr $C$DW$283, DW_AT_decl_file("../driverlib/adc.c")
    5369                            .dwattr $C$DW$283, DW_AT_decl_line(0x746)
    5370                            .dwattr $C$DW$283, DW_AT_decl_column(0x01)
    5371                            .dwattr $C$DW$283, DW_AT_TI_max_frame_size(0x08)
    5372                            .dwpsn  file "../driverlib/adc.c",line 1863,column 1,is_stmt,address ADCSequenceDMADisable,isa
    5373                    
    5374                            .dwfde $C$DW$CIE, ADCSequenceDMADisable
    5375                    $C$DW$284       .dwtag  DW_TAG_formal_parameter
    5376                            .dwattr $C$DW$284, DW_AT_name("ui32Base")
    5377                            .dwattr $C$DW$284, DW_AT_TI_symbol_name("ui32Base")
    5378                            .dwattr $C$DW$284, DW_AT_type(*$C$DW$T$27)
    5379                            .dwattr $C$DW$284, DW_AT_location[DW_OP_reg0]
    5380                    
    5381                    $C$DW$285       .dwtag  DW_TAG_formal_parameter
    5382                            .dwattr $C$DW$285, DW_AT_name("ui32SequenceNum")
    5383                            .dwattr $C$DW$285, DW_AT_TI_symbol_name("ui32SequenceNum")
    5384                            .dwattr $C$DW$285, DW_AT_type(*$C$DW$T$27)
    5385                            .dwattr $C$DW$285, DW_AT_location[DW_OP_reg1]
    5386                    
    5387                    ;----------------------------------------------------------------------
    5388                    ; 1862 | ADCSequenceDMADisable(uint32_t ui32Base, uint32_t ui32SequenceNum)     
    5389                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE   99

    5390                    
    5391                    ;*****************************************************************************
    5392                    ;* FUNCTION NAME: ADCSequenceDMADisable                                      *
    5393                    ;*                                                                           *
    5394                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    5395                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    5396                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    5397                    ;*****************************************************************************
    5398 00000794           ADCSequenceDMADisable:
    5399                    ;* --------------------------------------------------------------------------*
    5400                            .dwcfi  cfa_offset, 0
    5401 00000794 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5402                            .dwcfi  cfa_offset, 8
    5403                    $C$DW$286       .dwtag  DW_TAG_variable
    5404                            .dwattr $C$DW$286, DW_AT_name("ui32Base")
    5405                            .dwattr $C$DW$286, DW_AT_TI_symbol_name("ui32Base")
    5406                            .dwattr $C$DW$286, DW_AT_type(*$C$DW$T$27)
    5407                            .dwattr $C$DW$286, DW_AT_location[DW_OP_breg13 0]
    5408                    
    5409                    $C$DW$287       .dwtag  DW_TAG_variable
    5410                            .dwattr $C$DW$287, DW_AT_name("ui32SequenceNum")
    5411                            .dwattr $C$DW$287, DW_AT_TI_symbol_name("ui32SequenceNum")
    5412                            .dwattr $C$DW$287, DW_AT_type(*$C$DW$T$27)
    5413                            .dwattr $C$DW$287, DW_AT_location[DW_OP_breg13 4]
    5414                    
    5415                    ;----------------------------------------------------------------------
    5416                    ; 1864 | //                                                                     
    5417                    ; 1865 | // Check the arguments.                                                
    5418                    ; 1866 | //                                                                     
    5419                    ; 1867 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    5420                    ; 1868 | ASSERT(ui32SequenceNum < 4);                                           
    5421                    ; 1870 | //                                                                     
    5422                    ; 1871 | // Disable the DMA on the specified sequencer.                         
    5423                    ; 1872 | //                                                                     
    5424                    ;----------------------------------------------------------------------
    5425 00000798 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1863|  ; [ORIG 16-BIT INS]
    5426 0000079a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1863|  ; [ORIG 16-BIT INS]
    5427                            .dwpsn  file "../driverlib/adc.c",line 1873,column 5,is_stmt,isa 1
    5428                    ;----------------------------------------------------------------------
    5429                    ; 1873 | HWREG(ui32Base + ADC_O_ACTSS) &= ~(0x100 << ui32SequenceNum);          
    5430                    ;----------------------------------------------------------------------
    5431 0000079c 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |1873|  ; [ORIG 16-BIT INS]
    5432 0000079e 9B01              LDR       A4, [SP, #4]          ; [DPU_V7M3_PIPE] |1873|  ; [ORIG 16-BIT INS]
    5433 000007a0 6811              LDR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |1873|  ; [ORIG 16-BIT INS]
    5434 000007a2 7080F44F          MOV       A1, #256              ; [DPU_V7M3_PIPE] |1873|  ; [KEEP 32-BIT INS]
    5435 000007a6 4098              LSLS      A1, A1, A4            ; [DPU_V7M3_PIPE] |1873|  ; [ORIG 16-BIT INS]
    5436 000007a8 4381              BICS      A2, A2, A1            ; [DPU_V7M3_PIPE] |1873|  ; [ORIG 16-BIT INS]
    5437 000007aa 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |1873|  ; [ORIG 16-BIT INS]
    5438                            .dwpsn  file "../driverlib/adc.c",line 1874,column 1,is_stmt,isa 1
    5439 000007ac B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5440                            .dwcfi  cfa_offset, 0
    5441                    $C$DW$288       .dwtag  DW_TAG_TI_branch
    5442                            .dwattr $C$DW$288, DW_AT_low_pc(0x00)
    5443                            .dwattr $C$DW$288, DW_AT_TI_return
    5444                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  100

    5445 000007ae 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5446                            ; BRANCH OCCURS                  ; [] 
    5447                            .dwattr $C$DW$283, DW_AT_TI_end_file("../driverlib/adc.c")
    5448                            .dwattr $C$DW$283, DW_AT_TI_end_line(0x752)
    5449                            .dwattr $C$DW$283, DW_AT_TI_end_column(0x01)
    5450                            .dwendentry
    5451                            .dwendtag $C$DW$283
    5452                    
    5453 000007b0                   .sect   ".text"
    5454                            .clink
    5455                            .thumbfunc ADCBusy
    5456 000007b0                   .thumb
    5457                            .global ADCBusy
    5458                    
    5459                    $C$DW$289       .dwtag  DW_TAG_subprogram
    5460                            .dwattr $C$DW$289, DW_AT_name("ADCBusy")
    5461                            .dwattr $C$DW$289, DW_AT_low_pc(ADCBusy)
    5462                            .dwattr $C$DW$289, DW_AT_high_pc(0x00)
    5463                            .dwattr $C$DW$289, DW_AT_TI_symbol_name("ADCBusy")
    5464                            .dwattr $C$DW$289, DW_AT_external
    5465                            .dwattr $C$DW$289, DW_AT_type(*$C$DW$T$38)
    5466                            .dwattr $C$DW$289, DW_AT_TI_begin_file("../driverlib/adc.c")
    5467                            .dwattr $C$DW$289, DW_AT_TI_begin_line(0x769)
    5468                            .dwattr $C$DW$289, DW_AT_TI_begin_column(0x01)
    5469                            .dwattr $C$DW$289, DW_AT_decl_file("../driverlib/adc.c")
    5470                            .dwattr $C$DW$289, DW_AT_decl_line(0x769)
    5471                            .dwattr $C$DW$289, DW_AT_decl_column(0x01)
    5472                            .dwattr $C$DW$289, DW_AT_TI_max_frame_size(0x08)
    5473                            .dwpsn  file "../driverlib/adc.c",line 1898,column 1,is_stmt,address ADCBusy,isa 1
    5474                    
    5475                            .dwfde $C$DW$CIE, ADCBusy
    5476                    $C$DW$290       .dwtag  DW_TAG_formal_parameter
    5477                            .dwattr $C$DW$290, DW_AT_name("ui32Base")
    5478                            .dwattr $C$DW$290, DW_AT_TI_symbol_name("ui32Base")
    5479                            .dwattr $C$DW$290, DW_AT_type(*$C$DW$T$27)
    5480                            .dwattr $C$DW$290, DW_AT_location[DW_OP_reg0]
    5481                    
    5482                    ;----------------------------------------------------------------------
    5483                    ; 1897 | ADCBusy(uint32_t ui32Base)                                             
    5484                    ;----------------------------------------------------------------------
    5485                    
    5486                    ;*****************************************************************************
    5487                    ;* FUNCTION NAME: ADCBusy                                                    *
    5488                    ;*                                                                           *
    5489                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    5490                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    5491                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    5492                    ;*****************************************************************************
    5493 000007b0           ADCBusy:
    5494                    ;* --------------------------------------------------------------------------*
    5495                            .dwcfi  cfa_offset, 0
    5496 000007b0 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5497                            .dwcfi  cfa_offset, 8
    5498                    $C$DW$291       .dwtag  DW_TAG_variable
    5499                            .dwattr $C$DW$291, DW_AT_name("ui32Base")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  101

    5500                            .dwattr $C$DW$291, DW_AT_TI_symbol_name("ui32Base")
    5501                            .dwattr $C$DW$291, DW_AT_type(*$C$DW$T$27)
    5502                            .dwattr $C$DW$291, DW_AT_location[DW_OP_breg13 0]
    5503                    
    5504                    ;----------------------------------------------------------------------
    5505                    ; 1899 | //                                                                     
    5506                    ; 1900 | // Check the argument.                                                 
    5507                    ; 1901 | //                                                                     
    5508                    ; 1902 | ASSERT((ui32Base == ADC0_BASE) || (ui32Base == ADC1_BASE));            
    5509                    ; 1904 | //                                                                     
    5510                    ; 1905 | // Determine if the ADC is busy.                                       
    5511                    ; 1906 | //                                                                     
    5512                    ;----------------------------------------------------------------------
    5513 000007b4 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1898|  ; [ORIG 16-BIT INS]
    5514                            .dwpsn  file "../driverlib/adc.c",line 1907,column 5,is_stmt,isa 1
    5515                    ;----------------------------------------------------------------------
    5516                    ; 1907 | return((HWREG(ui32Base + ADC_O_ACTSS) & ADC_ACTSS_BUSY) ? true : false)
    5517                    ;     | ;                                                                      
    5518                    ;----------------------------------------------------------------------
    5519 000007b6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5520 000007b8 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5521 000007ba 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5522 000007bc 0C49              LSRS      A2, A2, #17           ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5523 000007be D301              BCC       ||$C$L37||            ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5524                            ; BRANCHCC OCCURS {||$C$L37||}   ; [] |1907| 
    5525                    ;* --------------------------------------------------------------------------*
    5526 000007c0 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5527 000007c2 E000              B         ||$C$L38||            ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5528                            ; BRANCH OCCURS {||$C$L38||}     ; [] |1907| 
    5529                    ;* --------------------------------------------------------------------------*
    5530 000007c4           ||$C$L37||:    
    5531 000007c4 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5532                    ;* --------------------------------------------------------------------------*
    5533 000007c6           ||$C$L38||:    
    5534 000007c6 B101              CBZ       A2, ||$C$L39||        ; []  ; [ORIG 16-BIT INS]
    5535                            ; BRANCHCC OCCURS {||$C$L39||}   ; [] |1907| 
    5536                    ;* --------------------------------------------------------------------------*
    5537 000007c8 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |1907|  ; [ORIG 16-BIT INS]
    5538                    ;* --------------------------------------------------------------------------*
    5539 000007ca           ||$C$L39||:    
    5540                            .dwpsn  file "../driverlib/adc.c",line 1908,column 1,is_stmt,isa 1
    5541 000007ca B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5542                            .dwcfi  cfa_offset, 0
    5543                    $C$DW$292       .dwtag  DW_TAG_TI_branch
    5544                            .dwattr $C$DW$292, DW_AT_low_pc(0x00)
    5545                            .dwattr $C$DW$292, DW_AT_TI_return
    5546                    
    5547 000007cc 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5548                            ; BRANCH OCCURS                  ; [] 
    5549                            .dwattr $C$DW$289, DW_AT_TI_end_file("../driverlib/adc.c")
    5550                            .dwattr $C$DW$289, DW_AT_TI_end_line(0x774)
    5551                            .dwattr $C$DW$289, DW_AT_TI_end_column(0x01)
    5552                            .dwendentry
    5553                            .dwendtag $C$DW$289
    5554                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  102

    5555 000007ce                   .sect   ".text"
    5556                            .clink
    5557                            .thumbfunc ADCClockConfigSet
    5558 000007ce                   .thumb
    5559                            .global ADCClockConfigSet
    5560                    
    5561                    $C$DW$293       .dwtag  DW_TAG_subprogram
    5562                            .dwattr $C$DW$293, DW_AT_name("ADCClockConfigSet")
    5563                            .dwattr $C$DW$293, DW_AT_low_pc(ADCClockConfigSet)
    5564                            .dwattr $C$DW$293, DW_AT_high_pc(0x00)
    5565                            .dwattr $C$DW$293, DW_AT_TI_symbol_name("ADCClockConfigSet")
    5566                            .dwattr $C$DW$293, DW_AT_external
    5567                            .dwattr $C$DW$293, DW_AT_TI_begin_file("../driverlib/adc.c")
    5568                            .dwattr $C$DW$293, DW_AT_TI_begin_line(0x7bb)
    5569                            .dwattr $C$DW$293, DW_AT_TI_begin_column(0x01)
    5570                            .dwattr $C$DW$293, DW_AT_decl_file("../driverlib/adc.c")
    5571                            .dwattr $C$DW$293, DW_AT_decl_line(0x7bb)
    5572                            .dwattr $C$DW$293, DW_AT_decl_column(0x01)
    5573                            .dwattr $C$DW$293, DW_AT_TI_max_frame_size(0x10)
    5574                            .dwpsn  file "../driverlib/adc.c",line 1981,column 1,is_stmt,address ADCClockConfigSet,isa 1
    5575                    
    5576                            .dwfde $C$DW$CIE, ADCClockConfigSet
    5577                    $C$DW$294       .dwtag  DW_TAG_formal_parameter
    5578                            .dwattr $C$DW$294, DW_AT_name("ui32Base")
    5579                            .dwattr $C$DW$294, DW_AT_TI_symbol_name("ui32Base")
    5580                            .dwattr $C$DW$294, DW_AT_type(*$C$DW$T$27)
    5581                            .dwattr $C$DW$294, DW_AT_location[DW_OP_reg0]
    5582                    
    5583                    $C$DW$295       .dwtag  DW_TAG_formal_parameter
    5584                            .dwattr $C$DW$295, DW_AT_name("ui32Config")
    5585                            .dwattr $C$DW$295, DW_AT_TI_symbol_name("ui32Config")
    5586                            .dwattr $C$DW$295, DW_AT_type(*$C$DW$T$27)
    5587                            .dwattr $C$DW$295, DW_AT_location[DW_OP_reg1]
    5588                    
    5589                    $C$DW$296       .dwtag  DW_TAG_formal_parameter
    5590                            .dwattr $C$DW$296, DW_AT_name("ui32ClockDiv")
    5591                            .dwattr $C$DW$296, DW_AT_TI_symbol_name("ui32ClockDiv")
    5592                            .dwattr $C$DW$296, DW_AT_type(*$C$DW$T$27)
    5593                            .dwattr $C$DW$296, DW_AT_location[DW_OP_reg2]
    5594                    
    5595                    ;----------------------------------------------------------------------
    5596                    ; 1979 | ADCClockConfigSet(uint32_t ui32Base, uint32_t ui32Config,              
    5597                    ; 1980 | uint32_t ui32ClockDiv)                                                 
    5598                    ;----------------------------------------------------------------------
    5599                    
    5600                    ;*****************************************************************************
    5601                    ;* FUNCTION NAME: ADCClockConfigSet                                          *
    5602                    ;*                                                                           *
    5603                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    5604                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    5605                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    5606                    ;*****************************************************************************
    5607 000007ce           ADCClockConfigSet:
    5608                    ;* --------------------------------------------------------------------------*
    5609                            .dwcfi  cfa_offset, 0
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  103

    5610 000007ce 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5611                            .dwcfi  cfa_offset, 16
    5612                    $C$DW$297       .dwtag  DW_TAG_variable
    5613                            .dwattr $C$DW$297, DW_AT_name("ui32Base")
    5614                            .dwattr $C$DW$297, DW_AT_TI_symbol_name("ui32Base")
    5615                            .dwattr $C$DW$297, DW_AT_type(*$C$DW$T$27)
    5616                            .dwattr $C$DW$297, DW_AT_location[DW_OP_breg13 0]
    5617                    
    5618                    $C$DW$298       .dwtag  DW_TAG_variable
    5619                            .dwattr $C$DW$298, DW_AT_name("ui32Config")
    5620                            .dwattr $C$DW$298, DW_AT_TI_symbol_name("ui32Config")
    5621                            .dwattr $C$DW$298, DW_AT_type(*$C$DW$T$27)
    5622                            .dwattr $C$DW$298, DW_AT_location[DW_OP_breg13 4]
    5623                    
    5624                    $C$DW$299       .dwtag  DW_TAG_variable
    5625                            .dwattr $C$DW$299, DW_AT_name("ui32ClockDiv")
    5626                            .dwattr $C$DW$299, DW_AT_TI_symbol_name("ui32ClockDiv")
    5627                            .dwattr $C$DW$299, DW_AT_type(*$C$DW$T$27)
    5628                            .dwattr $C$DW$299, DW_AT_location[DW_OP_breg13 8]
    5629                    
    5630                    ;----------------------------------------------------------------------
    5631                    ; 1982 | //                                                                     
    5632                    ; 1983 | // Check the argument.                                                 
    5633                    ; 1984 | //                                                                     
    5634                    ; 1985 | ASSERT(ui32Base == ADC0_BASE);                                         
    5635                    ; 1986 | ASSERT((ui32ClockDiv - 1) <= (ADC_CC_CLKDIV_M >> ADC_CC_CLKDIV_S));    
    5636                    ; 1988 | //                                                                     
    5637                    ; 1989 | // A rate must be supplied.                                            
    5638                    ; 1990 | //                                                                     
    5639                    ; 1991 | ASSERT((ui32Config & ADC_CLOCK_RATE_FULL) != 0);                       
    5640                    ; 1993 | //                                                                     
    5641                    ; 1994 | // Write the sample conversion rate.                                   
    5642                    ; 1995 | //                                                                     
    5643                    ;----------------------------------------------------------------------
    5644 000007d2 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |1981|  ; [ORIG 16-BIT INS]
    5645 000007d4 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |1981|  ; [ORIG 16-BIT INS]
    5646 000007d6 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1981|  ; [ORIG 16-BIT INS]
    5647                            .dwpsn  file "../driverlib/adc.c",line 1996,column 5,is_stmt,isa 1
    5648                    ;----------------------------------------------------------------------
    5649                    ; 1996 | HWREG(ui32Base + ADC_O_PC) = (ui32Config >> 4) & ADC_PC_SR_M;          
    5650                    ; 1998 | //                                                                     
    5651                    ; 1999 | // Write the clock select and divider.                                 
    5652                    ; 2000 | //                                                                     
    5653                    ;----------------------------------------------------------------------
    5654 000007d8 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |1996|  ; [ORIG 16-BIT INS]
    5655 000007da 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |1996|  ; [ORIG 16-BIT INS]
    5656 000007dc 1003F3C0          UBFX      A1, A1, #4, #4        ; [DPU_V7M3_PIPE] |1996|  ; [KEEP 32-BIT INS]
    5657 000007e0 0FC4F8C1          STR       A1, [A2, #4036]       ; [DPU_V7M3_PIPE] |1996|  ; [KEEP 32-BIT INS]
    5658                            .dwpsn  file "../driverlib/adc.c",line 2001,column 5,is_stmt,isa 1
    5659                    ;----------------------------------------------------------------------
    5660                    ; 2001 | HWREG(ui32Base + ADC_O_CC) = (ui32Config & ADC_CC_CS_M) |              
    5661                    ; 2002 |                              (((ui32ClockDiv - 1) << ADC_CC_CLKDIV_S))
    5662                    ;     | ;                                                                      
    5663                    ;----------------------------------------------------------------------
    5664 000007e4 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2001|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  104

    5665 000007e6 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |2001|  ; [ORIG 16-BIT INS]
    5666 000007e8 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2001|  ; [ORIG 16-BIT INS]
    5667 000007ea 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2001|  ; [ORIG 16-BIT INS]
    5668 000007ec 111FF360          BFI       A2, A1, #4, #28       ; [DPU_V7M3_PIPE] |2001|  ; [KEEP 32-BIT INS]
    5669 000007f0 1FC8F8C2          STR       A2, [A3, #4040]       ; [DPU_V7M3_PIPE] |2001|  ; [KEEP 32-BIT INS]
    5670                            .dwpsn  file "../driverlib/adc.c",line 2003,column 1,is_stmt,isa 1
    5671 000007f4 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5672                            .dwcfi  cfa_offset, 0
    5673                    $C$DW$300       .dwtag  DW_TAG_TI_branch
    5674                            .dwattr $C$DW$300, DW_AT_low_pc(0x00)
    5675                            .dwattr $C$DW$300, DW_AT_TI_return
    5676                    
    5677 000007f6 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5678                            ; BRANCH OCCURS                  ; [] 
    5679                            .dwattr $C$DW$293, DW_AT_TI_end_file("../driverlib/adc.c")
    5680                            .dwattr $C$DW$293, DW_AT_TI_end_line(0x7d3)
    5681                            .dwattr $C$DW$293, DW_AT_TI_end_column(0x01)
    5682                            .dwendentry
    5683                            .dwendtag $C$DW$293
    5684                    
    5685 000007f8                   .sect   ".text"
    5686                            .clink
    5687                            .thumbfunc ADCClockConfigGet
    5688 000007f8                   .thumb
    5689                            .global ADCClockConfigGet
    5690                    
    5691                    $C$DW$301       .dwtag  DW_TAG_subprogram
    5692                            .dwattr $C$DW$301, DW_AT_name("ADCClockConfigGet")
    5693                            .dwattr $C$DW$301, DW_AT_low_pc(ADCClockConfigGet)
    5694                            .dwattr $C$DW$301, DW_AT_high_pc(0x00)
    5695                            .dwattr $C$DW$301, DW_AT_TI_symbol_name("ADCClockConfigGet")
    5696                            .dwattr $C$DW$301, DW_AT_external
    5697                            .dwattr $C$DW$301, DW_AT_type(*$C$DW$T$27)
    5698                            .dwattr $C$DW$301, DW_AT_TI_begin_file("../driverlib/adc.c")
    5699                            .dwattr $C$DW$301, DW_AT_TI_begin_line(0x7f5)
    5700                            .dwattr $C$DW$301, DW_AT_TI_begin_column(0x01)
    5701                            .dwattr $C$DW$301, DW_AT_decl_file("../driverlib/adc.c")
    5702                            .dwattr $C$DW$301, DW_AT_decl_line(0x7f5)
    5703                            .dwattr $C$DW$301, DW_AT_decl_column(0x01)
    5704                            .dwattr $C$DW$301, DW_AT_TI_max_frame_size(0x10)
    5705                            .dwpsn  file "../driverlib/adc.c",line 2038,column 1,is_stmt,address ADCClockConfigGet,isa 1
    5706                    
    5707                            .dwfde $C$DW$CIE, ADCClockConfigGet
    5708                    $C$DW$302       .dwtag  DW_TAG_formal_parameter
    5709                            .dwattr $C$DW$302, DW_AT_name("ui32Base")
    5710                            .dwattr $C$DW$302, DW_AT_TI_symbol_name("ui32Base")
    5711                            .dwattr $C$DW$302, DW_AT_type(*$C$DW$T$27)
    5712                            .dwattr $C$DW$302, DW_AT_location[DW_OP_reg0]
    5713                    
    5714                    $C$DW$303       .dwtag  DW_TAG_formal_parameter
    5715                            .dwattr $C$DW$303, DW_AT_name("pui32ClockDiv")
    5716                            .dwattr $C$DW$303, DW_AT_TI_symbol_name("pui32ClockDiv")
    5717                            .dwattr $C$DW$303, DW_AT_type(*$C$DW$T$36)
    5718                            .dwattr $C$DW$303, DW_AT_location[DW_OP_reg1]
    5719                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  105

    5720                    ;----------------------------------------------------------------------
    5721                    ; 2037 | ADCClockConfigGet(uint32_t ui32Base, uint32_t *pui32ClockDiv)          
    5722                    ;----------------------------------------------------------------------
    5723                    
    5724                    ;*****************************************************************************
    5725                    ;* FUNCTION NAME: ADCClockConfigGet                                          *
    5726                    ;*                                                                           *
    5727                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    5728                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    5729                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    5730                    ;*****************************************************************************
    5731 000007f8           ADCClockConfigGet:
    5732                    ;* --------------------------------------------------------------------------*
    5733                            .dwcfi  cfa_offset, 0
    5734 000007f8 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    5735                            .dwcfi  cfa_offset, 16
    5736                    $C$DW$304       .dwtag  DW_TAG_variable
    5737                            .dwattr $C$DW$304, DW_AT_name("ui32Base")
    5738                            .dwattr $C$DW$304, DW_AT_TI_symbol_name("ui32Base")
    5739                            .dwattr $C$DW$304, DW_AT_type(*$C$DW$T$27)
    5740                            .dwattr $C$DW$304, DW_AT_location[DW_OP_breg13 0]
    5741                    
    5742                    $C$DW$305       .dwtag  DW_TAG_variable
    5743                            .dwattr $C$DW$305, DW_AT_name("pui32ClockDiv")
    5744                            .dwattr $C$DW$305, DW_AT_TI_symbol_name("pui32ClockDiv")
    5745                            .dwattr $C$DW$305, DW_AT_type(*$C$DW$T$36)
    5746                            .dwattr $C$DW$305, DW_AT_location[DW_OP_breg13 4]
    5747                    
    5748                    $C$DW$306       .dwtag  DW_TAG_variable
    5749                            .dwattr $C$DW$306, DW_AT_name("ui32Config")
    5750                            .dwattr $C$DW$306, DW_AT_TI_symbol_name("ui32Config")
    5751                            .dwattr $C$DW$306, DW_AT_type(*$C$DW$T$27)
    5752                            .dwattr $C$DW$306, DW_AT_location[DW_OP_breg13 8]
    5753                    
    5754                    ;----------------------------------------------------------------------
    5755                    ; 2039 | uint32_t ui32Config;                                                   
    5756                    ; 2041 | //                                                                     
    5757                    ; 2042 | // Check the argument.                                                 
    5758                    ; 2043 | //                                                                     
    5759                    ; 2044 | ASSERT(ui32Base == ADC0_BASE);                                         
    5760                    ; 2046 | //                                                                     
    5761                    ; 2047 | // Read the current configuration.                                     
    5762                    ; 2048 | //                                                                     
    5763                    ;----------------------------------------------------------------------
    5764 000007fc 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2038|  ; [ORIG 16-BIT INS]
    5765 000007fe 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |2038|  ; [ORIG 16-BIT INS]
    5766                            .dwpsn  file "../driverlib/adc.c",line 2049,column 5,is_stmt,isa 1
    5767                    ;----------------------------------------------------------------------
    5768                    ; 2049 | ui32Config = HWREG(ADC0_BASE + ADC_O_CC);                              
    5769                    ; 2051 | //                                                                     
    5770                    ; 2052 | // If the clock divider was requested provide the current value.       
    5771                    ; 2053 | //                                                                     
    5772                    ;----------------------------------------------------------------------
    5773 00000800 480D              LDR       A1, $C$CON8           ; [DPU_V7M3_PIPE] |2049|  ; [ORIG 16-BIT INS]
    5774 00000802 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2049|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  106

    5775 00000804 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2049|  ; [ORIG 16-BIT INS]
    5776                            .dwpsn  file "../driverlib/adc.c",line 2054,column 5,is_stmt,isa 1
    5777                    ;----------------------------------------------------------------------
    5778                    ; 2054 | if(pui32ClockDiv)                                                      
    5779                    ;----------------------------------------------------------------------
    5780 00000806 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |2054|  ; [ORIG 16-BIT INS]
    5781 00000808 B130              CBZ       A1, ||$C$L40||        ; []  ; [ORIG 16-BIT INS]
    5782                            ; BRANCHCC OCCURS {||$C$L40||}   ; [] |2054| 
    5783                    ;* --------------------------------------------------------------------------*
    5784                            .dwpsn  file "../driverlib/adc.c",line 2056,column 9,is_stmt,isa 1
    5785                    ;----------------------------------------------------------------------
    5786                    ; 2056 | *pui32ClockDiv =                                                       
    5787                    ; 2057 |             ((ui32Config & ADC_CC_CLKDIV_M) >> ADC_CC_CLKDIV_S) + 1;   
    5788                    ; 2060 | //                                                                     
    5789                    ; 2061 | // Clear out the divider bits.                                         
    5790                    ; 2062 | //                                                                     
    5791                    ;----------------------------------------------------------------------
    5792 0000080a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2056|  ; [ORIG 16-BIT INS]
    5793 0000080c 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |2056|  ; [ORIG 16-BIT INS]
    5794 0000080e 707CF400          AND       A1, A1, #1008         ; [DPU_V7M3_PIPE] |2056|  ; [KEEP 32-BIT INS]
    5795 00000812 0900              LSRS      A1, A1, #4            ; [DPU_V7M3_PIPE] |2056|  ; [ORIG 16-BIT INS]
    5796 00000814 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |2056|  ; [ORIG 16-BIT INS]
    5797 00000816 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |2056|  ; [ORIG 16-BIT INS]
    5798                    ;* --------------------------------------------------------------------------*
    5799 00000818           ||$C$L40||:    
    5800                            .dwpsn  file "../driverlib/adc.c",line 2063,column 5,is_stmt,isa 1
    5801                    ;----------------------------------------------------------------------
    5802                    ; 2063 | ui32Config &= ~ADC_CC_CLKDIV_M;                                        
    5803                    ; 2065 | //                                                                     
    5804                    ; 2066 | // Add in the sample interval to the configuration.                    
    5805                    ; 2067 | //                                                                     
    5806                    ;----------------------------------------------------------------------
    5807 00000818 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2063|  ; [ORIG 16-BIT INS]
    5808 0000081a 707CF420          BIC       A1, A1, #1008         ; [DPU_V7M3_PIPE] |2063|  ; [KEEP 32-BIT INS]
    5809 0000081e 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2063|  ; [ORIG 16-BIT INS]
    5810                            .dwpsn  file "../driverlib/adc.c",line 2068,column 5,is_stmt,isa 1
    5811                    ;----------------------------------------------------------------------
    5812                    ; 2068 | ui32Config |= (HWREG(ADC0_BASE + ADC_O_PC) & ADC_PC_SR_M) << 4;        
    5813                    ;----------------------------------------------------------------------
    5814 00000820 4806              LDR       A1, $C$CON9           ; [DPU_V7M3_PIPE] |2068|  ; [ORIG 16-BIT INS]
    5815 00000822 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |2068|  ; [ORIG 16-BIT INS]
    5816 00000824 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |2068|  ; [ORIG 16-BIT INS]
    5817 00000826 000FF000          AND       A1, A1, #15           ; [DPU_V7M3_PIPE] |2068|  ; [KEEP 32-BIT INS]
    5818 0000082a 1100EA41          ORR       A2, A2, A1, LSL #4    ; [DPU_V7M3_PIPE] |2068|  ; [KEEP 32-BIT INS]
    5819 0000082e 9102              STR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |2068|  ; [ORIG 16-BIT INS]
    5820                            .dwpsn  file "../driverlib/adc.c",line 2070,column 5,is_stmt,isa 1
    5821                    ;----------------------------------------------------------------------
    5822                    ; 2070 | return(ui32Config);                                                    
    5823                    ;----------------------------------------------------------------------
    5824 00000830 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |2070|  ; [ORIG 16-BIT INS]
    5825                            .dwpsn  file "../driverlib/adc.c",line 2071,column 1,is_stmt,isa 1
    5826 00000832 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5827                            .dwcfi  cfa_offset, 0
    5828                    $C$DW$307       .dwtag  DW_TAG_TI_branch
    5829                            .dwattr $C$DW$307, DW_AT_low_pc(0x00)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  107

    5830                            .dwattr $C$DW$307, DW_AT_TI_return
    5831                    
    5832 00000834 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5833                            ; BRANCH OCCURS                  ; [] 
    5834                            .dwattr $C$DW$301, DW_AT_TI_end_file("../driverlib/adc.c")
    5835                            .dwattr $C$DW$301, DW_AT_TI_end_line(0x817)
    5836                            .dwattr $C$DW$301, DW_AT_TI_end_column(0x01)
    5837                            .dwendentry
    5838                            .dwendtag $C$DW$301
    5839                    
    5840                    ;******************************************************************************
    5841                    ;* CONSTANT TABLE                                                             *
    5842                    ;******************************************************************************
    5843 00000836                   .sect   ".text"
    5844                            .align  4
    5845 00000836 8FC846C0  ||$C$CON8||:    .bits   1073975240,32
         0000083a 00004003 
    5846                            .align  4
    5847 0000083a 8FC44003  ||$C$CON9||:    .bits   1073975236,32
         0000083e 00004003 
    5848                    ;*****************************************************************************
    5849                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    5850                    ;*****************************************************************************
    5851                            .global IntRegister
    5852                            .global IntEnable
    5853                            .global IntDisable
    5854                            .global IntUnregister
    5855                    
    5856                    ;******************************************************************************
    5857                    ;* BUILD ATTRIBUTES                                                           *
    5858                    ;******************************************************************************
    5859                            .battr "aeabi", Tag_File, 1, Tag_ABI_PCS_wchar_t(2)
    5860                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_rounding(0)
    5861                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_denormal(0)
    5862                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_exceptions(0)
    5863                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_number_model(1)
    5864                            .battr "aeabi", Tag_File, 1, Tag_ABI_enum_size(0)
    5865                            .battr "aeabi", Tag_File, 1, Tag_ABI_optimization_goals(5)
    5866                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_optimization_goals(0)
    5867                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    5868                            .battr "aeabi", Tag_File, 1, Tag_ABI_VFP_args(3)
    5869                            .battr "TI", Tag_File, 1, Tag_FP_interface(1)
    5870                    
    5871                    ;******************************************************************************
    5872                    ;* TYPE INFORMATION                                                           *
    5873                    ;******************************************************************************
    5874                    
    5875                    $C$DW$T$21      .dwtag  DW_TAG_structure_type
    5876                            .dwattr $C$DW$T$21, DW_AT_byte_size(0x10)
    5877                    $C$DW$308       .dwtag  DW_TAG_member
    5878                            .dwattr $C$DW$308, DW_AT_type(*$C$DW$T$14)
    5879                            .dwattr $C$DW$308, DW_AT_name("__max_align1")
    5880                            .dwattr $C$DW$308, DW_AT_TI_symbol_name("__max_align1")
    5881                            .dwattr $C$DW$308, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    5882                            .dwattr $C$DW$308, DW_AT_accessibility(DW_ACCESS_public)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  108

    5883                            .dwattr $C$DW$308, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    5884                            .dwattr $C$DW$308, DW_AT_decl_line(0x70)
    5885                            .dwattr $C$DW$308, DW_AT_decl_column(0x0c)
    5886                    
    5887                    $C$DW$309       .dwtag  DW_TAG_member
    5888                            .dwattr $C$DW$309, DW_AT_type(*$C$DW$T$18)
    5889                            .dwattr $C$DW$309, DW_AT_name("__max_align2")
    5890                            .dwattr $C$DW$309, DW_AT_TI_symbol_name("__max_align2")
    5891                            .dwattr $C$DW$309, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    5892                            .dwattr $C$DW$309, DW_AT_accessibility(DW_ACCESS_public)
    5893                            .dwattr $C$DW$309, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    5894                            .dwattr $C$DW$309, DW_AT_decl_line(0x71)
    5895                            .dwattr $C$DW$309, DW_AT_decl_column(0x0e)
    5896                    
    5897                            .dwattr $C$DW$T$21, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5898                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x6f)
    5899                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x10)
    5900                            .dwendtag $C$DW$T$21
    5901                    
    5902                    $C$DW$T$23      .dwtag  DW_TAG_typedef
    5903                            .dwattr $C$DW$T$23, DW_AT_name("__max_align_t")
    5904                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$21)
    5905                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
    5906                            .dwattr $C$DW$T$23, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5907                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x72)
    5908                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x03)
    5909                    
    5910                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    5911                            .dwattr $C$DW$T$2, DW_AT_name("void")
    5912                    
    5913                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    5914                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    5915                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    5916                    
    5917                    
    5918                    $C$DW$T$24      .dwtag  DW_TAG_subroutine_type
    5919                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    5920                            .dwendtag $C$DW$T$24
    5921                    
    5922                    $C$DW$T$25      .dwtag  DW_TAG_pointer_type
    5923                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$24)
    5924                            .dwattr $C$DW$T$25, DW_AT_address_class(0x20)
    5925                    
    5926                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    5927                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    5928                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    5929                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    5930                    
    5931                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    5932                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    5933                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    5934                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    5935                    
    5936                    $C$DW$T$40      .dwtag  DW_TAG_typedef
    5937                            .dwattr $C$DW$T$40, DW_AT_name("__int8_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  109

    5938                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$5)
    5939                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
    5940                            .dwattr $C$DW$T$40, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5941                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x39)
    5942                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x16)
    5943                    
    5944                    $C$DW$T$41      .dwtag  DW_TAG_typedef
    5945                            .dwattr $C$DW$T$41, DW_AT_name("__int_least8_t")
    5946                            .dwattr $C$DW$T$41, DW_AT_type(*$C$DW$T$40)
    5947                            .dwattr $C$DW$T$41, DW_AT_language(DW_LANG_C)
    5948                            .dwattr $C$DW$T$41, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5949                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x58)
    5950                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x12)
    5951                    
    5952                    $C$DW$T$42      .dwtag  DW_TAG_typedef
    5953                            .dwattr $C$DW$T$42, DW_AT_name("int_least8_t")
    5954                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$41)
    5955                            .dwattr $C$DW$T$42, DW_AT_language(DW_LANG_C)
    5956                            .dwattr $C$DW$T$42, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5957                            .dwattr $C$DW$T$42, DW_AT_decl_line(0x28)
    5958                            .dwattr $C$DW$T$42, DW_AT_decl_column(0x19)
    5959                    
    5960                    $C$DW$T$43      .dwtag  DW_TAG_typedef
    5961                            .dwattr $C$DW$T$43, DW_AT_name("int8_t")
    5962                            .dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$40)
    5963                            .dwattr $C$DW$T$43, DW_AT_language(DW_LANG_C)
    5964                            .dwattr $C$DW$T$43, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5965                            .dwattr $C$DW$T$43, DW_AT_decl_line(0x24)
    5966                            .dwattr $C$DW$T$43, DW_AT_decl_column(0x13)
    5967                    
    5968                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    5969                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    5970                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    5971                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    5972                    
    5973                    $C$DW$T$44      .dwtag  DW_TAG_typedef
    5974                            .dwattr $C$DW$T$44, DW_AT_name("__uint8_t")
    5975                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$6)
    5976                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    5977                            .dwattr $C$DW$T$44, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5978                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x3a)
    5979                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x18)
    5980                    
    5981                    $C$DW$T$45      .dwtag  DW_TAG_typedef
    5982                            .dwattr $C$DW$T$45, DW_AT_name("__sa_family_t")
    5983                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$44)
    5984                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
    5985                            .dwattr $C$DW$T$45, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5986                            .dwattr $C$DW$T$45, DW_AT_decl_line(0x43)
    5987                            .dwattr $C$DW$T$45, DW_AT_decl_column(0x13)
    5988                    
    5989                    $C$DW$T$46      .dwtag  DW_TAG_typedef
    5990                            .dwattr $C$DW$T$46, DW_AT_name("__uint_least8_t")
    5991                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$44)
    5992                            .dwattr $C$DW$T$46, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  110

    5993                            .dwattr $C$DW$T$46, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    5994                            .dwattr $C$DW$T$46, DW_AT_decl_line(0x6d)
    5995                            .dwattr $C$DW$T$46, DW_AT_decl_column(0x13)
    5996                    
    5997                    $C$DW$T$47      .dwtag  DW_TAG_typedef
    5998                            .dwattr $C$DW$T$47, DW_AT_name("uint_least8_t")
    5999                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$46)
    6000                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    6001                            .dwattr $C$DW$T$47, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6002                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x2d)
    6003                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x1a)
    6004                    
    6005                    $C$DW$T$48      .dwtag  DW_TAG_typedef
    6006                            .dwattr $C$DW$T$48, DW_AT_name("uint8_t")
    6007                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$44)
    6008                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    6009                            .dwattr $C$DW$T$48, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6010                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x38)
    6011                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x14)
    6012                    
    6013                    
    6014                    $C$DW$T$49      .dwtag  DW_TAG_array_type
    6015                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$48)
    6016                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    6017                            .dwattr $C$DW$T$49, DW_AT_byte_size(0x03)
    6018                    $C$DW$310       .dwtag  DW_TAG_subrange_type
    6019                            .dwattr $C$DW$310, DW_AT_upper_bound(0x02)
    6020                    
    6021                            .dwendtag $C$DW$T$49
    6022                    
    6023                    
    6024                    $C$DW$T$50      .dwtag  DW_TAG_array_type
    6025                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$48)
    6026                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    6027                            .dwattr $C$DW$T$50, DW_AT_byte_size(0x06)
    6028                    $C$DW$311       .dwtag  DW_TAG_subrange_type
    6029                            .dwattr $C$DW$311, DW_AT_upper_bound(0x01)
    6030                    
    6031                    $C$DW$312       .dwtag  DW_TAG_subrange_type
    6032                            .dwattr $C$DW$312, DW_AT_upper_bound(0x02)
    6033                    
    6034                            .dwendtag $C$DW$T$50
    6035                    
    6036                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    6037                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    6038                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    6039                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    6040                    
    6041                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    6042                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    6043                            .dwattr $C$DW$T$8, DW_AT_name("short")
    6044                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    6045                    
    6046                    $C$DW$T$53      .dwtag  DW_TAG_typedef
    6047                            .dwattr $C$DW$T$53, DW_AT_name("__int16_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  111

    6048                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$8)
    6049                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    6050                            .dwattr $C$DW$T$53, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6051                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x3b)
    6052                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x11)
    6053                    
    6054                    $C$DW$T$54      .dwtag  DW_TAG_typedef
    6055                            .dwattr $C$DW$T$54, DW_AT_name("__int_least16_t")
    6056                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$53)
    6057                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    6058                            .dwattr $C$DW$T$54, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6059                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x59)
    6060                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x13)
    6061                    
    6062                    $C$DW$T$55      .dwtag  DW_TAG_typedef
    6063                            .dwattr $C$DW$T$55, DW_AT_name("int_least16_t")
    6064                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$54)
    6065                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    6066                            .dwattr $C$DW$T$55, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6067                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x29)
    6068                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x1a)
    6069                    
    6070                    $C$DW$T$56      .dwtag  DW_TAG_typedef
    6071                            .dwattr $C$DW$T$56, DW_AT_name("int16_t")
    6072                            .dwattr $C$DW$T$56, DW_AT_type(*$C$DW$T$53)
    6073                            .dwattr $C$DW$T$56, DW_AT_language(DW_LANG_C)
    6074                            .dwattr $C$DW$T$56, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6075                            .dwattr $C$DW$T$56, DW_AT_decl_line(0x29)
    6076                            .dwattr $C$DW$T$56, DW_AT_decl_column(0x14)
    6077                    
    6078                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    6079                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    6080                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    6081                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    6082                    
    6083                    $C$DW$T$57      .dwtag  DW_TAG_typedef
    6084                            .dwattr $C$DW$T$57, DW_AT_name("___wchar_t")
    6085                            .dwattr $C$DW$T$57, DW_AT_type(*$C$DW$T$9)
    6086                            .dwattr $C$DW$T$57, DW_AT_language(DW_LANG_C)
    6087                            .dwattr $C$DW$T$57, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6088                            .dwattr $C$DW$T$57, DW_AT_decl_line(0x76)
    6089                            .dwattr $C$DW$T$57, DW_AT_decl_column(0x1a)
    6090                    
    6091                    $C$DW$T$58      .dwtag  DW_TAG_typedef
    6092                            .dwattr $C$DW$T$58, DW_AT_name("__uint16_t")
    6093                            .dwattr $C$DW$T$58, DW_AT_type(*$C$DW$T$9)
    6094                            .dwattr $C$DW$T$58, DW_AT_language(DW_LANG_C)
    6095                            .dwattr $C$DW$T$58, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6096                            .dwattr $C$DW$T$58, DW_AT_decl_line(0x3c)
    6097                            .dwattr $C$DW$T$58, DW_AT_decl_column(0x19)
    6098                    
    6099                    $C$DW$T$59      .dwtag  DW_TAG_typedef
    6100                            .dwattr $C$DW$T$59, DW_AT_name("__mode_t")
    6101                            .dwattr $C$DW$T$59, DW_AT_type(*$C$DW$T$58)
    6102                            .dwattr $C$DW$T$59, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  112

    6103                            .dwattr $C$DW$T$59, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6104                            .dwattr $C$DW$T$59, DW_AT_decl_line(0x39)
    6105                            .dwattr $C$DW$T$59, DW_AT_decl_column(0x14)
    6106                    
    6107                    $C$DW$T$60      .dwtag  DW_TAG_typedef
    6108                            .dwattr $C$DW$T$60, DW_AT_name("__uint_least16_t")
    6109                            .dwattr $C$DW$T$60, DW_AT_type(*$C$DW$T$58)
    6110                            .dwattr $C$DW$T$60, DW_AT_language(DW_LANG_C)
    6111                            .dwattr $C$DW$T$60, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6112                            .dwattr $C$DW$T$60, DW_AT_decl_line(0x6e)
    6113                            .dwattr $C$DW$T$60, DW_AT_decl_column(0x14)
    6114                    
    6115                    $C$DW$T$61      .dwtag  DW_TAG_typedef
    6116                            .dwattr $C$DW$T$61, DW_AT_name("__char16_t")
    6117                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$60)
    6118                            .dwattr $C$DW$T$61, DW_AT_language(DW_LANG_C)
    6119                            .dwattr $C$DW$T$61, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6120                            .dwattr $C$DW$T$61, DW_AT_decl_line(0x66)
    6121                            .dwattr $C$DW$T$61, DW_AT_decl_column(0x1a)
    6122                    
    6123                    $C$DW$T$62      .dwtag  DW_TAG_typedef
    6124                            .dwattr $C$DW$T$62, DW_AT_name("uint_least16_t")
    6125                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$60)
    6126                            .dwattr $C$DW$T$62, DW_AT_language(DW_LANG_C)
    6127                            .dwattr $C$DW$T$62, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6128                            .dwattr $C$DW$T$62, DW_AT_decl_line(0x2e)
    6129                            .dwattr $C$DW$T$62, DW_AT_decl_column(0x1a)
    6130                    
    6131                    $C$DW$T$63      .dwtag  DW_TAG_typedef
    6132                            .dwattr $C$DW$T$63, DW_AT_name("uint16_t")
    6133                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$58)
    6134                            .dwattr $C$DW$T$63, DW_AT_language(DW_LANG_C)
    6135                            .dwattr $C$DW$T$63, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6136                            .dwattr $C$DW$T$63, DW_AT_decl_line(0x3d)
    6137                            .dwattr $C$DW$T$63, DW_AT_decl_column(0x15)
    6138                    
    6139                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    6140                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    6141                            .dwattr $C$DW$T$10, DW_AT_name("int")
    6142                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    6143                    
    6144                    $C$DW$T$64      .dwtag  DW_TAG_typedef
    6145                            .dwattr $C$DW$T$64, DW_AT_name("_Mbstatet")
    6146                            .dwattr $C$DW$T$64, DW_AT_type(*$C$DW$T$10)
    6147                            .dwattr $C$DW$T$64, DW_AT_language(DW_LANG_C)
    6148                            .dwattr $C$DW$T$64, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6149                            .dwattr $C$DW$T$64, DW_AT_decl_line(0x84)
    6150                            .dwattr $C$DW$T$64, DW_AT_decl_column(0x0d)
    6151                    
    6152                    $C$DW$T$65      .dwtag  DW_TAG_typedef
    6153                            .dwattr $C$DW$T$65, DW_AT_name("__mbstate_t")
    6154                            .dwattr $C$DW$T$65, DW_AT_type(*$C$DW$T$64)
    6155                            .dwattr $C$DW$T$65, DW_AT_language(DW_LANG_C)
    6156                            .dwattr $C$DW$T$65, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6157                            .dwattr $C$DW$T$65, DW_AT_decl_line(0x87)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  113

    6158                            .dwattr $C$DW$T$65, DW_AT_decl_column(0x13)
    6159                    
    6160                    $C$DW$T$66      .dwtag  DW_TAG_typedef
    6161                            .dwattr $C$DW$T$66, DW_AT_name("__accmode_t")
    6162                            .dwattr $C$DW$T$66, DW_AT_type(*$C$DW$T$10)
    6163                            .dwattr $C$DW$T$66, DW_AT_language(DW_LANG_C)
    6164                            .dwattr $C$DW$T$66, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6165                            .dwattr $C$DW$T$66, DW_AT_decl_line(0x3a)
    6166                            .dwattr $C$DW$T$66, DW_AT_decl_column(0x0e)
    6167                    
    6168                    $C$DW$T$67      .dwtag  DW_TAG_typedef
    6169                            .dwattr $C$DW$T$67, DW_AT_name("__cpulevel_t")
    6170                            .dwattr $C$DW$T$67, DW_AT_type(*$C$DW$T$10)
    6171                            .dwattr $C$DW$T$67, DW_AT_language(DW_LANG_C)
    6172                            .dwattr $C$DW$T$67, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6173                            .dwattr $C$DW$T$67, DW_AT_decl_line(0x4b)
    6174                            .dwattr $C$DW$T$67, DW_AT_decl_column(0x0e)
    6175                    
    6176                    $C$DW$T$68      .dwtag  DW_TAG_typedef
    6177                            .dwattr $C$DW$T$68, DW_AT_name("__cpusetid_t")
    6178                            .dwattr $C$DW$T$68, DW_AT_type(*$C$DW$T$10)
    6179                            .dwattr $C$DW$T$68, DW_AT_language(DW_LANG_C)
    6180                            .dwattr $C$DW$T$68, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6181                            .dwattr $C$DW$T$68, DW_AT_decl_line(0x4c)
    6182                            .dwattr $C$DW$T$68, DW_AT_decl_column(0x0e)
    6183                    
    6184                    $C$DW$T$69      .dwtag  DW_TAG_typedef
    6185                            .dwattr $C$DW$T$69, DW_AT_name("__cpuwhich_t")
    6186                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$10)
    6187                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
    6188                            .dwattr $C$DW$T$69, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6189                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x4a)
    6190                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x0e)
    6191                    
    6192                    $C$DW$T$70      .dwtag  DW_TAG_typedef
    6193                            .dwattr $C$DW$T$70, DW_AT_name("__ct_rune_t")
    6194                            .dwattr $C$DW$T$70, DW_AT_type(*$C$DW$T$10)
    6195                            .dwattr $C$DW$T$70, DW_AT_language(DW_LANG_C)
    6196                            .dwattr $C$DW$T$70, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6197                            .dwattr $C$DW$T$70, DW_AT_decl_line(0x60)
    6198                            .dwattr $C$DW$T$70, DW_AT_decl_column(0x0e)
    6199                    
    6200                    $C$DW$T$71      .dwtag  DW_TAG_typedef
    6201                            .dwattr $C$DW$T$71, DW_AT_name("__rune_t")
    6202                            .dwattr $C$DW$T$71, DW_AT_type(*$C$DW$T$70)
    6203                            .dwattr $C$DW$T$71, DW_AT_language(DW_LANG_C)
    6204                            .dwattr $C$DW$T$71, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6205                            .dwattr $C$DW$T$71, DW_AT_decl_line(0x61)
    6206                            .dwattr $C$DW$T$71, DW_AT_decl_column(0x15)
    6207                    
    6208                    $C$DW$T$72      .dwtag  DW_TAG_typedef
    6209                            .dwattr $C$DW$T$72, DW_AT_name("__wint_t")
    6210                            .dwattr $C$DW$T$72, DW_AT_type(*$C$DW$T$70)
    6211                            .dwattr $C$DW$T$72, DW_AT_language(DW_LANG_C)
    6212                            .dwattr $C$DW$T$72, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  114

    6213                            .dwattr $C$DW$T$72, DW_AT_decl_line(0x62)
    6214                            .dwattr $C$DW$T$72, DW_AT_decl_column(0x15)
    6215                    
    6216                    $C$DW$T$73      .dwtag  DW_TAG_typedef
    6217                            .dwattr $C$DW$T$73, DW_AT_name("__int32_t")
    6218                            .dwattr $C$DW$T$73, DW_AT_type(*$C$DW$T$10)
    6219                            .dwattr $C$DW$T$73, DW_AT_language(DW_LANG_C)
    6220                            .dwattr $C$DW$T$73, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6221                            .dwattr $C$DW$T$73, DW_AT_decl_line(0x3d)
    6222                            .dwattr $C$DW$T$73, DW_AT_decl_column(0x0f)
    6223                    
    6224                    $C$DW$T$74      .dwtag  DW_TAG_typedef
    6225                            .dwattr $C$DW$T$74, DW_AT_name("__blksize_t")
    6226                            .dwattr $C$DW$T$74, DW_AT_type(*$C$DW$T$73)
    6227                            .dwattr $C$DW$T$74, DW_AT_language(DW_LANG_C)
    6228                            .dwattr $C$DW$T$74, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6229                            .dwattr $C$DW$T$74, DW_AT_decl_line(0x2e)
    6230                            .dwattr $C$DW$T$74, DW_AT_decl_column(0x13)
    6231                    
    6232                    $C$DW$T$75      .dwtag  DW_TAG_typedef
    6233                            .dwattr $C$DW$T$75, DW_AT_name("__clockid_t")
    6234                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$73)
    6235                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
    6236                            .dwattr $C$DW$T$75, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6237                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x30)
    6238                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x13)
    6239                    
    6240                    $C$DW$T$76      .dwtag  DW_TAG_typedef
    6241                            .dwattr $C$DW$T$76, DW_AT_name("__critical_t")
    6242                            .dwattr $C$DW$T$76, DW_AT_type(*$C$DW$T$73)
    6243                            .dwattr $C$DW$T$76, DW_AT_language(DW_LANG_C)
    6244                            .dwattr $C$DW$T$76, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6245                            .dwattr $C$DW$T$76, DW_AT_decl_line(0x4e)
    6246                            .dwattr $C$DW$T$76, DW_AT_decl_column(0x13)
    6247                    
    6248                    $C$DW$T$77      .dwtag  DW_TAG_typedef
    6249                            .dwattr $C$DW$T$77, DW_AT_name("__int_fast16_t")
    6250                            .dwattr $C$DW$T$77, DW_AT_type(*$C$DW$T$73)
    6251                            .dwattr $C$DW$T$77, DW_AT_language(DW_LANG_C)
    6252                            .dwattr $C$DW$T$77, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6253                            .dwattr $C$DW$T$77, DW_AT_decl_line(0x55)
    6254                            .dwattr $C$DW$T$77, DW_AT_decl_column(0x13)
    6255                    
    6256                    $C$DW$T$78      .dwtag  DW_TAG_typedef
    6257                            .dwattr $C$DW$T$78, DW_AT_name("int_fast16_t")
    6258                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$77)
    6259                            .dwattr $C$DW$T$78, DW_AT_language(DW_LANG_C)
    6260                            .dwattr $C$DW$T$78, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6261                            .dwattr $C$DW$T$78, DW_AT_decl_line(0x33)
    6262                            .dwattr $C$DW$T$78, DW_AT_decl_column(0x19)
    6263                    
    6264                    $C$DW$T$79      .dwtag  DW_TAG_typedef
    6265                            .dwattr $C$DW$T$79, DW_AT_name("__int_fast32_t")
    6266                            .dwattr $C$DW$T$79, DW_AT_type(*$C$DW$T$73)
    6267                            .dwattr $C$DW$T$79, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  115

    6268                            .dwattr $C$DW$T$79, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6269                            .dwattr $C$DW$T$79, DW_AT_decl_line(0x56)
    6270                            .dwattr $C$DW$T$79, DW_AT_decl_column(0x13)
    6271                    
    6272                    $C$DW$T$80      .dwtag  DW_TAG_typedef
    6273                            .dwattr $C$DW$T$80, DW_AT_name("int_fast32_t")
    6274                            .dwattr $C$DW$T$80, DW_AT_type(*$C$DW$T$79)
    6275                            .dwattr $C$DW$T$80, DW_AT_language(DW_LANG_C)
    6276                            .dwattr $C$DW$T$80, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6277                            .dwattr $C$DW$T$80, DW_AT_decl_line(0x34)
    6278                            .dwattr $C$DW$T$80, DW_AT_decl_column(0x19)
    6279                    
    6280                    $C$DW$T$81      .dwtag  DW_TAG_typedef
    6281                            .dwattr $C$DW$T$81, DW_AT_name("__int_fast8_t")
    6282                            .dwattr $C$DW$T$81, DW_AT_type(*$C$DW$T$73)
    6283                            .dwattr $C$DW$T$81, DW_AT_language(DW_LANG_C)
    6284                            .dwattr $C$DW$T$81, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6285                            .dwattr $C$DW$T$81, DW_AT_decl_line(0x54)
    6286                            .dwattr $C$DW$T$81, DW_AT_decl_column(0x13)
    6287                    
    6288                    $C$DW$T$82      .dwtag  DW_TAG_typedef
    6289                            .dwattr $C$DW$T$82, DW_AT_name("int_fast8_t")
    6290                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$81)
    6291                            .dwattr $C$DW$T$82, DW_AT_language(DW_LANG_C)
    6292                            .dwattr $C$DW$T$82, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6293                            .dwattr $C$DW$T$82, DW_AT_decl_line(0x32)
    6294                            .dwattr $C$DW$T$82, DW_AT_decl_column(0x18)
    6295                    
    6296                    $C$DW$T$83      .dwtag  DW_TAG_typedef
    6297                            .dwattr $C$DW$T$83, DW_AT_name("__int_least32_t")
    6298                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$73)
    6299                            .dwattr $C$DW$T$83, DW_AT_language(DW_LANG_C)
    6300                            .dwattr $C$DW$T$83, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6301                            .dwattr $C$DW$T$83, DW_AT_decl_line(0x5a)
    6302                            .dwattr $C$DW$T$83, DW_AT_decl_column(0x13)
    6303                    
    6304                    $C$DW$T$84      .dwtag  DW_TAG_typedef
    6305                            .dwattr $C$DW$T$84, DW_AT_name("int_least32_t")
    6306                            .dwattr $C$DW$T$84, DW_AT_type(*$C$DW$T$83)
    6307                            .dwattr $C$DW$T$84, DW_AT_language(DW_LANG_C)
    6308                            .dwattr $C$DW$T$84, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6309                            .dwattr $C$DW$T$84, DW_AT_decl_line(0x2a)
    6310                            .dwattr $C$DW$T$84, DW_AT_decl_column(0x1a)
    6311                    
    6312                    $C$DW$T$85      .dwtag  DW_TAG_typedef
    6313                            .dwattr $C$DW$T$85, DW_AT_name("__intfptr_t")
    6314                            .dwattr $C$DW$T$85, DW_AT_type(*$C$DW$T$73)
    6315                            .dwattr $C$DW$T$85, DW_AT_language(DW_LANG_C)
    6316                            .dwattr $C$DW$T$85, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6317                            .dwattr $C$DW$T$85, DW_AT_decl_line(0x51)
    6318                            .dwattr $C$DW$T$85, DW_AT_decl_column(0x13)
    6319                    
    6320                    $C$DW$T$86      .dwtag  DW_TAG_typedef
    6321                            .dwattr $C$DW$T$86, DW_AT_name("__intptr_t")
    6322                            .dwattr $C$DW$T$86, DW_AT_type(*$C$DW$T$73)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  116

    6323                            .dwattr $C$DW$T$86, DW_AT_language(DW_LANG_C)
    6324                            .dwattr $C$DW$T$86, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6325                            .dwattr $C$DW$T$86, DW_AT_decl_line(0x53)
    6326                            .dwattr $C$DW$T$86, DW_AT_decl_column(0x13)
    6327                    
    6328                    $C$DW$T$87      .dwtag  DW_TAG_typedef
    6329                            .dwattr $C$DW$T$87, DW_AT_name("intptr_t")
    6330                            .dwattr $C$DW$T$87, DW_AT_type(*$C$DW$T$86)
    6331                            .dwattr $C$DW$T$87, DW_AT_language(DW_LANG_C)
    6332                            .dwattr $C$DW$T$87, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6333                            .dwattr $C$DW$T$87, DW_AT_decl_line(0x4c)
    6334                            .dwattr $C$DW$T$87, DW_AT_decl_column(0x15)
    6335                    
    6336                    $C$DW$T$88      .dwtag  DW_TAG_typedef
    6337                            .dwattr $C$DW$T$88, DW_AT_name("__lwpid_t")
    6338                            .dwattr $C$DW$T$88, DW_AT_type(*$C$DW$T$73)
    6339                            .dwattr $C$DW$T$88, DW_AT_language(DW_LANG_C)
    6340                            .dwattr $C$DW$T$88, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6341                            .dwattr $C$DW$T$88, DW_AT_decl_line(0x38)
    6342                            .dwattr $C$DW$T$88, DW_AT_decl_column(0x13)
    6343                    
    6344                    $C$DW$T$89      .dwtag  DW_TAG_typedef
    6345                            .dwattr $C$DW$T$89, DW_AT_name("__pid_t")
    6346                            .dwattr $C$DW$T$89, DW_AT_type(*$C$DW$T$73)
    6347                            .dwattr $C$DW$T$89, DW_AT_language(DW_LANG_C)
    6348                            .dwattr $C$DW$T$89, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6349                            .dwattr $C$DW$T$89, DW_AT_decl_line(0x3f)
    6350                            .dwattr $C$DW$T$89, DW_AT_decl_column(0x13)
    6351                    
    6352                    $C$DW$T$90      .dwtag  DW_TAG_typedef
    6353                            .dwattr $C$DW$T$90, DW_AT_name("__ptrdiff_t")
    6354                            .dwattr $C$DW$T$90, DW_AT_type(*$C$DW$T$73)
    6355                            .dwattr $C$DW$T$90, DW_AT_language(DW_LANG_C)
    6356                            .dwattr $C$DW$T$90, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6357                            .dwattr $C$DW$T$90, DW_AT_decl_line(0x5c)
    6358                            .dwattr $C$DW$T$90, DW_AT_decl_column(0x13)
    6359                    
    6360                    $C$DW$T$91      .dwtag  DW_TAG_typedef
    6361                            .dwattr $C$DW$T$91, DW_AT_name("__register_t")
    6362                            .dwattr $C$DW$T$91, DW_AT_type(*$C$DW$T$73)
    6363                            .dwattr $C$DW$T$91, DW_AT_language(DW_LANG_C)
    6364                            .dwattr $C$DW$T$91, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6365                            .dwattr $C$DW$T$91, DW_AT_decl_line(0x5d)
    6366                            .dwattr $C$DW$T$91, DW_AT_decl_column(0x13)
    6367                    
    6368                    $C$DW$T$92      .dwtag  DW_TAG_typedef
    6369                            .dwattr $C$DW$T$92, DW_AT_name("__segsz_t")
    6370                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$73)
    6371                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
    6372                            .dwattr $C$DW$T$92, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6373                            .dwattr $C$DW$T$92, DW_AT_decl_line(0x5e)
    6374                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x13)
    6375                    
    6376                    $C$DW$T$93      .dwtag  DW_TAG_typedef
    6377                            .dwattr $C$DW$T$93, DW_AT_name("__ssize_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  117

    6378                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$73)
    6379                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    6380                            .dwattr $C$DW$T$93, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6381                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x60)
    6382                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x13)
    6383                    
    6384                    $C$DW$T$94      .dwtag  DW_TAG_typedef
    6385                            .dwattr $C$DW$T$94, DW_AT_name("int32_t")
    6386                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$73)
    6387                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    6388                            .dwattr $C$DW$T$94, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6389                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x2e)
    6390                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x14)
    6391                    
    6392                    $C$DW$T$97      .dwtag  DW_TAG_typedef
    6393                            .dwattr $C$DW$T$97, DW_AT_name("__nl_item")
    6394                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$10)
    6395                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    6396                            .dwattr $C$DW$T$97, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6397                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x3b)
    6398                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x0e)
    6399                    
    6400                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    6401                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    6402                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    6403                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    6404                    
    6405                    $C$DW$T$26      .dwtag  DW_TAG_typedef
    6406                            .dwattr $C$DW$T$26, DW_AT_name("__uint32_t")
    6407                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$11)
    6408                            .dwattr $C$DW$T$26, DW_AT_language(DW_LANG_C)
    6409                            .dwattr $C$DW$T$26, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6410                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x3e)
    6411                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x17)
    6412                    
    6413                    $C$DW$T$98      .dwtag  DW_TAG_typedef
    6414                            .dwattr $C$DW$T$98, DW_AT_name("__clock_t")
    6415                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$26)
    6416                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    6417                            .dwattr $C$DW$T$98, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6418                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x4d)
    6419                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x14)
    6420                    
    6421                    $C$DW$T$99      .dwtag  DW_TAG_typedef
    6422                            .dwattr $C$DW$T$99, DW_AT_name("__fflags_t")
    6423                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$26)
    6424                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    6425                            .dwattr $C$DW$T$99, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6426                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x31)
    6427                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x14)
    6428                    
    6429                    $C$DW$T$100     .dwtag  DW_TAG_typedef
    6430                            .dwattr $C$DW$T$100, DW_AT_name("__fixpt_t")
    6431                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$26)
    6432                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  118

    6433                            .dwattr $C$DW$T$100, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6434                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x76)
    6435                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x14)
    6436                    
    6437                    $C$DW$T$101     .dwtag  DW_TAG_typedef
    6438                            .dwattr $C$DW$T$101, DW_AT_name("__gid_t")
    6439                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$26)
    6440                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    6441                            .dwattr $C$DW$T$101, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6442                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x34)
    6443                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x14)
    6444                    
    6445                    $C$DW$T$102     .dwtag  DW_TAG_typedef
    6446                            .dwattr $C$DW$T$102, DW_AT_name("__size_t")
    6447                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$26)
    6448                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    6449                            .dwattr $C$DW$T$102, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6450                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x5f)
    6451                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x14)
    6452                    
    6453                    $C$DW$T$103     .dwtag  DW_TAG_typedef
    6454                            .dwattr $C$DW$T$103, DW_AT_name("__socklen_t")
    6455                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$26)
    6456                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
    6457                            .dwattr $C$DW$T$103, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6458                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x44)
    6459                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x14)
    6460                    
    6461                    $C$DW$T$104     .dwtag  DW_TAG_typedef
    6462                            .dwattr $C$DW$T$104, DW_AT_name("__time_t")
    6463                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$26)
    6464                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    6465                            .dwattr $C$DW$T$104, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6466                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x64)
    6467                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x19)
    6468                    
    6469                    $C$DW$T$105     .dwtag  DW_TAG_typedef
    6470                            .dwattr $C$DW$T$105, DW_AT_name("__u_register_t")
    6471                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$26)
    6472                            .dwattr $C$DW$T$105, DW_AT_language(DW_LANG_C)
    6473                            .dwattr $C$DW$T$105, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6474                            .dwattr $C$DW$T$105, DW_AT_decl_line(0x71)
    6475                            .dwattr $C$DW$T$105, DW_AT_decl_column(0x14)
    6476                    
    6477                    $C$DW$T$106     .dwtag  DW_TAG_typedef
    6478                            .dwattr $C$DW$T$106, DW_AT_name("__uid_t")
    6479                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$26)
    6480                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
    6481                            .dwattr $C$DW$T$106, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6482                            .dwattr $C$DW$T$106, DW_AT_decl_line(0x48)
    6483                            .dwattr $C$DW$T$106, DW_AT_decl_column(0x14)
    6484                    
    6485                    $C$DW$T$107     .dwtag  DW_TAG_typedef
    6486                            .dwattr $C$DW$T$107, DW_AT_name("__uint_fast16_t")
    6487                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$26)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  119

    6488                            .dwattr $C$DW$T$107, DW_AT_language(DW_LANG_C)
    6489                            .dwattr $C$DW$T$107, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6490                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x6a)
    6491                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x14)
    6492                    
    6493                    $C$DW$T$108     .dwtag  DW_TAG_typedef
    6494                            .dwattr $C$DW$T$108, DW_AT_name("uint_fast16_t")
    6495                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$107)
    6496                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
    6497                            .dwattr $C$DW$T$108, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6498                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x38)
    6499                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x1a)
    6500                    
    6501                    $C$DW$T$109     .dwtag  DW_TAG_typedef
    6502                            .dwattr $C$DW$T$109, DW_AT_name("__uint_fast32_t")
    6503                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$26)
    6504                            .dwattr $C$DW$T$109, DW_AT_language(DW_LANG_C)
    6505                            .dwattr $C$DW$T$109, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6506                            .dwattr $C$DW$T$109, DW_AT_decl_line(0x6b)
    6507                            .dwattr $C$DW$T$109, DW_AT_decl_column(0x14)
    6508                    
    6509                    $C$DW$T$110     .dwtag  DW_TAG_typedef
    6510                            .dwattr $C$DW$T$110, DW_AT_name("uint_fast32_t")
    6511                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$109)
    6512                            .dwattr $C$DW$T$110, DW_AT_language(DW_LANG_C)
    6513                            .dwattr $C$DW$T$110, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6514                            .dwattr $C$DW$T$110, DW_AT_decl_line(0x39)
    6515                            .dwattr $C$DW$T$110, DW_AT_decl_column(0x1a)
    6516                    
    6517                    $C$DW$T$111     .dwtag  DW_TAG_typedef
    6518                            .dwattr $C$DW$T$111, DW_AT_name("__uint_fast8_t")
    6519                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$26)
    6520                            .dwattr $C$DW$T$111, DW_AT_language(DW_LANG_C)
    6521                            .dwattr $C$DW$T$111, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6522                            .dwattr $C$DW$T$111, DW_AT_decl_line(0x69)
    6523                            .dwattr $C$DW$T$111, DW_AT_decl_column(0x14)
    6524                    
    6525                    $C$DW$T$112     .dwtag  DW_TAG_typedef
    6526                            .dwattr $C$DW$T$112, DW_AT_name("uint_fast8_t")
    6527                            .dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$111)
    6528                            .dwattr $C$DW$T$112, DW_AT_language(DW_LANG_C)
    6529                            .dwattr $C$DW$T$112, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6530                            .dwattr $C$DW$T$112, DW_AT_decl_line(0x37)
    6531                            .dwattr $C$DW$T$112, DW_AT_decl_column(0x19)
    6532                    
    6533                    $C$DW$T$115     .dwtag  DW_TAG_typedef
    6534                            .dwattr $C$DW$T$115, DW_AT_name("__uint_least32_t")
    6535                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$26)
    6536                            .dwattr $C$DW$T$115, DW_AT_language(DW_LANG_C)
    6537                            .dwattr $C$DW$T$115, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6538                            .dwattr $C$DW$T$115, DW_AT_decl_line(0x6f)
    6539                            .dwattr $C$DW$T$115, DW_AT_decl_column(0x14)
    6540                    
    6541                    $C$DW$T$116     .dwtag  DW_TAG_typedef
    6542                            .dwattr $C$DW$T$116, DW_AT_name("__char32_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  120

    6543                            .dwattr $C$DW$T$116, DW_AT_type(*$C$DW$T$115)
    6544                            .dwattr $C$DW$T$116, DW_AT_language(DW_LANG_C)
    6545                            .dwattr $C$DW$T$116, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6546                            .dwattr $C$DW$T$116, DW_AT_decl_line(0x67)
    6547                            .dwattr $C$DW$T$116, DW_AT_decl_column(0x1a)
    6548                    
    6549                    $C$DW$T$117     .dwtag  DW_TAG_typedef
    6550                            .dwattr $C$DW$T$117, DW_AT_name("uint_least32_t")
    6551                            .dwattr $C$DW$T$117, DW_AT_type(*$C$DW$T$115)
    6552                            .dwattr $C$DW$T$117, DW_AT_language(DW_LANG_C)
    6553                            .dwattr $C$DW$T$117, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6554                            .dwattr $C$DW$T$117, DW_AT_decl_line(0x2f)
    6555                            .dwattr $C$DW$T$117, DW_AT_decl_column(0x1a)
    6556                    
    6557                    $C$DW$T$118     .dwtag  DW_TAG_typedef
    6558                            .dwattr $C$DW$T$118, DW_AT_name("__uintfptr_t")
    6559                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$26)
    6560                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    6561                            .dwattr $C$DW$T$118, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6562                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x66)
    6563                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x14)
    6564                    
    6565                    $C$DW$T$119     .dwtag  DW_TAG_typedef
    6566                            .dwattr $C$DW$T$119, DW_AT_name("__uintptr_t")
    6567                            .dwattr $C$DW$T$119, DW_AT_type(*$C$DW$T$26)
    6568                            .dwattr $C$DW$T$119, DW_AT_language(DW_LANG_C)
    6569                            .dwattr $C$DW$T$119, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6570                            .dwattr $C$DW$T$119, DW_AT_decl_line(0x68)
    6571                            .dwattr $C$DW$T$119, DW_AT_decl_column(0x14)
    6572                    
    6573                    $C$DW$T$120     .dwtag  DW_TAG_typedef
    6574                            .dwattr $C$DW$T$120, DW_AT_name("uintptr_t")
    6575                            .dwattr $C$DW$T$120, DW_AT_type(*$C$DW$T$119)
    6576                            .dwattr $C$DW$T$120, DW_AT_language(DW_LANG_C)
    6577                            .dwattr $C$DW$T$120, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6578                            .dwattr $C$DW$T$120, DW_AT_decl_line(0x50)
    6579                            .dwattr $C$DW$T$120, DW_AT_decl_column(0x16)
    6580                    
    6581                    $C$DW$T$121     .dwtag  DW_TAG_typedef
    6582                            .dwattr $C$DW$T$121, DW_AT_name("__vm_offset_t")
    6583                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$26)
    6584                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    6585                            .dwattr $C$DW$T$121, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6586                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x72)
    6587                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x14)
    6588                    
    6589                    $C$DW$T$122     .dwtag  DW_TAG_typedef
    6590                            .dwattr $C$DW$T$122, DW_AT_name("__vm_paddr_t")
    6591                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$26)
    6592                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    6593                            .dwattr $C$DW$T$122, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6594                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x73)
    6595                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x14)
    6596                    
    6597                    $C$DW$T$123     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  121

    6598                            .dwattr $C$DW$T$123, DW_AT_name("__vm_size_t")
    6599                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$26)
    6600                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    6601                            .dwattr $C$DW$T$123, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6602                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x74)
    6603                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x14)
    6604                    
    6605                    $C$DW$T$27      .dwtag  DW_TAG_typedef
    6606                            .dwattr $C$DW$T$27, DW_AT_name("uint32_t")
    6607                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$26)
    6608                            .dwattr $C$DW$T$27, DW_AT_language(DW_LANG_C)
    6609                            .dwattr $C$DW$T$27, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6610                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x42)
    6611                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x15)
    6612                    
    6613                    $C$DW$T$36      .dwtag  DW_TAG_pointer_type
    6614                            .dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$27)
    6615                            .dwattr $C$DW$T$36, DW_AT_address_class(0x20)
    6616                    
    6617                    $C$DW$T$130     .dwtag  DW_TAG_typedef
    6618                            .dwattr $C$DW$T$130, DW_AT_name("__useconds_t")
    6619                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$11)
    6620                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    6621                            .dwattr $C$DW$T$130, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6622                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x49)
    6623                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x16)
    6624                    
    6625                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    6626                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    6627                            .dwattr $C$DW$T$12, DW_AT_name("long")
    6628                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x04)
    6629                    
    6630                    $C$DW$T$131     .dwtag  DW_TAG_typedef
    6631                            .dwattr $C$DW$T$131, DW_AT_name("__key_t")
    6632                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$12)
    6633                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    6634                            .dwattr $C$DW$T$131, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6635                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x37)
    6636                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x0f)
    6637                    
    6638                    $C$DW$T$132     .dwtag  DW_TAG_typedef
    6639                            .dwattr $C$DW$T$132, DW_AT_name("__suseconds_t")
    6640                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$12)
    6641                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    6642                            .dwattr $C$DW$T$132, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6643                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x45)
    6644                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x0f)
    6645                    
    6646                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    6647                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    6648                            .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
    6649                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x04)
    6650                    
    6651                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    6652                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  122

    6653                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    6654                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    6655                    
    6656                    $C$DW$T$133     .dwtag  DW_TAG_typedef
    6657                            .dwattr $C$DW$T$133, DW_AT_name("__int64_t")
    6658                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$14)
    6659                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    6660                            .dwattr $C$DW$T$133, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6661                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x43)
    6662                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x14)
    6663                    
    6664                    $C$DW$T$134     .dwtag  DW_TAG_typedef
    6665                            .dwattr $C$DW$T$134, DW_AT_name("__blkcnt_t")
    6666                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$133)
    6667                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    6668                            .dwattr $C$DW$T$134, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6669                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x2f)
    6670                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x13)
    6671                    
    6672                    $C$DW$T$135     .dwtag  DW_TAG_typedef
    6673                            .dwattr $C$DW$T$135, DW_AT_name("__id_t")
    6674                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$133)
    6675                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    6676                            .dwattr $C$DW$T$135, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6677                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x35)
    6678                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x13)
    6679                    
    6680                    $C$DW$T$136     .dwtag  DW_TAG_typedef
    6681                            .dwattr $C$DW$T$136, DW_AT_name("__int_fast64_t")
    6682                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$133)
    6683                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    6684                            .dwattr $C$DW$T$136, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6685                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x57)
    6686                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x13)
    6687                    
    6688                    $C$DW$T$137     .dwtag  DW_TAG_typedef
    6689                            .dwattr $C$DW$T$137, DW_AT_name("int_fast64_t")
    6690                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$136)
    6691                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    6692                            .dwattr $C$DW$T$137, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6693                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x35)
    6694                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x19)
    6695                    
    6696                    $C$DW$T$138     .dwtag  DW_TAG_typedef
    6697                            .dwattr $C$DW$T$138, DW_AT_name("__int_least64_t")
    6698                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$133)
    6699                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    6700                            .dwattr $C$DW$T$138, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6701                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x5b)
    6702                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x13)
    6703                    
    6704                    $C$DW$T$139     .dwtag  DW_TAG_typedef
    6705                            .dwattr $C$DW$T$139, DW_AT_name("int_least64_t")
    6706                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$138)
    6707                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  123

    6708                            .dwattr $C$DW$T$139, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6709                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x2b)
    6710                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x1a)
    6711                    
    6712                    $C$DW$T$140     .dwtag  DW_TAG_typedef
    6713                            .dwattr $C$DW$T$140, DW_AT_name("__intmax_t")
    6714                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$133)
    6715                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    6716                            .dwattr $C$DW$T$140, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6717                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x52)
    6718                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x13)
    6719                    
    6720                    $C$DW$T$141     .dwtag  DW_TAG_typedef
    6721                            .dwattr $C$DW$T$141, DW_AT_name("intmax_t")
    6722                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$140)
    6723                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    6724                            .dwattr $C$DW$T$141, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6725                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x54)
    6726                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x15)
    6727                    
    6728                    $C$DW$T$142     .dwtag  DW_TAG_typedef
    6729                            .dwattr $C$DW$T$142, DW_AT_name("__off64_t")
    6730                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$133)
    6731                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    6732                            .dwattr $C$DW$T$142, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6733                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x3e)
    6734                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x13)
    6735                    
    6736                    $C$DW$T$143     .dwtag  DW_TAG_typedef
    6737                            .dwattr $C$DW$T$143, DW_AT_name("__off_t")
    6738                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$133)
    6739                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    6740                            .dwattr $C$DW$T$143, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6741                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x3d)
    6742                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x13)
    6743                    
    6744                    $C$DW$T$144     .dwtag  DW_TAG_typedef
    6745                            .dwattr $C$DW$T$144, DW_AT_name("__rlim_t")
    6746                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$133)
    6747                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    6748                            .dwattr $C$DW$T$144, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6749                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x40)
    6750                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x13)
    6751                    
    6752                    $C$DW$T$145     .dwtag  DW_TAG_typedef
    6753                            .dwattr $C$DW$T$145, DW_AT_name("int64_t")
    6754                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$133)
    6755                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    6756                            .dwattr $C$DW$T$145, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6757                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x33)
    6758                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x14)
    6759                    
    6760                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    6761                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    6762                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  124

    6763                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    6764                    
    6765                    $C$DW$T$146     .dwtag  DW_TAG_typedef
    6766                            .dwattr $C$DW$T$146, DW_AT_name("__uint64_t")
    6767                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$15)
    6768                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    6769                            .dwattr $C$DW$T$146, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6770                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x48)
    6771                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x1c)
    6772                    
    6773                    $C$DW$T$147     .dwtag  DW_TAG_typedef
    6774                            .dwattr $C$DW$T$147, DW_AT_name("__dev_t")
    6775                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$146)
    6776                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    6777                            .dwattr $C$DW$T$147, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6778                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x74)
    6779                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x14)
    6780                    
    6781                    $C$DW$T$148     .dwtag  DW_TAG_typedef
    6782                            .dwattr $C$DW$T$148, DW_AT_name("__fsblkcnt_t")
    6783                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$146)
    6784                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    6785                            .dwattr $C$DW$T$148, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6786                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x32)
    6787                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x14)
    6788                    
    6789                    $C$DW$T$149     .dwtag  DW_TAG_typedef
    6790                            .dwattr $C$DW$T$149, DW_AT_name("__fsfilcnt_t")
    6791                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$146)
    6792                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    6793                            .dwattr $C$DW$T$149, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6794                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x33)
    6795                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x14)
    6796                    
    6797                    $C$DW$T$150     .dwtag  DW_TAG_typedef
    6798                            .dwattr $C$DW$T$150, DW_AT_name("__ino_t")
    6799                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$146)
    6800                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    6801                            .dwattr $C$DW$T$150, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6802                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x36)
    6803                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x14)
    6804                    
    6805                    $C$DW$T$151     .dwtag  DW_TAG_typedef
    6806                            .dwattr $C$DW$T$151, DW_AT_name("__nlink_t")
    6807                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$146)
    6808                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    6809                            .dwattr $C$DW$T$151, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6810                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x3c)
    6811                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x14)
    6812                    
    6813                    $C$DW$T$152     .dwtag  DW_TAG_typedef
    6814                            .dwattr $C$DW$T$152, DW_AT_name("__uint_fast64_t")
    6815                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$146)
    6816                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    6817                            .dwattr $C$DW$T$152, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  125

    6818                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x6c)
    6819                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x14)
    6820                    
    6821                    $C$DW$T$153     .dwtag  DW_TAG_typedef
    6822                            .dwattr $C$DW$T$153, DW_AT_name("uint_fast64_t")
    6823                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$152)
    6824                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    6825                            .dwattr $C$DW$T$153, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6826                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x3a)
    6827                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x1a)
    6828                    
    6829                    $C$DW$T$154     .dwtag  DW_TAG_typedef
    6830                            .dwattr $C$DW$T$154, DW_AT_name("__uint_least64_t")
    6831                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$146)
    6832                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    6833                            .dwattr $C$DW$T$154, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6834                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x70)
    6835                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x14)
    6836                    
    6837                    $C$DW$T$155     .dwtag  DW_TAG_typedef
    6838                            .dwattr $C$DW$T$155, DW_AT_name("uint_least64_t")
    6839                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$154)
    6840                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    6841                            .dwattr $C$DW$T$155, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6842                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x30)
    6843                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x1a)
    6844                    
    6845                    $C$DW$T$156     .dwtag  DW_TAG_typedef
    6846                            .dwattr $C$DW$T$156, DW_AT_name("__uintmax_t")
    6847                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$146)
    6848                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    6849                            .dwattr $C$DW$T$156, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6850                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x67)
    6851                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x14)
    6852                    
    6853                    $C$DW$T$157     .dwtag  DW_TAG_typedef
    6854                            .dwattr $C$DW$T$157, DW_AT_name("__rman_res_t")
    6855                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$156)
    6856                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    6857                            .dwattr $C$DW$T$157, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6858                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x8f)
    6859                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x19)
    6860                    
    6861                    $C$DW$T$158     .dwtag  DW_TAG_typedef
    6862                            .dwattr $C$DW$T$158, DW_AT_name("uintmax_t")
    6863                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$156)
    6864                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    6865                            .dwattr $C$DW$T$158, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6866                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x58)
    6867                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x16)
    6868                    
    6869                    $C$DW$T$159     .dwtag  DW_TAG_typedef
    6870                            .dwattr $C$DW$T$159, DW_AT_name("uint64_t")
    6871                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$146)
    6872                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  126

    6873                            .dwattr $C$DW$T$159, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6874                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x47)
    6875                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x15)
    6876                    
    6877                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    6878                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    6879                            .dwattr $C$DW$T$16, DW_AT_name("float")
    6880                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    6881                    
    6882                    $C$DW$T$160     .dwtag  DW_TAG_typedef
    6883                            .dwattr $C$DW$T$160, DW_AT_name("__float_t")
    6884                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$16)
    6885                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    6886                            .dwattr $C$DW$T$160, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6887                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x50)
    6888                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x10)
    6889                    
    6890                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    6891                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    6892                            .dwattr $C$DW$T$17, DW_AT_name("double")
    6893                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    6894                    
    6895                    $C$DW$T$161     .dwtag  DW_TAG_typedef
    6896                            .dwattr $C$DW$T$161, DW_AT_name("__double_t")
    6897                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$17)
    6898                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    6899                            .dwattr $C$DW$T$161, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6900                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x4f)
    6901                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x11)
    6902                    
    6903                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    6904                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    6905                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    6906                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    6907                    
    6908                    $C$DW$T$38      .dwtag  DW_TAG_base_type
    6909                            .dwattr $C$DW$T$38, DW_AT_encoding(DW_ATE_unsigned_char)
    6910                            .dwattr $C$DW$T$38, DW_AT_name("unsigned char")
    6911                            .dwattr $C$DW$T$38, DW_AT_byte_size(0x01)
    6912                    
    6913                    
    6914                    $C$DW$T$19      .dwtag  DW_TAG_structure_type
    6915                            .dwattr $C$DW$T$19, DW_AT_name("__mq")
    6916                            .dwattr $C$DW$T$19, DW_AT_declaration
    6917                            .dwattr $C$DW$T$19, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6918                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x47)
    6919                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x10)
    6920                            .dwendtag $C$DW$T$19
    6921                    
    6922                    $C$DW$T$163     .dwtag  DW_TAG_pointer_type
    6923                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$19)
    6924                            .dwattr $C$DW$T$163, DW_AT_address_class(0x20)
    6925                    
    6926                    $C$DW$T$164     .dwtag  DW_TAG_typedef
    6927                            .dwattr $C$DW$T$164, DW_AT_name("__mqd_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  127

    6928                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$163)
    6929                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    6930                            .dwattr $C$DW$T$164, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6931                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x47)
    6932                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x16)
    6933                    
    6934                    
    6935                    $C$DW$T$20      .dwtag  DW_TAG_structure_type
    6936                            .dwattr $C$DW$T$20, DW_AT_name("__timer")
    6937                            .dwattr $C$DW$T$20, DW_AT_declaration
    6938                            .dwattr $C$DW$T$20, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6939                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x46)
    6940                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
    6941                            .dwendtag $C$DW$T$20
    6942                    
    6943                    $C$DW$T$165     .dwtag  DW_TAG_pointer_type
    6944                            .dwattr $C$DW$T$165, DW_AT_type(*$C$DW$T$20)
    6945                            .dwattr $C$DW$T$165, DW_AT_address_class(0x20)
    6946                    
    6947                    $C$DW$T$166     .dwtag  DW_TAG_typedef
    6948                            .dwattr $C$DW$T$166, DW_AT_name("__timer_t")
    6949                            .dwattr $C$DW$T$166, DW_AT_type(*$C$DW$T$165)
    6950                            .dwattr $C$DW$T$166, DW_AT_language(DW_LANG_C)
    6951                            .dwattr $C$DW$T$166, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6952                            .dwattr $C$DW$T$166, DW_AT_decl_line(0x46)
    6953                            .dwattr $C$DW$T$166, DW_AT_decl_column(0x19)
    6954                    
    6955                    
    6956                    $C$DW$T$22      .dwtag  DW_TAG_structure_type
    6957                            .dwattr $C$DW$T$22, DW_AT_name("__va_list_t")
    6958                            .dwattr $C$DW$T$22, DW_AT_byte_size(0x04)
    6959                    $C$DW$313       .dwtag  DW_TAG_member
    6960                            .dwattr $C$DW$313, DW_AT_type(*$C$DW$T$3)
    6961                            .dwattr $C$DW$313, DW_AT_name("__ap")
    6962                            .dwattr $C$DW$313, DW_AT_TI_symbol_name("__ap")
    6963                            .dwattr $C$DW$313, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    6964                            .dwattr $C$DW$313, DW_AT_accessibility(DW_ACCESS_public)
    6965                            .dwattr $C$DW$313, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/i
    6966                            .dwattr $C$DW$313, DW_AT_decl_line(0x88)
    6967                            .dwattr $C$DW$313, DW_AT_decl_column(0x0c)
    6968                    
    6969                            .dwattr $C$DW$T$22, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    6970                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x87)
    6971                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x10)
    6972                            .dwendtag $C$DW$T$22
    6973                    
    6974                    $C$DW$T$167     .dwtag  DW_TAG_typedef
    6975                            .dwattr $C$DW$T$167, DW_AT_name("__va_list")
    6976                            .dwattr $C$DW$T$167, DW_AT_type(*$C$DW$T$22)
    6977                            .dwattr $C$DW$T$167, DW_AT_language(DW_LANG_C)
    6978                            .dwattr $C$DW$T$167, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    6979                            .dwattr $C$DW$T$167, DW_AT_decl_line(0x89)
    6980                            .dwattr $C$DW$T$167, DW_AT_decl_column(0x03)
    6981                    
    6982                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  128

    6983                    
    6984                    ;***************************************************************
    6985                    ;* DWARF CIE ENTRIES                                           *
    6986                    ;***************************************************************
    6987                    
    6988                    $C$DW$CIE       .dwcie 14
    6989                            .dwcfi  cfa_register, 13
    6990                            .dwcfi  cfa_offset, 0
    6991                            .dwcfi  same_value, 4
    6992                            .dwcfi  same_value, 5
    6993                            .dwcfi  same_value, 6
    6994                            .dwcfi  same_value, 7
    6995                            .dwcfi  same_value, 8
    6996                            .dwcfi  same_value, 9
    6997                            .dwcfi  same_value, 10
    6998                            .dwcfi  same_value, 11
    6999                            .dwcfi  same_value, 80
    7000                            .dwcfi  same_value, 81
    7001                            .dwcfi  same_value, 82
    7002                            .dwcfi  same_value, 83
    7003                            .dwcfi  same_value, 84
    7004                            .dwcfi  same_value, 85
    7005                            .dwcfi  same_value, 86
    7006                            .dwcfi  same_value, 87
    7007                            .dwcfi  same_value, 88
    7008                            .dwcfi  same_value, 89
    7009                            .dwcfi  same_value, 90
    7010                            .dwcfi  same_value, 91
    7011                            .dwcfi  same_value, 92
    7012                            .dwcfi  same_value, 93
    7013                            .dwcfi  same_value, 94
    7014                            .dwcfi  same_value, 95
    7015                            .dwendentry
    7016                    
    7017                    ;***************************************************************
    7018                    ;* DWARF REGISTER MAP                                          *
    7019                    ;***************************************************************
    7020                    
    7021                    $C$DW$314       .dwtag  DW_TAG_TI_assign_register
    7022                            .dwattr $C$DW$314, DW_AT_name("A1")
    7023                            .dwattr $C$DW$314, DW_AT_location[DW_OP_reg0]
    7024                    
    7025                    $C$DW$315       .dwtag  DW_TAG_TI_assign_register
    7026                            .dwattr $C$DW$315, DW_AT_name("A2")
    7027                            .dwattr $C$DW$315, DW_AT_location[DW_OP_reg1]
    7028                    
    7029                    $C$DW$316       .dwtag  DW_TAG_TI_assign_register
    7030                            .dwattr $C$DW$316, DW_AT_name("A3")
    7031                            .dwattr $C$DW$316, DW_AT_location[DW_OP_reg2]
    7032                    
    7033                    $C$DW$317       .dwtag  DW_TAG_TI_assign_register
    7034                            .dwattr $C$DW$317, DW_AT_name("A4")
    7035                            .dwattr $C$DW$317, DW_AT_location[DW_OP_reg3]
    7036                    
    7037                    $C$DW$318       .dwtag  DW_TAG_TI_assign_register
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  129

    7038                            .dwattr $C$DW$318, DW_AT_name("V1")
    7039                            .dwattr $C$DW$318, DW_AT_location[DW_OP_reg4]
    7040                    
    7041                    $C$DW$319       .dwtag  DW_TAG_TI_assign_register
    7042                            .dwattr $C$DW$319, DW_AT_name("V2")
    7043                            .dwattr $C$DW$319, DW_AT_location[DW_OP_reg5]
    7044                    
    7045                    $C$DW$320       .dwtag  DW_TAG_TI_assign_register
    7046                            .dwattr $C$DW$320, DW_AT_name("V3")
    7047                            .dwattr $C$DW$320, DW_AT_location[DW_OP_reg6]
    7048                    
    7049                    $C$DW$321       .dwtag  DW_TAG_TI_assign_register
    7050                            .dwattr $C$DW$321, DW_AT_name("V4")
    7051                            .dwattr $C$DW$321, DW_AT_location[DW_OP_reg7]
    7052                    
    7053                    $C$DW$322       .dwtag  DW_TAG_TI_assign_register
    7054                            .dwattr $C$DW$322, DW_AT_name("V5")
    7055                            .dwattr $C$DW$322, DW_AT_location[DW_OP_reg8]
    7056                    
    7057                    $C$DW$323       .dwtag  DW_TAG_TI_assign_register
    7058                            .dwattr $C$DW$323, DW_AT_name("V6")
    7059                            .dwattr $C$DW$323, DW_AT_location[DW_OP_reg9]
    7060                    
    7061                    $C$DW$324       .dwtag  DW_TAG_TI_assign_register
    7062                            .dwattr $C$DW$324, DW_AT_name("V7")
    7063                            .dwattr $C$DW$324, DW_AT_location[DW_OP_reg10]
    7064                    
    7065                    $C$DW$325       .dwtag  DW_TAG_TI_assign_register
    7066                            .dwattr $C$DW$325, DW_AT_name("V8")
    7067                            .dwattr $C$DW$325, DW_AT_location[DW_OP_reg11]
    7068                    
    7069                    $C$DW$326       .dwtag  DW_TAG_TI_assign_register
    7070                            .dwattr $C$DW$326, DW_AT_name("V9")
    7071                            .dwattr $C$DW$326, DW_AT_location[DW_OP_reg12]
    7072                    
    7073                    $C$DW$327       .dwtag  DW_TAG_TI_assign_register
    7074                            .dwattr $C$DW$327, DW_AT_name("SP")
    7075                            .dwattr $C$DW$327, DW_AT_location[DW_OP_reg13]
    7076                    
    7077                    $C$DW$328       .dwtag  DW_TAG_TI_assign_register
    7078                            .dwattr $C$DW$328, DW_AT_name("LR")
    7079                            .dwattr $C$DW$328, DW_AT_location[DW_OP_reg14]
    7080                    
    7081                    $C$DW$329       .dwtag  DW_TAG_TI_assign_register
    7082                            .dwattr $C$DW$329, DW_AT_name("PC")
    7083                            .dwattr $C$DW$329, DW_AT_location[DW_OP_reg15]
    7084                    
    7085                    $C$DW$330       .dwtag  DW_TAG_TI_assign_register
    7086                            .dwattr $C$DW$330, DW_AT_name("SR")
    7087                            .dwattr $C$DW$330, DW_AT_location[DW_OP_reg17]
    7088                    
    7089                    $C$DW$331       .dwtag  DW_TAG_TI_assign_register
    7090                            .dwattr $C$DW$331, DW_AT_name("AP")
    7091                            .dwattr $C$DW$331, DW_AT_location[DW_OP_reg7]
    7092                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  130

    7093                    $C$DW$332       .dwtag  DW_TAG_TI_assign_register
    7094                            .dwattr $C$DW$332, DW_AT_name("D0")
    7095                            .dwattr $C$DW$332, DW_AT_location[DW_OP_regx 0x40]
    7096                    
    7097                    $C$DW$333       .dwtag  DW_TAG_TI_assign_register
    7098                            .dwattr $C$DW$333, DW_AT_name("D0_hi")
    7099                            .dwattr $C$DW$333, DW_AT_location[DW_OP_regx 0x41]
    7100                    
    7101                    $C$DW$334       .dwtag  DW_TAG_TI_assign_register
    7102                            .dwattr $C$DW$334, DW_AT_name("D1")
    7103                            .dwattr $C$DW$334, DW_AT_location[DW_OP_regx 0x42]
    7104                    
    7105                    $C$DW$335       .dwtag  DW_TAG_TI_assign_register
    7106                            .dwattr $C$DW$335, DW_AT_name("D1_hi")
    7107                            .dwattr $C$DW$335, DW_AT_location[DW_OP_regx 0x43]
    7108                    
    7109                    $C$DW$336       .dwtag  DW_TAG_TI_assign_register
    7110                            .dwattr $C$DW$336, DW_AT_name("D2")
    7111                            .dwattr $C$DW$336, DW_AT_location[DW_OP_regx 0x44]
    7112                    
    7113                    $C$DW$337       .dwtag  DW_TAG_TI_assign_register
    7114                            .dwattr $C$DW$337, DW_AT_name("D2_hi")
    7115                            .dwattr $C$DW$337, DW_AT_location[DW_OP_regx 0x45]
    7116                    
    7117                    $C$DW$338       .dwtag  DW_TAG_TI_assign_register
    7118                            .dwattr $C$DW$338, DW_AT_name("D3")
    7119                            .dwattr $C$DW$338, DW_AT_location[DW_OP_regx 0x46]
    7120                    
    7121                    $C$DW$339       .dwtag  DW_TAG_TI_assign_register
    7122                            .dwattr $C$DW$339, DW_AT_name("D3_hi")
    7123                            .dwattr $C$DW$339, DW_AT_location[DW_OP_regx 0x47]
    7124                    
    7125                    $C$DW$340       .dwtag  DW_TAG_TI_assign_register
    7126                            .dwattr $C$DW$340, DW_AT_name("D4")
    7127                            .dwattr $C$DW$340, DW_AT_location[DW_OP_regx 0x48]
    7128                    
    7129                    $C$DW$341       .dwtag  DW_TAG_TI_assign_register
    7130                            .dwattr $C$DW$341, DW_AT_name("D4_hi")
    7131                            .dwattr $C$DW$341, DW_AT_location[DW_OP_regx 0x49]
    7132                    
    7133                    $C$DW$342       .dwtag  DW_TAG_TI_assign_register
    7134                            .dwattr $C$DW$342, DW_AT_name("D5")
    7135                            .dwattr $C$DW$342, DW_AT_location[DW_OP_regx 0x4a]
    7136                    
    7137                    $C$DW$343       .dwtag  DW_TAG_TI_assign_register
    7138                            .dwattr $C$DW$343, DW_AT_name("D5_hi")
    7139                            .dwattr $C$DW$343, DW_AT_location[DW_OP_regx 0x4b]
    7140                    
    7141                    $C$DW$344       .dwtag  DW_TAG_TI_assign_register
    7142                            .dwattr $C$DW$344, DW_AT_name("D6")
    7143                            .dwattr $C$DW$344, DW_AT_location[DW_OP_regx 0x4c]
    7144                    
    7145                    $C$DW$345       .dwtag  DW_TAG_TI_assign_register
    7146                            .dwattr $C$DW$345, DW_AT_name("D6_hi")
    7147                            .dwattr $C$DW$345, DW_AT_location[DW_OP_regx 0x4d]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  131

    7148                    
    7149                    $C$DW$346       .dwtag  DW_TAG_TI_assign_register
    7150                            .dwattr $C$DW$346, DW_AT_name("D7")
    7151                            .dwattr $C$DW$346, DW_AT_location[DW_OP_regx 0x4e]
    7152                    
    7153                    $C$DW$347       .dwtag  DW_TAG_TI_assign_register
    7154                            .dwattr $C$DW$347, DW_AT_name("D7_hi")
    7155                            .dwattr $C$DW$347, DW_AT_location[DW_OP_regx 0x4f]
    7156                    
    7157                    $C$DW$348       .dwtag  DW_TAG_TI_assign_register
    7158                            .dwattr $C$DW$348, DW_AT_name("D8")
    7159                            .dwattr $C$DW$348, DW_AT_location[DW_OP_regx 0x50]
    7160                    
    7161                    $C$DW$349       .dwtag  DW_TAG_TI_assign_register
    7162                            .dwattr $C$DW$349, DW_AT_name("D8_hi")
    7163                            .dwattr $C$DW$349, DW_AT_location[DW_OP_regx 0x51]
    7164                    
    7165                    $C$DW$350       .dwtag  DW_TAG_TI_assign_register
    7166                            .dwattr $C$DW$350, DW_AT_name("D9")
    7167                            .dwattr $C$DW$350, DW_AT_location[DW_OP_regx 0x52]
    7168                    
    7169                    $C$DW$351       .dwtag  DW_TAG_TI_assign_register
    7170                            .dwattr $C$DW$351, DW_AT_name("D9_hi")
    7171                            .dwattr $C$DW$351, DW_AT_location[DW_OP_regx 0x53]
    7172                    
    7173                    $C$DW$352       .dwtag  DW_TAG_TI_assign_register
    7174                            .dwattr $C$DW$352, DW_AT_name("D10")
    7175                            .dwattr $C$DW$352, DW_AT_location[DW_OP_regx 0x54]
    7176                    
    7177                    $C$DW$353       .dwtag  DW_TAG_TI_assign_register
    7178                            .dwattr $C$DW$353, DW_AT_name("D10_hi")
    7179                            .dwattr $C$DW$353, DW_AT_location[DW_OP_regx 0x55]
    7180                    
    7181                    $C$DW$354       .dwtag  DW_TAG_TI_assign_register
    7182                            .dwattr $C$DW$354, DW_AT_name("D11")
    7183                            .dwattr $C$DW$354, DW_AT_location[DW_OP_regx 0x56]
    7184                    
    7185                    $C$DW$355       .dwtag  DW_TAG_TI_assign_register
    7186                            .dwattr $C$DW$355, DW_AT_name("D11_hi")
    7187                            .dwattr $C$DW$355, DW_AT_location[DW_OP_regx 0x57]
    7188                    
    7189                    $C$DW$356       .dwtag  DW_TAG_TI_assign_register
    7190                            .dwattr $C$DW$356, DW_AT_name("D12")
    7191                            .dwattr $C$DW$356, DW_AT_location[DW_OP_regx 0x58]
    7192                    
    7193                    $C$DW$357       .dwtag  DW_TAG_TI_assign_register
    7194                            .dwattr $C$DW$357, DW_AT_name("D12_hi")
    7195                            .dwattr $C$DW$357, DW_AT_location[DW_OP_regx 0x59]
    7196                    
    7197                    $C$DW$358       .dwtag  DW_TAG_TI_assign_register
    7198                            .dwattr $C$DW$358, DW_AT_name("D13")
    7199                            .dwattr $C$DW$358, DW_AT_location[DW_OP_regx 0x5a]
    7200                    
    7201                    $C$DW$359       .dwtag  DW_TAG_TI_assign_register
    7202                            .dwattr $C$DW$359, DW_AT_name("D13_hi")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:23 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
adc.asm                                                              PAGE  132

    7203                            .dwattr $C$DW$359, DW_AT_location[DW_OP_regx 0x5b]
    7204                    
    7205                    $C$DW$360       .dwtag  DW_TAG_TI_assign_register
    7206                            .dwattr $C$DW$360, DW_AT_name("D14")
    7207                            .dwattr $C$DW$360, DW_AT_location[DW_OP_regx 0x5c]
    7208                    
    7209                    $C$DW$361       .dwtag  DW_TAG_TI_assign_register
    7210                            .dwattr $C$DW$361, DW_AT_name("D14_hi")
    7211                            .dwattr $C$DW$361, DW_AT_location[DW_OP_regx 0x5d]
    7212                    
    7213                    $C$DW$362       .dwtag  DW_TAG_TI_assign_register
    7214                            .dwattr $C$DW$362, DW_AT_name("D15")
    7215                            .dwattr $C$DW$362, DW_AT_location[DW_OP_regx 0x5e]
    7216                    
    7217                    $C$DW$363       .dwtag  DW_TAG_TI_assign_register
    7218                            .dwattr $C$DW$363, DW_AT_name("D15_hi")
    7219                            .dwattr $C$DW$363, DW_AT_location[DW_OP_regx 0x5f]
    7220                    
    7221                    $C$DW$364       .dwtag  DW_TAG_TI_assign_register
    7222                            .dwattr $C$DW$364, DW_AT_name("FPEXC")
    7223                            .dwattr $C$DW$364, DW_AT_location[DW_OP_reg18]
    7224                    
    7225                    $C$DW$365       .dwtag  DW_TAG_TI_assign_register
    7226                            .dwattr $C$DW$365, DW_AT_name("FPSCR")
    7227                            .dwattr $C$DW$365, DW_AT_location[DW_OP_reg19]
    7228                    
    7229                            .dwendtag $C$DW$CU
    7230                    

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 1055 (90%)
Number of Thumb2 ins encoded as Thumb2 = 105 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 154


No Assembly Errors, No Assembly Warnings
