m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
vsipo
!s110 1618557692
!i10b 1
!s100 gjaEgD]A]Q^E6oFloz1XP2
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IR<jC9CoC670Z2bo[jzTRE0
Z1 dC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo
w1618557688
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo/sipo.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo/sipo.v
!i122 2
L0 1 16
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OV;L;2020.3;71
r1
!s85 0
31
!s108 1618557692.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo/sipo.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo/sipo.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vsipo_tb
!s110 1618557584
!i10b 1
!s100 6YLd;5dlJ7@Fcad6anf490
R0
Ig7zfbbYgf1DX_lVECWT1h2
R1
w1618557580
8C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo/sipo_tb.v
FC:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo/sipo_tb.v
!i122 1
L0 1 32
R2
R3
r1
!s85 0
31
!s108 1618557584.000000
!s107 C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo/sipo_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/sipo/sipo_tb.v|
!i113 1
R4
R5
