#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Oct 18 01:57:51 2019
# Process ID: 31999
# Current directory: /home/hantaoz3/cs233git/FPGALab3
# Command line: vivado
# Log file: /home/hantaoz3/cs233git/FPGALab3/vivado.log
# Journal file: /home/hantaoz3/cs233git/FPGALab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5884.184 ; gain = 97.668 ; free physical = 3794 ; free virtual = 11717
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 18 01:59:59 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab3/.Xil/Vivado-31999-linux-10.ews.illinois.edu/dcp/top_level.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab3/.Xil/Vivado-31999-linux-10.ews.illinois.edu/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6130.930 ; gain = 0.000 ; free physical = 3512 ; free virtual = 11494
Restored from archive | CPU: 0.020000 secs | Memory: 0.166534 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6130.930 ; gain = 0.000 ; free physical = 3512 ; free virtual = 11494
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6266.492 ; gain = 311.363 ; free physical = 3395 ; free virtual = 11377
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 18 02:00:48 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
