;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #200
	SUB @121, 103
	SUB #17, @10
	SUB @120, 109
	CMP @121, 103
	ADD 410, 870
	ADD 10, 820
	DAT #200, <-0
	SPL <0, 90
	ADD #270, <0
	CMP 710, 7
	SUB 207, <120
	SUB <0, @2
	DJN -1, @-20
	JMN -0, @-20
	SUB @121, 106
	SLT 771, 100
	SUB @0, 90
	SPL 12, <-0
	SUB <260, 62
	ADD #270, <0
	JMZ -6, @327
	MOV -6, <327
	JMZ 20, <12
	SUB @0, 32
	SUB @0, 32
	JMZ <121, 106
	SUB @12, @-0
	SPL 12, <-0
	SPL <0, 90
	SUB 20, @12
	SUB #17, @10
	SUB #17, @10
	SUB 207, <120
	DAT #-226, #106
	SUB @0, @2
	MOV -7, <-20
	SPL 0, -202
	MOV -7, <-20
	SUB 12, @10
	MOV -7, <-20
	SPL 0, -202
	SPL 0, -202
	CMP 10, 20
	SPL 0, -202
	CMP -207, <-120
