# Reading D:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do xxx33_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/LT/Desktop/juanji {C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:11 on Feb 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/LT/Desktop/juanji" C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v 
# -- Compiling module Matrix_Generate_3x3_8Bit
# 
# Top level modules:
# 	Matrix_Generate_3x3_8Bit
# End time: 10:18:11 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/LT/Desktop/juanji {C:/Users/LT/Desktop/juanji/shift8bit_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:11 on Feb 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/LT/Desktop/juanji" C:/Users/LT/Desktop/juanji/shift8bit_64.v 
# -- Compiling module shift8bit_64
# 
# Top level modules:
# 	shift8bit_64
# End time: 10:18:11 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/LT/Desktop/juanji {C:/Users/LT/Desktop/juanji/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:11 on Feb 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/LT/Desktop/juanji" C:/Users/LT/Desktop/juanji/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:18:11 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/LT/Desktop/juanji {C:/Users/LT/Desktop/juanji/tb_3x3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:11 on Feb 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/LT/Desktop/juanji" C:/Users/LT/Desktop/juanji/tb_3x3.v 
# -- Compiling module tb_3x3
# 
# Top level modules:
# 	tb_3x3
# End time: 10:18:11 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tb_3x3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" tb_3x3 
# Start time: 10:18:11 on Feb 27,2023
# Loading work.tb_3x3
# Loading work.Matrix_Generate_3x3_8Bit
# Loading work.shift8bit_64
# Loading altera_mf_ver.altshift_taps
# Loading work.adder
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uR File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uR/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uG File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uG/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uB File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uB/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(201): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uu File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uu/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/tb_3x3/Matrix_Generate_3x3_8Bit_u/Rpadd_d
add wave -position end  sim:/tb_3x3/Matrix_Generate_3x3_8Bit_u/Gpadd_d
add wave -position end  sim:/tb_3x3/Matrix_Generate_3x3_8Bit_u/Bpadd_d
restart
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uR File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uR/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uG File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uG/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uB File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uB/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(201): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uu File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uu/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
run -all
# GetModuleFileName: 找不到指定的模块。
# 
# 
add wave -position end  sim:/tb_3x3/Matrix_Generate_3x3_8Bit_u/Rpadd
add wave -position end  sim:/tb_3x3/Matrix_Generate_3x3_8Bit_u/Gpadd
add wave -position end  sim:/tb_3x3/Matrix_Generate_3x3_8Bit_u/Bpadd
restart
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uR File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uR/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(57): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uG File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uG/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(76): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uB File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uB/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3015) C:/Users/LT/Desktop/juanji/Matrix_Generate_3x3_8Bit.v(201): [PCDPC] - Port size (1) does not match connection size (32) for port 'clken'. The port definition is at: C:/Users/LT/Desktop/juanji/shift8bit_64.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uu File: C:/Users/LT/Desktop/juanji/shift8bit_64.v
# ** Warning: (vsim-3017) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb_3x3/Matrix_Generate_3x3_8Bit_u/shift8bit_64_uu/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/LT/Desktop/juanji/shift8bit_64.v(69): [TFMPC] - Missing connection for port 'sclr'.
run -all
# GetModuleFileName: 找不到指定的模块。
# 
# 
# WARNING: No extended dataflow license exists
# End time: 10:53:35 on Feb 27,2023, Elapsed time: 0:35:24
# Errors: 0, Warnings: 37
