WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1276703 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 11 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1276703 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 11 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 21316877 heartbeat IPC: 0.4691 cumulative IPC: 0.2495 (Simulation time: 00 hr 01 min 34 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 20040175 cumulative IPC: 0.2495 (Simulation time: 00 hr 01 min 34 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 20040175 cumulative IPC: 0.2495 (Simulation time: 00 hr 01 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2495 instructions: 5000000 cycles: 20040175
CPU 0 Branch Prediction Accuracy: 95.31% MPKI: 10.09 Average ROB Occupancy at Mispredict: 49.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.112
BRANCH_INDIRECT: 0.001
BRANCH_CONDITIONAL: 9.96
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0.0024
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     325304 HIT:     155456 MISS:     169848
LLC LOAD         ACCESS:     195012 HIT:      52274 MISS:     142738
LLC RFO          ACCESS:      45786 HIT:      19732 MISS:      26054
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      83208 HIT:      83204 MISS:          4
LLC TRANSLATION  ACCESS:       1298 HIT:        246 MISS:       1052
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 775.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1094283 HIT:    1039418 MISS:      54865
cpu0_DTLB LOAD         ACCESS:    1094283 HIT:    1039418 MISS:      54865
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.27 cycles
cpu0_ITLB TOTAL        ACCESS:        507 HIT:        487 MISS:         20
cpu0_ITLB LOAD         ACCESS:        507 HIT:        487 MISS:         20
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 186.2 cycles
cpu0_L1D TOTAL        ACCESS:    1252016 HIT:     562738 MISS:     689278
cpu0_L1D LOAD         ACCESS:     944449 HIT:     389749 MISS:     554700
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     303289 HIT:     171166 MISS:     132123
cpu0_L1D TRANSLATION  ACCESS:       4278 HIT:       1823 MISS:       2455
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.4 cycles
cpu0_L1I TOTAL        ACCESS:        598 HIT:        448 MISS:        150
cpu0_L1I LOAD         ACCESS:        598 HIT:        448 MISS:        150
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 288.9 cycles
cpu0_L2C TOTAL        ACCESS:     403287 HIT:     161185 MISS:     242102
cpu0_L2C LOAD         ACCESS:     244815 HIT:      49803 MISS:     195012
cpu0_L2C RFO          ACCESS:      51430 HIT:       5643 MISS:      45787
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104699 HIT:     104694 MISS:          5
cpu0_L2C TRANSLATION  ACCESS:       2343 HIT:       1045 MISS:       1298
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 565 cycles
cpu0_STLB TOTAL        ACCESS:      34812 HIT:      30524 MISS:       4288
cpu0_STLB LOAD         ACCESS:      34812 HIT:      30524 MISS:       4288
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 477.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      45081
  ROW_BUFFER_MISS:     124704
 AVG DBUS CONGESTED CYCLE: 3.944
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3646
  FULL:      56093
