digraph "0_linux_71b3c126e61177eb693423f2e18a1914205b165e@pointer" {
"1000105" [label="(Call,*mm = current->mm)"];
"1000120" [label="(Call,mm_cpumask(mm))"];
"1000119" [label="(Call,cpumask_any_but(mm_cpumask(mm), smp_processor_id()))"];
"1000118" [label="(Call,cpumask_any_but(mm_cpumask(mm), smp_processor_id()) < nr_cpu_ids)"];
"1000125" [label="(Call,mm_cpumask(mm))"];
"1000124" [label="(Call,flush_tlb_others(mm_cpumask(mm), mm, 0UL, TLB_FLUSH_ALL))"];
"1000123" [label="(Identifier,nr_cpu_ids)"];
"1000127" [label="(Identifier,mm)"];
"1000107" [label="(Call,current->mm)"];
"1000121" [label="(Identifier,mm)"];
"1000129" [label="(Identifier,TLB_FLUSH_ALL)"];
"1000126" [label="(Identifier,mm)"];
"1000114" [label="(Call,trace_tlb_flush(TLB_LOCAL_SHOOTDOWN, TLB_FLUSH_ALL))"];
"1000124" [label="(Call,flush_tlb_others(mm_cpumask(mm), mm, 0UL, TLB_FLUSH_ALL))"];
"1000125" [label="(Call,mm_cpumask(mm))"];
"1000105" [label="(Call,*mm = current->mm)"];
"1000110" [label="(Call,preempt_disable())"];
"1000119" [label="(Call,cpumask_any_but(mm_cpumask(mm), smp_processor_id()))"];
"1000117" [label="(ControlStructure,if (cpumask_any_but(mm_cpumask(mm), smp_processor_id()) < nr_cpu_ids))"];
"1000128" [label="(Literal,0UL)"];
"1000118" [label="(Call,cpumask_any_but(mm_cpumask(mm), smp_processor_id()) < nr_cpu_ids)"];
"1000120" [label="(Call,mm_cpumask(mm))"];
"1000122" [label="(Call,smp_processor_id())"];
"1000106" [label="(Identifier,mm)"];
"1000103" [label="(Block,)"];
"1000130" [label="(Call,preempt_enable())"];
"1000131" [label="(MethodReturn,void)"];
"1000105" -> "1000103"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000110" -> "1000105"  [label="CFG: "];
"1000105" -> "1000131"  [label="DDG: current->mm"];
"1000105" -> "1000120"  [label="DDG: mm"];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000121"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="CFG: "];
"1000120" -> "1000131"  [label="DDG: mm"];
"1000120" -> "1000119"  [label="DDG: mm"];
"1000120" -> "1000125"  [label="DDG: mm"];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000122"  [label="CFG: "];
"1000122" -> "1000119"  [label="AST: "];
"1000123" -> "1000119"  [label="CFG: "];
"1000119" -> "1000131"  [label="DDG: smp_processor_id()"];
"1000119" -> "1000131"  [label="DDG: mm_cpumask(mm)"];
"1000119" -> "1000118"  [label="DDG: mm_cpumask(mm)"];
"1000119" -> "1000118"  [label="DDG: smp_processor_id()"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000123"  [label="CFG: "];
"1000123" -> "1000118"  [label="AST: "];
"1000126" -> "1000118"  [label="CFG: "];
"1000130" -> "1000118"  [label="CFG: "];
"1000118" -> "1000131"  [label="DDG: nr_cpu_ids"];
"1000118" -> "1000131"  [label="DDG: cpumask_any_but(mm_cpumask(mm), smp_processor_id()) < nr_cpu_ids"];
"1000118" -> "1000131"  [label="DDG: cpumask_any_but(mm_cpumask(mm), smp_processor_id())"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="CFG: "];
"1000125" -> "1000124"  [label="DDG: mm"];
"1000124" -> "1000117"  [label="AST: "];
"1000124" -> "1000129"  [label="CFG: "];
"1000127" -> "1000124"  [label="AST: "];
"1000128" -> "1000124"  [label="AST: "];
"1000129" -> "1000124"  [label="AST: "];
"1000130" -> "1000124"  [label="CFG: "];
"1000124" -> "1000131"  [label="DDG: mm_cpumask(mm)"];
"1000124" -> "1000131"  [label="DDG: TLB_FLUSH_ALL"];
"1000124" -> "1000131"  [label="DDG: mm"];
"1000124" -> "1000131"  [label="DDG: flush_tlb_others(mm_cpumask(mm), mm, 0UL, TLB_FLUSH_ALL)"];
"1000114" -> "1000124"  [label="DDG: TLB_FLUSH_ALL"];
}
