// Seed: 4020695783
module module_0 (
    input  tri1  id_0
    , id_3,
    output uwire id_1
);
  logic [7:0] id_4, id_5;
  supply0 id_6 = 1'd0, id_7;
  wire id_8;
  assign id_4[1] = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wire id_6,
    input uwire id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    output tri id_11,
    input tri id_12,
    input supply0 id_13,
    output uwire id_14,
    input tri id_15,
    input tri1 id_16,
    input uwire id_17,
    input tri0 id_18,
    input wand id_19,
    output uwire id_20,
    input supply1 id_21,
    output logic id_22,
    input tri1 id_23,
    input wor id_24
    , id_27,
    output wand id_25
);
  wire id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35;
  module_0(
      id_4, id_25
  );
  assign id_27 = 1;
  always id_22 = @(!id_3) 1;
endmodule
