I 000056 55 744           1618237287275 Comportamentala
(_unit VHDL(dmux 0 11(comportamentala 0 17))
	(_version ve4)
	(_time 1618237287276 2021.04.12 17:21:27)
	(_source(\../src/Bancomat.vhd\))
	(_parameters tan)
	(_code fbacfaabfdadaaecf2feefa1fefcfefcf3fdfffdaf)
	(_ent
		(_time 1618237287270)
	)
	(_object
		(_port(_int F -1 0 12(_ent(_in))))
		(_port(_int S0 -1 0 13(_ent(_in))))
		(_port(_int S1 -1 0 13(_ent(_in))))
		(_port(_int X0 -1 0 14(_ent(_out))))
		(_port(_int X1 -1 0 14(_ent(_out))))
		(_port(_int X2 -1 0 14(_ent(_out))))
		(_port(_int X3 -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 771           1618237883089 Comportamentala
(_unit VHDL(dmux 0 11(comportamentala 0 17))
	(_version ve4)
	(_time 1618237883090 2021.04.12 17:31:23)
	(_source(\../src/Bancomat.vhd\))
	(_parameters tan)
	(_code 60343060343631776965743a656765676866646634)
	(_ent
		(_time 1618237883087)
	)
	(_object
		(_port(_int F -1 0 12(_ent(_in))))
		(_port(_int S0 -1 0 13(_ent(_in))))
		(_port(_int S1 -1 0 13(_ent(_in))))
		(_port(_int X0 -1 0 14(_ent(_inout))))
		(_port(_int X1 -1 0 14(_ent(_inout))))
		(_port(_int X2 -1 0 14(_ent(_inout))))
		(_port(_int X3 -1 0 14(_ent(_inout))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2))(_read(3)(4)(5)(6)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 752           1618238099281 Comportamentala
(_unit VHDL(dmux 0 11(comportamentala 0 17))
	(_version ve4)
	(_time 1618238099282 2021.04.12 17:34:59)
	(_source(\../src/Bancomat.vhd\))
	(_parameters tan)
	(_code dbddd689dd8d8accd2decf81dedcdedcd3dddfdd8f)
	(_ent
		(_time 1618237883086)
	)
	(_object
		(_port(_int F -1 0 12(_ent(_in))))
		(_port(_int S0 -1 0 13(_ent(_in))))
		(_port(_int S1 -1 0 13(_ent(_in))))
		(_port(_int X0 -1 0 14(_ent(_inout))))
		(_port(_int X1 -1 0 14(_ent(_inout))))
		(_port(_int X2 -1 0 14(_ent(_inout))))
		(_port(_int X3 -1 0 14(_ent(_inout))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 792           1618238324545 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1618238324546 2021.04.12 17:38:44)
	(_source(\../src/Bancomat.vhd\))
	(_parameters tan)
	(_code cdccc098cd9b9cdac4ccd997c8cac8cac5cbc9cb99)
	(_ent
		(_time 1618238324543)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 815           1618476096628 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1618476096629 2021.04.15 11:41:36)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code ddd88b8fdd8b8ccad4dcc987d8dad8dad5dbd9db89)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 990           1618480045622 Comportamentala
(_unit VHDL(registru 0 6(comportamentala 0 13))
	(_version ve4)
	(_time 1618480045623 2021.04.15 12:47:25)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code a5a5f3f2a5f2f6b3ada5b6fef0a2a7a2a0a2a7a3a0)
	(_ent
		(_time 1618480045620)
	)
	(_object
		(_port(_int Mode -1 0 7(_ent(_in))))
		(_port(_int SER -1 0 7(_ent(_in))))
		(_port(_int Clk1 -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_port(_int Qout 0 0 9(_ent(_inout))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(2)(3))(_read(0)(1)(4)(5(d_2_0))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_BIT)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 990           1618480056165 Comportamentala
(_unit VHDL(registru 0 6(comportamentala 0 13))
	(_version ve4)
	(_time 1618480056166 2021.04.15 12:47:36)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code d88edc8ad58f8bced0d8cb838ddfdadfdddfdadedd)
	(_ent
		(_time 1618480045619)
	)
	(_object
		(_port(_int Mode -1 0 7(_ent(_in))))
		(_port(_int SER -1 0 7(_ent(_in))))
		(_port(_int Clk1 -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_port(_int Qout 0 0 9(_ent(_inout))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(2)(3))(_read(0)(1)(4)(5(d_2_0))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_BIT)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 990           1618480635712 Comportamentala
(_unit VHDL(registru 0 6(comportamentala 0 13))
	(_version ve4)
	(_time 1618480635713 2021.04.15 12:57:15)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code b3b3e4e7b5e4e0a5bbb3a0e8e6b4b1b4b6b4b1b5b6)
	(_ent
		(_time 1618480045619)
	)
	(_object
		(_port(_int Mode -1 0 7(_ent(_in))))
		(_port(_int SER -1 0 7(_ent(_in))))
		(_port(_int Clk1 -1 0 7(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_port(_int Qout 0 0 9(_ent(_inout))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5))(_sens(2)(3))(_read(0)(1)(4)(5(d_2_0))))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_BIT)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 739           1618480796035 Comportamentala
(_unit VHDL(registru 0 6(comportamentala 0 13))
	(_version ve4)
	(_time 1618480796036 2021.04.15 12:59:56)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code ebbae9b8bcbcb8fde3e8f8b0beece9eceeece9edee)
	(_ent
		(_time 1618480796033)
	)
	(_object
		(_port(_int Clk1 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_port(_int Qout 0 0 9(_ent(_inout))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_BIT)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 737           1618480830634 Comportamentala
(_unit VHDL(registru 0 6(comportamentala 0 13))
	(_version ve4)
	(_time 1618480830635 2021.04.15 13:00:30)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 1d1d171a4c4a4e0b151e0e46481a1f1a181a1f1b18)
	(_ent
		(_time 1618480830632)
	)
	(_object
		(_port(_int Clk1 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_port(_int Qout 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_BIT)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 735           1618480975093 Comportamentala
(_unit VHDL(registru 0 6(comportamentala 0 13))
	(_version ve4)
	(_time 1618480975094 2021.04.15 13:02:55)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 62343362653531746a617139376560656765606467)
	(_ent
		(_time 1618480975091)
	)
	(_object
		(_port(_int Clk1 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{9~downto~0}~12 0 8(_array -1((_dto i 9 i 0)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_port(_int Qout 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_BIT)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 788           1618481578410 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618481578411 2021.04.15 13:12:58)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 12401115154541041a160149471510151715101417)
	(_ent
		(_time 1618481578408)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -2((_dto i 9 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 702           1618486989738 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618486989739 2021.04.15 14:43:09)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 121212141545120413400648151510174415111411)
	(_ent
		(_time 1618486989736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 6(_ent(_in))))
		(_port(_int S -2 0 7(_ent(_in))))
		(_port(_int REZ 0 0 8(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 702           1618486998660 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618486998661 2021.04.15 14:43:18)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code ece2eabebabbecfaedbef8b6ebebeee9baebefeaef)
	(_ent
		(_time 1618486989735)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 6(_ent(_in))))
		(_port(_int S -2 0 7(_ent(_in))))
		(_port(_int REZ 0 0 8(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000056 55 879           1618493468768 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618493468769 2021.04.15 16:31:08)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code cac99f9e9e9dcadccaccde90cdcdc8cf9ccdc9ccc9)
	(_ent
		(_time 1618489119418)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 6(_ent(_in))))
		(_port(_int S -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int REZ 1 0 8(_ent(_in))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 954           1618493557623 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 13))
	(_version ve4)
	(_time 1618493557624 2021.04.15 16:32:37)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code e5b3b7b7e5b2e5f3e5e2f1bfe2e2e7e0b3e2e6e3e6)
	(_ent
		(_time 1618493557621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 6(_ent(_in))))
		(_port(_int S -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 8(_array -1((_dto i 10 i 0)))))
		(_port(_int REZ 1 0 8(_ent(_in))))
		(_port(_int C -2 0 9(_ent(_inout))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_alias((C)(_string \"0"\)))(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 815           1618494067612 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1618494067613 2021.04.15 16:41:07)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code 05040203545354120c04115f000200020d03010351)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 788           1618494067634 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618494067635 2021.04.15 16:41:07)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 25252421257276332d21367e702227222022272320)
	(_ent
		(_time 1618481578407)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -2((_dto i 9 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 972           1618494875170 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618494875171 2021.04.15 16:54:35)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 90c4969e95c7908690c584ca97979295c697939693)
	(_ent
		(_time 1618494875168)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 9(_array -1((_dto i 10 i 0)))))
		(_port(_int REZ 1 0 9(_ent(_out))))
		(_port(_int C -2 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(3(0))(4))(_sens(4))(_read(0(0))(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 966           1618495821514 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618495821515 2021.04.15 17:10:21)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 383c3d3c356f382e386c2c623f3f3a3d6e3f3b3e3b)
	(_ent
		(_time 1618495821512)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -2 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~12 0 9(_array -2((_dto i 10 i 0)))))
		(_port(_int REZ 1 0 9(_ent(_out))))
		(_port(_int C -2 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(3(0))(4))(_sens(4))(_read(0(0))(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 972           1618496141613 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618496141614 2021.04.15 17:15:41)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 95939e9b95c2958395c181cf92929790c392969396)
	(_ent
		(_time 1618496141611)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 9(_array -1((_dto i 10 i 0)))))
		(_port(_int REZ 1 0 9(_ent(_out))))
		(_port(_int C -2 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(3(0))(4))(_sens(4))(_read(0(0))(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 914           1618498193630 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618498193631 2021.04.15 17:49:53)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 45444e46451245534610511f424247401342464346)
	(_ent
		(_time 1618497671131)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~12 0 9(_array -1((_dto i 10 i 0)))))
		(_port(_int REZ 1 0 9(_ent(_out))))
		(_port(_int C -1 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1(0))(1)(3(1))(3(0))(4))(_sens(4))(_read(0(1))(0(0))(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 968           1618498438826 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618498438827 2021.04.15 17:53:58)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 181d1d1e154f180e1f1c0c421f1f1a1d4e1f1b1e1b)
	(_ent
		(_time 1618497671131)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR{10~downto~0}~12 0 9(_array -1((_dto i 10 i 0)))))
		(_port(_int REZ 1 0 9(_ent(_out))))
		(_port(_int C -1 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(1)(3(1))(3(0))(4))(_sens(4))(_read(0(1))(0(0))(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 987           1618498909149 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618498909150 2021.04.15 18:01:49)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 50525052550750460055440a575752550657535653)
	(_ent
		(_time 1618498909146)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int REZ 0 0 9(_ent(_out))))
		(_port(_int C -1 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(1)(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4))(_sens(4))(_read(0(9))(0(8))(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 987           1618498913336 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618498913337 2021.04.15 18:01:53)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 9c9d9c92cacb9c8acc9988c69b9b9e99ca9b9f9a9f)
	(_ent
		(_time 1618498909145)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int REZ 0 0 9(_ent(_out))))
		(_port(_int C -1 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(1)(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4))(_sens(4))(_read(0(9))(0(8))(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 987           1618499488545 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618499488546 2021.04.15 18:11:28)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 8f8add80dcd88f99df8a9bd588888d8ad9888c898c)
	(_ent
		(_time 1618498909145)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int REZ 0 0 9(_ent(_out))))
		(_port(_int C -1 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(1)(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4))(_sens(4))(_read(0(9))(0(8))(0(7))(0(6))(0(5))(0(4))(0(3))(0(2))(0(1))(0(0))(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 923           1618499974481 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618499974482 2021.04.15 18:19:34)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code b1bfb6e4b5e6b1a7e1b4a5ebb6b6b3b4e7b6b2b7b2)
	(_ent
		(_time 1618498909145)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int REZ 0 0 9(_ent(_out))))
		(_port(_int C -1 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(1)(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4))(_sens(0)(1)(2)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 923           1618499976073 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 14))
	(_version ve4)
	(_time 1618499976074 2021.04.15 18:19:36)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code ebe5b9b9bcbcebfdbbeeffb1ecece9eebdece8ede8)
	(_ent
		(_time 1618498909145)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int REZ 0 0 9(_ent(_out))))
		(_port(_int C -1 0 10(_ent(_inout))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(1)(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4))(_sens(0)(1)(2)(4)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 966           1618502440339 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 15))
	(_version ve4)
	(_time 1618502440340 2021.04.15 19:00:40)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 04000203055304125407105e030306015203070207)
	(_ent
		(_time 1618502440336)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int AUX 0 0 8(_ent(_out))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int REZ 0 0 10(_ent(_out))))
		(_port(_int C -1 0 11(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(1)(2)(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_sens(0)(1)(3)(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 960           1618502587567 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 15))
	(_version ve4)
	(_time 1618502587568 2021.04.15 19:03:07)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 17171011154017014743034d101015124110141114)
	(_ent
		(_time 1618502440335)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int AUX 0 0 8(_ent(_out))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int REZ 0 0 10(_ent(_out))))
		(_port(_int C -1 0 11(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_sens(0)(1)(3)(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 960           1618502696854 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 15))
	(_version ve4)
	(_time 1618502696855 2021.04.15 19:04:56)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code f8feaea9f5aff8eea8aceca2fffffafdaefffbfefb)
	(_ent
		(_time 1618502440335)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int AUX 0 0 8(_ent(_out))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int REZ 0 0 10(_ent(_out))))
		(_port(_int C -1 0 11(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_sens(0)(1)(3)(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 1020          1618502784554 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 15))
	(_version ve4)
	(_time 1618502784555 2021.04.15 19:06:24)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 8f8f8980dcd88f99dfdb9bd588888d8ad9888c898c)
	(_ent
		(_time 1618502440335)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int AUX 0 0 8(_ent(_out))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int REZ 0 0 10(_ent(_out))))
		(_port(_int C -1 0 11(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_sens(0)(1)(3)(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 1020          1618503068797 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 15))
	(_version ve4)
	(_time 1618503068798 2021.04.15 19:11:08)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code e9bdb8bbe5bee9ffb9bdfdb3eeeeebecbfeeeaefea)
	(_ent
		(_time 1618502440335)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int AUX 0 0 8(_ent(_out))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int REZ 0 0 10(_ent(_out))))
		(_port(_int C -1 0 11(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_sens(0)(1)(3)(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 1020          1618503430012 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 15))
	(_version ve4)
	(_time 1618503430013 2021.04.15 19:17:10)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code ecefbabebabbecfabcb8f8b6ebebeee9baebefeaef)
	(_ent
		(_time 1618502440335)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int AUX 0 0 8(_ent(_out))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int REZ 0 0 10(_ent(_out))))
		(_port(_int C -1 0 11(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_sens(0)(1)(3)(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 1020          1618503431453 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 15))
	(_version ve4)
	(_time 1618503431454 2021.04.15 19:17:11)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 898b8e8685de899fd9dd9dd38e8e8b8cdf8e8a8f8a)
	(_ent
		(_time 1618502440335)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int AUX 0 0 8(_ent(_out))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int REZ 0 0 10(_ent(_out))))
		(_port(_int C -1 0 11(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(2(1))(2(0))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_sens(0)(1)(3)(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
V 000056 55 963           1618503525909 Comportamentala
(_unit VHDL(sumator_scazator 0 5(comportamentala 0 15))
	(_version ve4)
	(_time 1618503525910 2021.04.15 19:18:45)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 7e2a787e2e297e682e7a6a2479797c7b28797d787d)
	(_ent
		(_time 1618502440335)
	)
	(_object
		(_type(_int ~BIT_VECTOR{9~downto~0}~12 0 6(_array -1((_dto i 9 i 0)))))
		(_port(_int NR1 0 0 6(_ent(_in))))
		(_port(_int NR2 0 0 7(_ent(_inout))))
		(_port(_int AUX 0 0 8(_ent(_out))))
		(_port(_int S -1 0 9(_ent(_in))))
		(_port(_int REZ 0 0 10(_ent(_out))))
		(_port(_int C -1 0 11(_ent(_inout))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1(9))(1(8))(1(7))(1(6))(1(5))(1(4))(1(3))(1(2))(1(1))(1(0))(2)(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0))(5))(_sens(0)(1)(3)(5)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 774           1618503753575 bhv
(_unit VHDL(full_adder 0 5(bhv 0 10))
	(_version ve4)
	(_time 1618503753576 2021.04.15 19:22:33)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code d6d38585d581d1c08587908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1618503753573)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__13(_arch 1 0 13(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 2 -1)
)
I 000044 55 774           1618503766293 bhv
(_unit VHDL(full_adder 0 5(bhv 0 10))
	(_version ve4)
	(_time 1618503766294 2021.04.15 19:22:46)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 8584838a85d28293d6d4c3dfd58381838183808287)
	(_ent
		(_time 1618503753572)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__13(_arch 1 0 13(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 2 -1)
)
I 000044 55 774           1618503809547 bhv
(_unit VHDL(full_adder 0 5(bhv 0 10))
	(_version ve4)
	(_time 1618503809548 2021.04.15 19:23:29)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 77707877752070612426312d277173717371727075)
	(_ent
		(_time 1618503753572)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__13(_arch 1 0 13(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 2 -1)
)
I 000056 55 815           1618504083741 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1618504083742 2021.04.15 19:28:03)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code 92909e9dc4c4c3859b9386c8979597959a949694c6)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 788           1618504083765 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618504083766 2021.04.15 19:28:03)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code a2a1a8f5a5f5f1b4aaa6b1f9f7a5a0a5a7a5a0a4a7)
	(_ent
		(_time 1618481578407)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -2((_dto i 9 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 2236          1618504116993 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618504116994 2021.04.15 19:28:36)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 74202674752374627420602e737376712273777277)
	(_ent
		(_time 1618504083779)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 23(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 24(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 25(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 26(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(10))(_sens(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(8)(9)))))
			(line__28(_arch 2 0 28(_assignment(_alias((Cout)(C4)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 3 -1)
)
I 000044 55 2236          1618504134276 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618504134277 2021.04.15 19:28:54)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code f5f2a2a4f5a2f5e3f5a1e1aff2f2f7f0a3f2f6f3f6)
	(_ent
		(_time 1618504083779)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 23(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 24(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 25(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 26(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(10))(_sens(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(8)(9)))))
			(line__28(_arch 2 0 28(_assignment(_alias((Cout)(C4)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 3 -1)
)
I 000044 55 747           1618504381588 bhv
(_unit VHDL(full_adder 0 3(bhv 0 8))
	(_version ve4)
	(_time 1618504381589 2021.04.15 19:33:01)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 06540401055101105551405c560002000200030104)
	(_ent
		(_time 1618504381586)
	)
	(_object
		(_port(_int X -1 0 4(_ent(_in))))
		(_port(_int Y -1 0 4(_ent(_in))))
		(_port(_int Cin -1 0 4(_ent(_in))))
		(_port(_int sum -1 0 5(_ent(_out))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv 2 -1)
)
I 000044 55 2236          1618504381596 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 26))
	(_version ve4)
	(_time 1618504381597 2021.04.15 19:33:01)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 06550101055106100652125c010104035001050005)
	(_ent
		(_time 1618504083779)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 28(_ent (_in))))
				(_port(_int Y -1 0 28(_ent (_in))))
				(_port(_int Cin -1 0 28(_ent (_in))))
				(_port(_int sum -1 0 29(_ent (_out))))
				(_port(_int Cout -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 36(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 37(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 38(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 39(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 32(_arch(_uni))))
		(_sig(_int C2 -1 0 32(_arch(_uni))))
		(_sig(_int C3 -1 0 32(_arch(_uni))))
		(_sig(_int C4 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int TMP 1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(10))(_sens(1)(2)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(5))(_sens(8)(9)))))
			(line__41(_arch 2 0 41(_assignment(_alias((Cout)(C4)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 3 -1)
)
I 000044 55 747           1618504402248 bhv
(_unit VHDL(full_adder 0 3(bhv 0 8))
	(_version ve4)
	(_time 1618504402249 2021.04.15 19:33:22)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code b6b2b4e3b5e1b1a0e5e1f0ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1618504381585)
	)
	(_object
		(_port(_int X -1 0 4(_ent(_in))))
		(_port(_int Y -1 0 4(_ent(_in))))
		(_port(_int Cin -1 0 4(_ent(_in))))
		(_port(_int sum -1 0 5(_ent(_out))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv 2 -1)
)
I 000044 55 2236          1618504402256 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 26))
	(_version ve4)
	(_time 1618504402257 2021.04.15 19:33:22)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code b6b3b1e3b5e1b6a0b6e2a2ecb1b1b4b3e0b1b5b0b5)
	(_ent
		(_time 1618504083779)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 28(_ent (_in))))
				(_port(_int Y -1 0 28(_ent (_in))))
				(_port(_int Cin -1 0 28(_ent (_in))))
				(_port(_int sum -1 0 29(_ent (_out))))
				(_port(_int Cout -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 36(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 37(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 38(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 39(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 32(_arch(_uni))))
		(_sig(_int C2 -1 0 32(_arch(_uni))))
		(_sig(_int C3 -1 0 32(_arch(_uni))))
		(_sig(_int C4 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int TMP 1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(10))(_sens(1)(2)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(5))(_sens(8)(9)))))
			(line__41(_arch 2 0 41(_assignment(_alias((Cout)(C4)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 3 -1)
)
I 000044 55 747           1618504736305 bhv
(_unit VHDL(full_adder 0 3(bhv 0 8))
	(_version ve4)
	(_time 1618504736306 2021.04.15 19:38:56)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code a5a0f7f3a5f2a2b3f6f2e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1618504381585)
	)
	(_object
		(_port(_int X -1 0 4(_ent(_in))))
		(_port(_int Y -1 0 4(_ent(_in))))
		(_port(_int Cin -1 0 4(_ent(_in))))
		(_port(_int sum -1 0 5(_ent(_out))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv 2 -1)
)
I 000044 55 2236          1618504736313 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 26))
	(_version ve4)
	(_time 1618504736314 2021.04.15 19:38:56)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code a5a1f2f3a5f2a5b3a5f1b1ffa2a2a7a0f3a2a6a3a6)
	(_ent
		(_time 1618504083779)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 28(_ent (_in))))
				(_port(_int Y -1 0 28(_ent (_in))))
				(_port(_int Cin -1 0 28(_ent (_in))))
				(_port(_int sum -1 0 29(_ent (_out))))
				(_port(_int Cout -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 36(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 37(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 38(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 39(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 32(_arch(_uni))))
		(_sig(_int C2 -1 0 32(_arch(_uni))))
		(_sig(_int C3 -1 0 32(_arch(_uni))))
		(_sig(_int C4 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int TMP 1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(10))(_sens(1)(2)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(5))(_sens(8)(9)))))
			(line__41(_arch 2 0 41(_assignment(_alias((Cout)(C4)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 3 -1)
)
V 000044 55 747           1618505019647 bhv
(_unit VHDL(full_adder 0 3(bhv 0 8))
	(_version ve4)
	(_time 1618505019648 2021.04.15 19:43:39)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 747b7274752373622723322e247270727072717376)
	(_ent
		(_time 1618504381585)
	)
	(_object
		(_port(_int X -1 0 4(_ent(_in))))
		(_port(_int Y -1 0 4(_ent(_in))))
		(_port(_int Cin -1 0 4(_ent(_in))))
		(_port(_int sum -1 0 5(_ent(_out))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv 2 -1)
)
I 000044 55 2505          1618505019655 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 26))
	(_version ve4)
	(_time 1618505019656 2021.04.15 19:43:39)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 747a7774752374627420602e737376712273777277)
	(_ent
		(_time 1618504083779)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 28(_ent (_in))))
				(_port(_int Y -1 0 28(_ent (_in))))
				(_port(_int Cin -1 0 28(_ent (_in))))
				(_port(_int sum -1 0 29(_ent (_out))))
				(_port(_int Cout -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 36(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 37(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 38(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 39(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 32(_arch(_uni))))
		(_sig(_int C2 -1 0 32(_arch(_uni))))
		(_sig(_int C3 -1 0 32(_arch(_uni))))
		(_sig(_int C4 -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int TMP 1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(10(0)))(_sens(0)(2(0))))))
			(line__35__1(_arch 1 0 35(_assignment(_trgt(10(1)))(_sens(0)(2(1))))))
			(line__35__2(_arch 2 0 35(_assignment(_trgt(10(2)))(_sens(0)(2(2))))))
			(line__35__3(_arch 3 0 35(_assignment(_trgt(10(3)))(_sens(0)(2(3))))))
			(line__40(_arch 4 0 40(_assignment(_trgt(5))(_sens(8)(9)))))
			(line__41(_arch 5 0 41(_assignment(_alias((Cout)(C4)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000044 55 2505          1618505167625 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618505167626 2021.04.15 19:46:07)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 75267475752275637521612f727277702372767376)
	(_ent
		(_time 1618504083779)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 23(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 24(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 25(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 26(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(10(0)))(_sens(0)(2(0))))))
			(line__22__1(_arch 1 0 22(_assignment(_trgt(10(1)))(_sens(0)(2(1))))))
			(line__22__2(_arch 2 0 22(_assignment(_trgt(10(2)))(_sens(0)(2(2))))))
			(line__22__3(_arch 3 0 22(_assignment(_trgt(10(3)))(_sens(0)(2(3))))))
			(line__27(_arch 4 0 27(_assignment(_trgt(5))(_sens(8)(9)))))
			(line__28(_arch 5 0 28(_assignment(_alias((Cout)(C4)))(_simpleassign BUF)(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000044 55 5148          1618505555524 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618505555525 2021.04.15 19:52:35)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code b7e2e0e2b5e0b7a1b4e4a3edb0b0b5b2e1b0b4b1b4)
	(_ent
		(_time 1618505555522)
	)
	(_comp
		(Sum_Sub
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Sum_Sub)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 34(_comp Sum_Sub)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA2 0 35(_comp Sum_Sub)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA3 0 36(_comp Sum_Sub)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA4 0 37(_comp Sum_Sub)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA5 0 38(_comp Sum_Sub)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA6 0 39(_comp Sum_Sub)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA7 0 40(_comp Sum_Sub)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA8 0 41(_comp Sum_Sub)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA9 0 42(_comp Sum_Sub)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(16(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(16(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(16(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(16(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(16(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(16(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(16(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(16(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(16(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(16(9)))(_sens(0)(2(9))))))
			(line__44(_arch 10 0 44(_assignment(_trgt(5))(_sens(14)(15)))))
			(line__45(_arch 11 0 45(_assignment(_alias((Cout)(C10)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 12 -1)
)
I 000044 55 4251          1618505634019 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618505634020 2021.04.15 19:53:54)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 4c1d4f4f1a1b4c5a4f1f58164b4b4e491a4b4f4a4f)
	(_ent
		(_time 1618505555521)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 34(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 35(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 36(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 37(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 38(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 39(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 40(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 41(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 42(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(16(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(16(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(16(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(16(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(16(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(16(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(16(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(16(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(16(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(16(9)))(_sens(0)(2(9))))))
			(line__44(_arch 10 0 44(_assignment(_trgt(5))(_sens(14)(15)))))
			(line__45(_arch 11 0 45(_assignment(_alias((Cout)(C10)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 12 -1)
)
I 000044 55 5148          1618505724142 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618505724143 2021.04.15 19:55:24)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 595b5a5b550e594f5a0a4d035e5e5b5c0f5e5a5f5a)
	(_ent
		(_time 1618505555521)
	)
	(_comp
		(Sum_Sub
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Sum_Sub)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 34(_comp Sum_Sub)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA2 0 35(_comp Sum_Sub)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA3 0 36(_comp Sum_Sub)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA4 0 37(_comp Sum_Sub)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA5 0 38(_comp Sum_Sub)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA6 0 39(_comp Sum_Sub)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA7 0 40(_comp Sum_Sub)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA8 0 41(_comp Sum_Sub)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA9 0 42(_comp Sum_Sub)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(16(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(16(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(16(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(16(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(16(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(16(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(16(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(16(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(16(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(16(9)))(_sens(0)(2(9))))))
			(line__44(_arch 10 0 44(_assignment(_trgt(5))(_sens(14)(15)))))
			(line__45(_arch 11 0 45(_assignment(_alias((Cout)(C10)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 12 -1)
)
I 000044 55 5148          1618505767047 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618505767048 2021.04.15 19:56:07)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code f3a2f7a2f5a4f3e5f0a0e7a9f4f4f1f6a5f4f0f5f0)
	(_ent
		(_time 1618505555521)
	)
	(_comp
		(Sum_Sub
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Sum_Sub)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 34(_comp Sum_Sub)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA2 0 35(_comp Sum_Sub)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA3 0 36(_comp Sum_Sub)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA4 0 37(_comp Sum_Sub)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA5 0 38(_comp Sum_Sub)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA6 0 39(_comp Sum_Sub)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA7 0 40(_comp Sum_Sub)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA8 0 41(_comp Sum_Sub)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA9 0 42(_comp Sum_Sub)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(16(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(16(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(16(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(16(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(16(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(16(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(16(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(16(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(16(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(16(9)))(_sens(0)(2(9))))))
			(line__44(_arch 10 0 44(_assignment(_trgt(5))(_sens(14)(15)))))
			(line__45(_arch 11 0 45(_assignment(_alias((Cout)(C10)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 12 -1)
)
I 000044 55 5247          1618505802930 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618505802931 2021.04.15 19:56:42)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 26292123257126302575327c212124237021252025)
	(_ent
		(_time 1618505555521)
	)
	(_comp
		(Sumator_Scazator
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Sumator_Scazator)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 34(_comp Sumator_Scazator)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA2 0 35(_comp Sumator_Scazator)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA3 0 36(_comp Sumator_Scazator)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA4 0 37(_comp Sumator_Scazator)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA5 0 38(_comp Sumator_Scazator)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA6 0 39(_comp Sumator_Scazator)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA7 0 40(_comp Sumator_Scazator)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA8 0 41(_comp Sumator_Scazator)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA9 0 42(_comp Sumator_Scazator)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_implicit)
			(_port
				((X)(X))
				((Y)(Y))
				((Cin)(Cin))
				((sum)(sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(16(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(16(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(16(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(16(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(16(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(16(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(16(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(16(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(16(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(16(9)))(_sens(0)(2(9))))))
			(line__44(_arch 10 0 44(_assignment(_trgt(5))(_sens(14)(15)))))
			(line__45(_arch 11 0 45(_assignment(_alias((Cout)(C10)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 12 -1)
)
I 000044 55 4251          1618505830625 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618505830626 2021.04.15 19:57:10)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 4d1c4e4e1c1a4d5b4e1e59174a4a4f481b4a4e4b4e)
	(_ent
		(_time 1618505555521)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 34(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 35(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 36(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 37(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 38(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 39(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 40(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 41(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 42(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(16(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(16(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(16(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(16(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(16(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(16(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(16(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(16(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(16(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(16(9)))(_sens(0)(2(9))))))
			(line__44(_arch 10 0 44(_assignment(_trgt(5))(_sens(14)(15)))))
			(line__45(_arch 11 0 45(_assignment(_alias((Cout)(C10)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 12 -1)
)
I 000044 55 4251          1618505836007 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618505836008 2021.04.15 19:57:16)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 5c5b5a5e0a0b5c4a5f0f48065b5b5e590a5b5f5a5f)
	(_ent
		(_time 1618505555521)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 34(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 35(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 36(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 37(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 38(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 39(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 40(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 41(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 42(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(16(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(16(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(16(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(16(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(16(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(16(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(16(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(16(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(16(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(16(9)))(_sens(0)(2(9))))))
			(line__44(_arch 10 0 44(_assignment(_trgt(5))(_sens(14)(15)))))
			(line__45(_arch 11 0 45(_assignment(_alias((Cout)(C10)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 12 -1)
)
I 000056 55 788           1618738393521 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618738393522 2021.04.18 12:33:13)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 1a144a1d4e4d490c121809414f1d181d1f1d181c1f)
	(_ent
		(_time 1618481578407)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -2((_dto i 9 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 788           1618738394948 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618738394949 2021.04.18 12:33:14)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code b8eebaecb5efebaeb0baabe3edbfbabfbdbfbabebd)
	(_ent
		(_time 1618481578407)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -2((_dto i 9 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 788           1618738488783 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618738488784 2021.04.18 12:34:48)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 3c3b68396a6b6f2a34382f67693b3e3b393b3e3a39)
	(_ent
		(_time 1618481578407)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -2((_dto i 9 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000045 55 1391          1618740465682 RAM1
(_unit VHDL(ram1 0 4(ram1 0 11))
	(_version ve4)
	(_time 1618740465683 2021.04.18 13:07:45)
	(_source(\../../../Proiect_PSN/Automat bancar/src/ RAM1.vhd\))
	(_parameters tan)
	(_code 86828d8881d18695868294dcd680d2858781848087)
	(_ent
		(_time 1618740465680)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000045 55 737           1618740467921 COMP
(_unit VHDL(comp 0 4(comp 0 8))
	(_version ve4)
	(_time 1618740467922 2021.04.18 13:07:47)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\))
	(_parameters tan)
	(_code 40424142161740574142531a474614474046434616)
	(_ent
		(_time 1618740467919)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 973           1618740469779 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1618740469780 2021.04.18 13:07:49)
	(_source(\../../../Proiect_PSN/Automat bancar/src/MUX4la1.vhd\))
	(_parameters tan)
	(_code 8486d98b85d2d892d18491dfdd82d08381838c82d0)
	(_ent
		(_time 1618740469777)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 5(_array -1((_dto i 9 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000056 55 815           1618740471660 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1618740471661 2021.04.18 13:07:51)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code d7d4d385848186c0ded6c38dd2d0d2d0dfd1d3d183)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 788           1618740471682 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618740471683 2021.04.18 13:07:51)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code f6f4f4a6f5a1a5e0fef2e5ada3f1f4f1f3f1f4f0f3)
	(_ent
		(_time 1618481578407)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -2((_dto i 9 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 4251          1618740471699 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618740471700 2021.04.18 13:07:51)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 06040401055106100555125c010104035001050005)
	(_ent
		(_time 1618505555521)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 34(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 35(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 36(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 37(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 38(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 39(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 40(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 41(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 42(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -1((_dto i 9 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(16(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(16(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(16(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(16(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(16(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(16(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(16(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(16(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(16(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(16(9)))(_sens(0)(2(9))))))
			(line__44(_arch 10 0 44(_assignment(_trgt(5))(_sens(14)(15)))))
			(line__45(_arch 11 0 45(_assignment(_alias((Cout)(C10)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 12 -1)
)
I 000045 55 1391          1618740471720 RAM1
(_unit VHDL(ram1 0 4(ram1 0 11))
	(_version ve4)
	(_time 1618740471721 2021.04.18 13:07:51)
	(_source(\../../../Proiect_PSN/Automat bancar/src/ RAM1.vhd\))
	(_parameters tan)
	(_code 15171612114215061511074f451341161412171314)
	(_ent
		(_time 1618740465679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000045 55 737           1618740471738 COMP
(_unit VHDL(comp 0 4(comp 0 8))
	(_version ve4)
	(_time 1618740471739 2021.04.18 13:07:51)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\))
	(_parameters tan)
	(_code 25262721767225322427367f222371222523262373)
	(_ent
		(_time 1618740467918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 973           1618740471755 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1618740471756 2021.04.18 13:07:51)
	(_source(\../../../Proiect_PSN/Automat bancar/src/MUX4la1.vhd\))
	(_parameters tan)
	(_code 35366031356369236035206e6c33613230323d3361)
	(_ent
		(_time 1618740469776)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 5(_array -1((_dto i 9 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000045 55 1396          1618740471774 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1618740471775 2021.04.18 13:07:51)
	(_source(\../../../Proiect_PSN/Automat bancar/src/RAM2.vhd\))
	(_parameters tan)
	(_code 54565757510354475757460e045200575653565255)
	(_ent
		(_time 1618740471772)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8(_array -1((_dto i 9 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 12(_array -1((_dto i 9 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 15)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1110000100"\))(1(_string \"1111111111"\))(2(_string \"1111101000"\))(3(_string \"0111111111"\))(_others(_string \"0000000000"\)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000056 55 1485          1618741320840 Comportamentala
(_unit VHDL(citire_suma 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1618741320841 2021.04.18 13:22:00)
	(_source(\../src/Citire Suma.vhd\))
	(_parameters tan)
	(_code faf8fcaaa2acaaecf1fae8a0aeffacfdf9fdfffcae)
	(_ent
		(_time 1618741320837)
	)
	(_object
		(_port(_int clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int numar 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int v3 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int v2 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int v1 4 0 16(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3)(4)(5)(6(d_3_0))(6(d_7_4))(6(d_11_8)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1491          1618741782077 Comportamentala
(_unit VHDL(citire_suma 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1618741782078 2021.04.18 13:29:42)
	(_source(\../src/Citire Suma.vhd\))
	(_parameters tan)
	(_code adaff8faf0fbfdbba6adbff7f9a8fbaaaeaaa8abf9)
	(_ent
		(_time 1618741320836)
	)
	(_object
		(_port(_int clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 8(_array -1((_dto i 11 i 0)))))
		(_port(_int numar 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 4 0 16(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3)(4)(5)(6(d_3_0))(6(d_7_4))(6(d_11_8)))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1731          1618741921934 Comportamentala
(_unit VHDL(citire_suma 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1618741921935 2021.04.18 13:32:01)
	(_source(\../src/Citire Suma.vhd\))
	(_parameters tan)
	(_code 00010106095650160a07125a540556070307050654)
	(_ent
		(_time 1618741921932)
	)
	(_object
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Sum 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 4 0 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 5 0 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
V 000056 55 1731          1618742111246 Comportamentala
(_unit VHDL(citire_suma 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1618742111247 2021.04.18 13:35:11)
	(_source(\../src/Citire Suma.vhd\))
	(_parameters tan)
	(_code 8182878f89d7d1978b8593dbd584d78682868487d5)
	(_ent
		(_time 1618742111244)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int s1 0 0 7(_ent(_out))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_port(_int s3 0 0 7(_ent(_out))))
		(_port(_int s4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Sum 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 4 0 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 5 0 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1725          1618743087596 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1618743087597 2021.04.18 13:51:27)
	(_source(\../src/Citire Suma.vhd\))
	(_parameters tan)
	(_code 585d095b590e084e525c4a020c5e5b5e515f5c5e51)
	(_ent
		(_time 1618743087594)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 4 0 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 5 0 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 815           1618745650583 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1618745650584 2021.04.18 14:34:10)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code 01020207545750160800155b040604060907050755)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 790           1618745650604 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618745650605 2021.04.18 14:34:10)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 20222524257773362824337b752722272527222625)
	(_ent
		(_time 1618745650602)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -2((_dto i 15 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000045 55 1391          1618745650631 RAM1
(_unit VHDL(ram1 0 4(ram1 0 11))
	(_version ve4)
	(_time 1618745650632 2021.04.18 14:34:10)
	(_source(\../../../Proiect_PSN/Automat bancar/src/ RAM1.vhd\))
	(_parameters tan)
	(_code 30323535316730233034226a603664333137323631)
	(_ent
		(_time 1618740465679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000045 55 737           1618745650648 COMP
(_unit VHDL(comp 0 4(comp 0 8))
	(_version ve4)
	(_time 1618745650649 2021.04.18 14:34:10)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\))
	(_parameters tan)
	(_code 3f3c3b3a3f683f283e3d2c6538396b383f393c3969)
	(_ent
		(_time 1618740467918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 975           1618745650664 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1618745650665 2021.04.18 14:34:10)
	(_source(\../../../Proiect_PSN/Automat bancar/src/MUX4la1.vhd\))
	(_parameters tan)
	(_code 5e5d0d5c0e0802480b5e4b0507580a595b5956580a)
	(_ent
		(_time 1618745650662)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000045 55 1430          1618745650682 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1618745650683 2021.04.18 14:34:10)
	(_source(\../../../Proiect_PSN/Automat bancar/src/RAM2.vhd\))
	(_parameters tan)
	(_code 6e6c6b6e3a396e7d6d6d7c343e683a6d6c696c686f)
	(_ent
		(_time 1618745650680)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 15)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\))(_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000056 55 1725          1618745650700 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1618745650701 2021.04.18 14:34:10)
	(_source(\../src/Citire Suma.vhd\))
	(_parameters tan)
	(_code 7e7d7a7f22282e68747a6c242a787d7877797a7877)
	(_ent
		(_time 1618743087593)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 4 0 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 5 0 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000044 55 6067          1618745924055 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618745924056 2021.04.18 14:38:44)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 4d424d4e1c1a4d5b4f4359174a4a4f481b4a4e4b4e)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 39(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 40(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 41(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 42(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 43(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 44(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 45(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 46(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 47(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 48(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 49(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 50(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 51(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 52(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 53(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 54(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_sig(_int C11 -1 0 19(_arch(_uni))))
		(_sig(_int C12 -1 0 19(_arch(_uni))))
		(_sig(_int C13 -1 0 19(_arch(_uni))))
		(_sig(_int C14 -1 0 19(_arch(_uni))))
		(_sig(_int C15 -1 0 19(_arch(_uni))))
		(_sig(_int C16 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__32(_arch 10 0 32(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__33(_arch 11 0 33(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__34(_arch 12 0 34(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__35(_arch 13 0 35(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__36(_arch 14 0 36(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__37(_arch 15 0 37(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__56(_arch 16 0 56(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__57(_arch 17 0 57(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000056 55 1746          1618747613674 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1618747613675 2021.04.18 15:06:53)
	(_source(\../src/Citire Suma.vhd\(\../src/Citire.vhd\)))
	(_parameters tan)
	(_code 56540755590006405c52440c025055505f5152505f)
	(_ent
		(_time 1618743087593)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 2 1 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 1 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 1 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 4 1 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 1 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 5 1 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 815           1618747622938 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1618747622939 2021.04.18 15:07:02)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code 8888da86d4ded99f81899cd28d8f8d8f808e8c8edc)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 790           1618747622960 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1618747622961 2021.04.18 15:07:02)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 9899cc9795cfcb8e909c8bc3cd9f9a9f9d9f9a9e9d)
	(_ent
		(_time 1618745650601)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -2((_dto i 15 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 6067          1618747622976 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1618747622977 2021.04.18 15:07:02)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code b7b6e2e2b5e0b7a1b5b9a3edb0b0b5b2e1b0b4b1b4)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 39(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 40(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 41(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 42(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 43(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 44(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 45(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 46(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 47(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 48(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 49(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 50(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 51(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 52(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 53(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 54(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_sig(_int C11 -1 0 19(_arch(_uni))))
		(_sig(_int C12 -1 0 19(_arch(_uni))))
		(_sig(_int C13 -1 0 19(_arch(_uni))))
		(_sig(_int C14 -1 0 19(_arch(_uni))))
		(_sig(_int C15 -1 0 19(_arch(_uni))))
		(_sig(_int C16 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__32(_arch 10 0 32(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__33(_arch 11 0 33(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__34(_arch 12 0 34(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__35(_arch 13 0 35(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__36(_arch 14 0 36(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__37(_arch 15 0 37(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__56(_arch 16 0 56(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__57(_arch 17 0 57(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000045 55 1391          1618747622996 RAM1
(_unit VHDL(ram1 0 4(ram1 0 11))
	(_version ve4)
	(_time 1618747622997 2021.04.18 15:07:02)
	(_source(\../../../Proiect_PSN/Automat bancar/src/ RAM1.vhd\))
	(_parameters tan)
	(_code c7c69392c190c7d4c7c3d59d97c193c4c6c0c5c1c6)
	(_ent
		(_time 1618740465679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000045 55 737           1618747623013 COMP
(_unit VHDL(comp 0 4(comp 0 8))
	(_version ve4)
	(_time 1618747623014 2021.04.18 15:07:03)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\))
	(_parameters tan)
	(_code d6d683848681d6c1d7d4c58cd1d082d1d6d0d5d080)
	(_ent
		(_time 1618740467918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 975           1618747623029 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1618747623030 2021.04.18 15:07:03)
	(_source(\../../../Proiect_PSN/Automat bancar/src/MUX4la1.vhd\))
	(_parameters tan)
	(_code e6e6e4b4e5b0baf0b3e6f3bdbfe0b2e1e3e1eee0b2)
	(_ent
		(_time 1618745650661)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000045 55 1430          1618747623045 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1618747623046 2021.04.18 15:07:03)
	(_source(\../../../Proiect_PSN/Automat bancar/src/RAM2.vhd\))
	(_parameters tan)
	(_code f5f4a1a5f1a2f5e6f6f6e7afa5f3a1f6f7f2f7f3f4)
	(_ent
		(_time 1618745650679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 15)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\))(_others(_string \"0000000000000000"\)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__20(_arch 1 0 20(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000056 55 1746          1618747623062 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1618747623063 2021.04.18 15:07:03)
	(_source(\../src/Citire Suma.vhd\(\../src/Citire.vhd\)))
	(_parameters tan)
	(_code 05040603095355130f01175f510306030c0201030c)
	(_ent
		(_time 1618743087593)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 2 1 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 1 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 1 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 4 1 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 1 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 5 1 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000045 55 803           1618749633075 COMP
(_unit VHDL(comp 0 4(comp 1 8))
	(_version ve4)
	(_time 1618749633076 2021.04.18 15:40:33)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\(\../../../Proiect_PSN/Automat bancar/src/Comparator 16 biti.vhd\)))
	(_parameters tan)
	(_code a5a2f4f2f6f2a5b2a4a7b6ffa2a3f1a2a5a3a6a3f3)
	(_ent
		(_time 1618740467918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 1 10(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
V 000051 55 996           1618750977868 Behavioral
(_unit VHDL(bcd_7segment 0 4(behavioral 0 9))
	(_version ve4)
	(_time 1618750977869 2021.04.18 16:02:57)
	(_source(\../src/Afisor 7 Segmente.vhd\))
	(_parameters tan)
	(_code c295c097c39592d79590d59990c4c7c4c5c496c4c7)
	(_ent
		(_time 1618750932827)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int BCDin 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6(_array -1((_dto i 6 i 0)))))
		(_port(_int Seven_Segment 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . Behavioral 1 -1)
)
I 000056 55 1035          1618751334210 Comportamentala
(_unit VHDL(bcd_7segmente 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1618751334211 2021.04.18 16:08:54)
	(_source(\../src/Afisor 7 Segmente.vhd\))
	(_parameters tan)
	(_code b9bebbedb3eee9aceee8aee2ebbfbcbfbebfedbfbc)
	(_ent
		(_time 1618751334208)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int BCDin 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . Comportamentala 1 -1)
)
I 000044 55 1698          1618751706376 bhv
(_unit VHDL(convertor 0 5(bhv 0 10))
	(_version ve4)
	(_time 1618751706377 2021.04.18 16:15:06)
	(_source(\../../../Convertor.vhd\))
	(_parameters tan)
	(_code 76222077262177617174632d257172702071747075)
	(_ent
		(_time 1618751706373)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 6(_ent(_in))))
		(_port(_int c3 0 0 6(_ent(_in))))
		(_port(_int c2 0 0 6(_ent(_in))))
		(_port(_int c1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int bin 1 0 7(_ent(_out))))
		(_sig(_int int -2 0 11(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__16(_arch 1 0 16(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__17(_arch 2 0 17(_assignment(_trgt(8))(_sens(2))(_mon))))
			(line__18(_arch 3 0 18(_assignment(_trgt(9))(_sens(3))(_mon))))
			(line__19(_arch 4 0 19(_assignment(_trgt(5))(_sens(6)(7)(8)(9)))))
			(line__20(_arch 5 0 20(_assignment(_trgt(4))(_sens(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000044 55 1698          1618751858446 bhv
(_unit VHDL(convertor 0 5(bhv 0 10))
	(_version ve4)
	(_time 1618751858447 2021.04.18 16:17:38)
	(_source(\../../../Convertor.vhd\))
	(_parameters tan)
	(_code 8483878ad6d38593838191dfd7838082d283868287)
	(_ent
		(_time 1618751706372)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 6(_ent(_in))))
		(_port(_int c3 0 0 6(_ent(_in))))
		(_port(_int c2 0 0 6(_ent(_in))))
		(_port(_int c1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int bin 1 0 7(_ent(_out))))
		(_sig(_int int -2 0 11(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2))(_mon))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(3))(_mon))))
			(line__18(_arch 4 0 18(_assignment(_trgt(5))(_sens(6)(7)(8)(9)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(4))(_sens(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000056 55 1322          1618752350087 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 12))
	(_version ve4)
	(_time 1618752350088 2021.04.18 16:25:50)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code fcf3ffacf9abfdebfbfbe9a7affbf8faaafbfefffe)
	(_ent
		(_time 1618752282825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 2 -1)
)
I 000056 55 1322          1618752385300 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 12))
	(_version ve4)
	(_time 1618752385301 2021.04.18 16:26:25)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 7f782d7e7f287e6878786a242c787b7929787d7c7d)
	(_ent
		(_time 1618752282825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 2 -1)
)
I 000056 55 1483          1618752510413 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 12))
	(_version ve4)
	(_time 1618752510414 2021.04.18 16:28:30)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 35333530666234223231206e663231336332373637)
	(_ent
		(_time 1618752282825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment(_trgt(11))(_sens(5)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(6))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 3 -1)
)
I 000056 55 1864          1618752630363 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 12))
	(_version ve4)
	(_time 1618752630364 2021.04.18 16:30:30)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code c694c2939691c7d1c1c7d39d95c1c2c090c1c4c5c4)
	(_ent
		(_time 1618752282825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment(_trgt(12))(_sens(5)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(6))(_sens(5)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(11))(_sens(6)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(7))(_sens(6)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(10))(_sens(7)))))
			(line__22(_arch 6 0 22(_assignment(_trgt(8))(_sens(7)))))
			(line__23(_arch 7 0 23(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 8 -1)
)
I 000056 55 2273          1618752921251 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 12))
	(_version ve4)
	(_time 1618752921252 2021.04.18 16:35:21)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 11131a16464610061645044a421615174716131213)
	(_ent
		(_time 1618752282825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment(_trgt(12))(_sens(5)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(6))(_sens(5)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(11))(_sens(6)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(7))(_sens(6)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(10))(_sens(7)))))
			(line__22(_arch 6 0 22(_assignment(_trgt(8))(_sens(7)))))
			(line__23(_arch 7 0 23(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
			(line__24(_arch 8 0 24(_assignment(_trgt(4))(_sens(12))(_mon))))
			(line__25(_arch 9 0 25(_assignment(_trgt(3))(_sens(11))(_mon))))
			(line__26(_arch 10 0 26(_assignment(_trgt(2))(_sens(10))(_mon))))
			(line__27(_arch 11 0 27(_assignment(_trgt(1))(_sens(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
I 000056 55 815           1620565230745 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1620565230746 2021.05.09 16:00:30)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code 31646034646760263830256b343634363937353765)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 790           1620565230772 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1620565230773 2021.05.09 16:00:30)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 50040753550703465854430b055752575557525655)
	(_ent
		(_time 1618745650601)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -2((_dto i 15 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 6067          1620565230790 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1620565230791 2021.05.09 16:00:30)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 5f0b095d0c085f495d514b0558585d5a09585c595c)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 39(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 40(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 41(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 42(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 43(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 44(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 45(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 46(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 47(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 48(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 49(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 50(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 51(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 52(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 53(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 54(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_sig(_int C11 -1 0 19(_arch(_uni))))
		(_sig(_int C12 -1 0 19(_arch(_uni))))
		(_sig(_int C13 -1 0 19(_arch(_uni))))
		(_sig(_int C14 -1 0 19(_arch(_uni))))
		(_sig(_int C15 -1 0 19(_arch(_uni))))
		(_sig(_int C16 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__32(_arch 10 0 32(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__33(_arch 11 0 33(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__34(_arch 12 0 34(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__35(_arch 13 0 35(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__36(_arch 14 0 36(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__37(_arch 15 0 37(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__56(_arch 16 0 56(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__57(_arch 17 0 57(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000045 55 1391          1620565230811 RAM1
(_unit VHDL(ram1 0 4(ram1 0 11))
	(_version ve4)
	(_time 1620565230812 2021.05.09 16:00:30)
	(_source(\../../../Proiect_PSN/Automat bancar/src/ RAM1.vhd\))
	(_parameters tan)
	(_code 7f2b287e28287f6c7f7b6d252f792b7c7e787d797e)
	(_ent
		(_time 1618740465679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000045 55 803           1620565230832 COMP
(_unit VHDL(comp 0 4(comp 1 8))
	(_version ve4)
	(_time 1620565230833 2021.05.09 16:00:30)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\(\../../../Proiect_PSN/Automat bancar/src/Comparator 16 biti.vhd\)))
	(_parameters tan)
	(_code 8edbd8808dd98e998f8c9dd48988da898e888d88d8)
	(_ent
		(_time 1618740467918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 1 10(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 973           1620565230850 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1620565230851 2021.05.09 16:00:30)
	(_source(\../../../Proiect_PSN/Automat bancar/src/MUX4la1.vhd\))
	(_parameters tan)
	(_code 9ecb9f90cec8c288cb9e8bc5c798ca999b999698ca)
	(_ent
		(_time 1620565230848)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 5(_array -1((_dto i 9 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000045 55 1362          1620565230869 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1620565230870 2021.05.09 16:00:30)
	(_source(\../../../Proiect_PSN/Automat bancar/src/RAM2.vhd\))
	(_parameters tan)
	(_code aefaf9f9faf9aebdadaabcf4fea8faadaca9aca8af)
	(_ent
		(_time 1620565230867)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8(_array -1((_dto i 9 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 12(_array -1((_dto i 9 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1110000100"\))(1(_string \"1111111111"\))(2(_string \"1111101000"\))(3(_string \"0111111111"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000056 55 1746          1620565230889 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1620565230890 2021.05.09 16:00:30)
	(_source(\../src/Citire Suma.vhd\(\../src/Citire.vhd\)))
	(_parameters tan)
	(_code cd989b98909b9ddbc7c9df9799cbcecbc4cac9cbc4)
	(_ent
		(_time 1618743087593)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 2 1 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 1 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 1 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 4 1 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 1 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 5 1 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1035          1620565230908 Comportamentala
(_unit VHDL(bcd_7segmente 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1620565230909 2021.05.09 16:00:30)
	(_source(\../src/Afisor 7 Segmente.vhd\))
	(_parameters tan)
	(_code dc898b8e8c8b8cc98b8dcb878edad9dadbda88dad9)
	(_ent
		(_time 1618751334207)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int BCDin 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . Comportamentala 1 -1)
)
I 000044 55 1698          1620565230929 bhv
(_unit VHDL(convertor 0 5(bhv 0 10))
	(_version ve4)
	(_time 1620565230930 2021.05.09 16:00:30)
	(_source(\../../../Convertor.vhd\))
	(_parameters tan)
	(_code ecb9babfe9bbedfbebe9f9b7bfebe8eabaebeeeaef)
	(_ent
		(_time 1618751706372)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 6(_ent(_in))))
		(_port(_int c3 0 0 6(_ent(_in))))
		(_port(_int c2 0 0 6(_ent(_in))))
		(_port(_int c1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int bin 1 0 7(_ent(_out))))
		(_sig(_int int -2 0 11(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2))(_mon))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(3))(_mon))))
			(line__18(_arch 4 0 18(_assignment(_trgt(5))(_sens(6)(7)(8)(9)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(4))(_sens(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000056 55 2273          1620565230949 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 12))
	(_version ve4)
	(_time 1620565230950 2021.05.09 16:00:30)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code fca9aaacf9abfdebfba8e9a7affbf8faaafbfefffe)
	(_ent
		(_time 1618752282825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment(_trgt(12))(_sens(5)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(6))(_sens(5)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(11))(_sens(6)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(7))(_sens(6)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(10))(_sens(7)))))
			(line__22(_arch 6 0 22(_assignment(_trgt(8))(_sens(7)))))
			(line__23(_arch 7 0 23(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
			(line__24(_arch 8 0 24(_assignment(_trgt(4))(_sens(12))(_mon))))
			(line__25(_arch 9 0 25(_assignment(_trgt(3))(_sens(11))(_mon))))
			(line__26(_arch 10 0 26(_assignment(_trgt(2))(_sens(10))(_mon))))
			(line__27(_arch 11 0 27(_assignment(_trgt(1))(_sens(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
I 000045 55 1410          1620565910159 RAM1
(_unit VHDL(ram1 0 4(ram1 1 11))
	(_version ve4)
	(_time 1620565910160 2021.05.09 16:11:50)
	(_source(\../../../Proiect_PSN/Automat bancar/src/ RAM1.vhd\(\../src/RAM1.vhd\)))
	(_parameters tan)
	(_code 2e2b7f2a7a792e3d2e2a3c747e287a2d2f292c282f)
	(_ent
		(_time 1618740465679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 1 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 1 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 1 18(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__19(_arch 1 1 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000056 55 815           1620565991742 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1620565991743 2021.05.09 16:13:11)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code d9d98c8b848f88ced0d8cd83dcdedcded1dfdddf8d)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 790           1620565991765 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1620565991766 2021.05.09 16:13:11)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code f8f9aba8f5afabeef0fceba3adfffafffdfffafefd)
	(_ent
		(_time 1618745650601)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -2((_dto i 15 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 6067          1620565991783 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1620565991784 2021.05.09 16:13:11)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 07065600055007110509135d000005025100040104)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 39(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 40(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 41(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 42(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 43(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 44(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 45(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 46(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 47(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 48(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 49(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 50(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 51(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 52(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 53(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 54(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_sig(_int C11 -1 0 19(_arch(_uni))))
		(_sig(_int C12 -1 0 19(_arch(_uni))))
		(_sig(_int C13 -1 0 19(_arch(_uni))))
		(_sig(_int C14 -1 0 19(_arch(_uni))))
		(_sig(_int C15 -1 0 19(_arch(_uni))))
		(_sig(_int C16 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__32(_arch 10 0 32(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__33(_arch 11 0 33(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__34(_arch 12 0 34(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__35(_arch 13 0 35(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__36(_arch 14 0 36(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__37(_arch 15 0 37(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__56(_arch 16 0 56(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__57(_arch 17 0 57(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000045 55 770           1620565991804 COMP
(_unit VHDL(comp 0 4(comp 1 8))
	(_version ve4)
	(_time 1620565991805 2021.05.09 16:13:11)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\(\../src/Comparator 16 biti.vhd\)))
	(_parameters tan)
	(_code 17174610464017001615044d101143101711141141)
	(_ent
		(_time 1618740467918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 1 10(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 995           1620565991821 MUX
(_unit VHDL(mux 0 4(mux 1 9))
	(_version ve4)
	(_time 1620565991822 2021.05.09 16:13:11)
	(_source(\../../../Proiect_PSN/Automat bancar/src/MUX4la1.vhd\(\../src/MUX4la1.vhd\)))
	(_parameters tan)
	(_code 2727212225717b317227327c7e21732022202f2173)
	(_ent
		(_time 1620565230847)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 5(_array -1((_dto i 9 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 1 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000045 55 1381          1620565991841 RAM2
(_unit VHDL(ram2 0 4(ram2 1 11))
	(_version ve4)
	(_time 1620565991842 2021.05.09 16:13:11)
	(_source(\../../../Proiect_PSN/Automat bancar/src/RAM2.vhd\(\../src/RAM2.vhd\)))
	(_parameters tan)
	(_code 46471644411146554542541c164012454441444047)
	(_ent
		(_time 1620565230866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8(_array -1((_dto i 9 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 12(_array -1((_dto i 9 i 0)))))
		(_type(_int RAM_MEM 1 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 1 13(_arch(_uni((0(_string \"1110000100"\))(1(_string \"1111111111"\))(2(_string \"1111101000"\))(3(_string \"0111111111"\)))))))
		(_prcs
			(line__18(_arch 0 1 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 1 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000056 55 1746          1620565991860 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1620565991861 2021.05.09 16:13:11)
	(_source(\../src/Citire Suma.vhd\(\../src/Citire.vhd\)))
	(_parameters tan)
	(_code 56560755590006405c52440c025055505f5152505f)
	(_ent
		(_time 1618743087593)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 2 1 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 1 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 1 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 4 1 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 1 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 5 1 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1035          1620565991883 Comportamentala
(_unit VHDL(bcd_7segmente 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1620565991884 2021.05.09 16:13:11)
	(_source(\../src/Afisor 7 Segmente.vhd\))
	(_parameters tan)
	(_code 65653565633235703234723e376360636263316360)
	(_ent
		(_time 1618751334207)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int BCDin 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . Comportamentala 1 -1)
)
I 000044 55 1698          1620565991906 bhv
(_unit VHDL(convertor 0 5(bhv 0 10))
	(_version ve4)
	(_time 1620565991907 2021.05.09 16:13:11)
	(_source(\../../../Convertor.vhd\))
	(_parameters tan)
	(_code 8484d58ad6d38593838191dfd7838082d283868287)
	(_ent
		(_time 1618751706372)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 6(_ent(_in))))
		(_port(_int c3 0 0 6(_ent(_in))))
		(_port(_int c2 0 0 6(_ent(_in))))
		(_port(_int c1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int bin 1 0 7(_ent(_out))))
		(_sig(_int int -2 0 11(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 12(_arch(_uni((i 0))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2))(_mon))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(3))(_mon))))
			(line__18(_arch 4 0 18(_assignment(_trgt(5))(_sens(6)(7)(8)(9)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(4))(_sens(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000056 55 2273          1620565991928 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 12))
	(_version ve4)
	(_time 1620565991929 2021.05.09 16:13:11)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 9494c59bc6c3958393c081cfc7939092c293969796)
	(_ent
		(_time 1618752282825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment(_trgt(12))(_sens(5)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(6))(_sens(5)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(11))(_sens(6)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(7))(_sens(6)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(10))(_sens(7)))))
			(line__22(_arch 6 0 22(_assignment(_trgt(8))(_sens(7)))))
			(line__23(_arch 7 0 23(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
			(line__24(_arch 8 0 24(_assignment(_trgt(4))(_sens(12))(_mon))))
			(line__25(_arch 9 0 25(_assignment(_trgt(3))(_sens(11))(_mon))))
			(line__26(_arch 10 0 26(_assignment(_trgt(2))(_sens(10))(_mon))))
			(line__27(_arch 11 0 27(_assignment(_trgt(1))(_sens(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
I 000045 55 1410          1620565991949 RAM1
(_unit VHDL(ram1 0 4(ram1 1 11))
	(_version ve4)
	(_time 1620565991950 2021.05.09 16:13:11)
	(_source(\../../../Proiect_PSN/Automat bancar/src/ RAM1.vhd\(\../src/RAM1.vhd\)))
	(_parameters tan)
	(_code a4a5f4f3a1f3a4b7a4a0b6fef4a2f0a7a5a3a6a2a5)
	(_ent
		(_time 1618740465679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 1 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 1 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 1 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 1 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000056 55 815           1620566048975 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1620566048976 2021.05.09 16:14:08)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code 6b693e6b6d3d3a7c626a7f316e6c6e6c636d6f6d3f)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 790           1620566048998 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1620566048999 2021.05.09 16:14:08)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 8a89d984deddd99c828e99d1df8d888d8f8d888c8f)
	(_ent
		(_time 1618745650601)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -2((_dto i 15 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 6067          1620566049017 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1620566049018 2021.05.09 16:14:09)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 9a99c894cecd9a8c98948ec09d9d989fcc9d999c99)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 39(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 40(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 41(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 42(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 43(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 44(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 45(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 46(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 47(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 48(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 49(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 50(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 51(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 52(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 53(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 54(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_sig(_int C11 -1 0 19(_arch(_uni))))
		(_sig(_int C12 -1 0 19(_arch(_uni))))
		(_sig(_int C13 -1 0 19(_arch(_uni))))
		(_sig(_int C14 -1 0 19(_arch(_uni))))
		(_sig(_int C15 -1 0 19(_arch(_uni))))
		(_sig(_int C16 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__32(_arch 10 0 32(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__33(_arch 11 0 33(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__34(_arch 12 0 34(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__35(_arch 13 0 35(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__36(_arch 14 0 36(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__37(_arch 15 0 37(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__56(_arch 16 0 56(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__57(_arch 17 0 57(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000045 55 770           1620566049038 COMP
(_unit VHDL(comp 0 4(comp 1 8))
	(_version ve4)
	(_time 1620566049039 2021.05.09 16:14:09)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\(\../src/Comparator 16 biti.vhd\)))
	(_parameters tan)
	(_code a9abfbfef6fea9bea8abbaf3aeaffdaea9afaaafff)
	(_ent
		(_time 1618740467918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 1 10(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 995           1620566049057 MUX
(_unit VHDL(mux 0 4(mux 1 9))
	(_version ve4)
	(_time 1620566049058 2021.05.09 16:14:09)
	(_source(\../../../Proiect_PSN/Automat bancar/src/MUX4la1.vhd\(\../src/MUX4la1.vhd\)))
	(_parameters tan)
	(_code b9bbbcecb5efe5afecb9ace2e0bfedbebcbeb1bfed)
	(_ent
		(_time 1620565230847)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 5(_array -1((_dto i 9 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 1 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000045 55 1381          1620566049077 RAM2
(_unit VHDL(ram2 0 4(ram2 1 11))
	(_version ve4)
	(_time 1620566049078 2021.05.09 16:14:09)
	(_source(\../../../Proiect_PSN/Automat bancar/src/RAM2.vhd\(\../src/RAM2.vhd\)))
	(_parameters tan)
	(_code d8db8b8ad18fd8cbdbdcca8288de8cdbdadfdaded9)
	(_ent
		(_time 1620565230866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8(_array -1((_dto i 9 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 12(_array -1((_dto i 9 i 0)))))
		(_type(_int RAM_MEM 1 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 1 13(_arch(_uni((0(_string \"1110000100"\))(1(_string \"1111111111"\))(2(_string \"1111101000"\))(3(_string \"0111111111"\)))))))
		(_prcs
			(line__18(_arch 0 1 18(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__19(_arch 1 1 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000056 55 1746          1620566049097 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1620566049098 2021.05.09 16:14:09)
	(_source(\../src/Citire Suma.vhd\(\../src/Citire.vhd\)))
	(_parameters tan)
	(_code e8eababbe9beb8fee2ecfab2bceeebeee1efeceee1)
	(_ent
		(_time 1618743087593)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 2 1 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 3 1 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 1 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 4 1 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 1 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 5 1 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(4)(5)(6)(7)(8(d_3_0))(8(d_7_4))(8(d_11_8))(8(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1035          1620566049120 Comportamentala
(_unit VHDL(bcd_7segmente 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1620566049121 2021.05.09 16:14:09)
	(_source(\../src/Afisor 7 Segmente.vhd\))
	(_parameters tan)
	(_code f8faaba8f3afa8edafa9efa3aafefdfefffeacfefd)
	(_ent
		(_time 1618751334207)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int BCDin 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . Comportamentala 1 -1)
)
I 000044 55 1722          1620566049141 bhv
(_unit VHDL(convertor 0 5(bhv 1 10))
	(_version ve4)
	(_time 1620566049142 2021.05.09 16:14:09)
	(_source(\../../../Convertor.vhd\(\../src/Convertor.vhd\)))
	(_parameters tan)
	(_code 17154610464016001012024c441013114110151114)
	(_ent
		(_time 1618751706372)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 6(_ent(_in))))
		(_port(_int c3 0 0 6(_ent(_in))))
		(_port(_int c2 0 0 6(_ent(_in))))
		(_port(_int c1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int bin 1 0 7(_ent(_out))))
		(_sig(_int int -2 1 11(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 1 12(_arch(_uni((i 0))))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2))(_mon))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(3))(_mon))))
			(line__18(_arch 4 1 18(_assignment(_trgt(5))(_sens(6)(7)(8)(9)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(4))(_sens(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000056 55 2273          1620566049163 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 12))
	(_version ve4)
	(_time 1620566049164 2021.05.09 16:14:09)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 26247722767127312172337d752122207021242524)
	(_ent
		(_time 1618752282825)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 14(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__17(_arch 1 0 17(_assignment(_trgt(12))(_sens(5)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(6))(_sens(5)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(11))(_sens(6)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(7))(_sens(6)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(10))(_sens(7)))))
			(line__22(_arch 6 0 22(_assignment(_trgt(8))(_sens(7)))))
			(line__23(_arch 7 0 23(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
			(line__24(_arch 8 0 24(_assignment(_trgt(4))(_sens(12))(_mon))))
			(line__25(_arch 9 0 25(_assignment(_trgt(3))(_sens(11))(_mon))))
			(line__26(_arch 10 0 26(_assignment(_trgt(2))(_sens(10))(_mon))))
			(line__27(_arch 11 0 27(_assignment(_trgt(1))(_sens(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
I 000045 55 1410          1620566049181 RAM1
(_unit VHDL(ram1 0 4(ram1 1 11))
	(_version ve4)
	(_time 1620566049182 2021.05.09 16:14:09)
	(_source(\../../../Proiect_PSN/Automat bancar/src/ RAM1.vhd\(\../src/RAM1.vhd\)))
	(_parameters tan)
	(_code 36356633316136253632246c663062353731343037)
	(_ent
		(_time 1618740465679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 1 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 1 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 1 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 1 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000045 55 1381          1620566308035 RAM2
(_unit VHDL(ram2 0 4(ram2 1 11))
	(_version ve4)
	(_time 1620566308036 2021.05.09 16:18:28)
	(_source(\../../../Proiect_PSN/Automat bancar/src/RAM2.vhd\(\../src/RAM2.vhd\)))
	(_parameters tan)
	(_code 61653661613661726265733b316735626366636760)
	(_ent
		(_time 1620565230866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8(_array -1((_dto i 9 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 12(_array -1((_dto i 9 i 0)))))
		(_type(_int RAM_MEM 1 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 1 13(_arch(_uni((0(_string \"1110000100"\))(1(_string \"1111111111"\))(2(_string \"1111101000"\))(3(_string \"0111111111"\)))))))
		(_prcs
			(line__18(_arch 0 1 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 1 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000045 55 1357          1620566509883 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1620566509884 2021.05.09 16:21:49)
	(_source(\../src/RAM2.vhd\))
	(_parameters tan)
	(_code d5d7d587d182d5c6d6d1c78f85d381d6d7d2d7d3d4)
	(_ent
		(_time 1620566509881)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000044 55 942           1620566573927 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1620566573928 2021.05.09 16:22:53)
	(_source(\../src/MUX4la1.vhd\))
	(_parameters tan)
	(_code 04060403055258125104115f5d02500301030c0250)
	(_ent
		(_time 1620566573925)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000044 55 1244          1620567887585 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 17))
	(_version ve4)
	(_time 1620567887586 2021.05.09 16:44:47)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 7c7f767d2e2b7d6a7e783a26797a7d7b787a7e7a7d)
	(_ent
		(_time 1620567887583)
	)
	(_object
		(_port(_int ECard -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int Sel0 -1 0 9(_ent(_in))))
		(_port(_int Sel1 -1 0 9(_ent(_in))))
		(_port(_int ValidPIN -1 0 10(_ent(_in))))
		(_port(_int Sum0 -1 0 11(_ent(_in))))
		(_port(_int Sum1 -1 0 11(_ent(_in))))
		(_port(_int Sum2 -1 0 11(_ent(_in))))
		(_port(_int Sum3 -1 0 11(_ent(_in))))
		(_port(_int ChitantaIN -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 13(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 14(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 771           1620568349465 COMP
(_unit VHDL(comp 0 4(comp 1 10))
	(_version ve4)
	(_time 1620568349466 2021.05.09 16:52:29)
	(_source(\../../../Proiect_PSN/Automat bancar/src/Comparator 4 biti.vhd\(\../src/Comparator 16 biti.vhd\)))
	(_parameters tan)
	(_code afafa8f8aff8afb8aeadbcf5a8a9fba8afa9aca9f9)
	(_ent
		(_time 1618740467918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int egal -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 1 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 2723          1620568799382 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 17))
	(_version ve4)
	(_time 1620568799383 2021.05.09 16:59:59)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 31333134316630273730776b343730363537333730)
	(_ent
		(_time 1620567887582)
	)
	(_object
		(_port(_int ECard -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int Sel0 -1 0 9(_ent(_in))))
		(_port(_int Sel1 -1 0 9(_ent(_in))))
		(_port(_int ValidPIN -1 0 10(_ent(_in))))
		(_port(_int Sum0 -1 0 11(_ent(_in))))
		(_port(_int Sum1 -1 0 11(_ent(_in))))
		(_port(_int Sum2 -1 0 11(_ent(_in))))
		(_port(_int Sum3 -1 0 11(_ent(_in))))
		(_port(_int ChitantaIN -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 13(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2922          1620569380197 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 17))
	(_version ve4)
	(_time 1620569380198 2021.05.09 17:09:40)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code fef9a9aeaaa9ffe8f8a9b8a4fbf8fff9faf8fcf8ff)
	(_ent
		(_time 1620567887582)
	)
	(_object
		(_port(_int ECard -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int Sel0 -1 0 9(_ent(_in))))
		(_port(_int Sel1 -1 0 9(_ent(_in))))
		(_port(_int ValidPIN -1 0 10(_ent(_in))))
		(_port(_int Sum0 -1 0 11(_ent(_in))))
		(_port(_int Sum1 -1 0 11(_ent(_in))))
		(_port(_int Sum2 -1 0 11(_ent(_in))))
		(_port(_int Sum3 -1 0 11(_ent(_in))))
		(_port(_int ChitantaIN -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 13(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_int stari 0 87(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 (_to i 0 i 14))))
		(_sig(_int cur 19 0 88(_arch(_uni))))
		(_sig(_int urm 19 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2922          1620569391649 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 17))
	(_version ve4)
	(_time 1620569391650 2021.05.09 17:09:51)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code bbb9ebefe8ecbaadbdecfde1bebdbabcbfbdb9bdba)
	(_ent
		(_time 1620567887582)
	)
	(_object
		(_port(_int ECard -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int Sel0 -1 0 9(_ent(_in))))
		(_port(_int Sel1 -1 0 9(_ent(_in))))
		(_port(_int ValidPIN -1 0 10(_ent(_in))))
		(_port(_int Sum0 -1 0 11(_ent(_in))))
		(_port(_int Sum1 -1 0 11(_ent(_in))))
		(_port(_int Sum2 -1 0 11(_ent(_in))))
		(_port(_int Sum3 -1 0 11(_ent(_in))))
		(_port(_int ChitantaIN -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 13(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_int stari 0 87(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 (_to i 0 i 14))))
		(_sig(_int cur 19 0 88(_arch(_uni))))
		(_sig(_int urm 19 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2922          1620570006306 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 17))
	(_version ve4)
	(_time 1620570006307 2021.05.09 17:20:06)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code bbeceaefe8ecbaadbdeffde1bebdbabcbfbdb9bdba)
	(_ent
		(_time 1620567887582)
	)
	(_object
		(_port(_int ECard -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int Sel0 -1 0 9(_ent(_in))))
		(_port(_int Sel1 -1 0 9(_ent(_in))))
		(_port(_int ValidPIN -1 0 10(_ent(_in))))
		(_port(_int Sum0 -1 0 11(_ent(_in))))
		(_port(_int Sum1 -1 0 11(_ent(_in))))
		(_port(_int Sum2 -1 0 11(_ent(_in))))
		(_port(_int Sum3 -1 0 11(_ent(_in))))
		(_port(_int ChitantaIN -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 13(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_int stari 0 88(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 (_to i 0 i 14))))
		(_sig(_int cur 19 0 89(_arch(_uni))))
		(_sig(_int urm 19 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1357          1620898624057 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1620898624058 2021.05.13 12:37:04)
	(_source(\../src/RAM2.vhd\))
	(_parameters tan)
	(_code 4c1d494e1e1b4c5f4f485e161c4a184f4e4b4e4a4d)
	(_ent
		(_time 1620898624051)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -2 0 6(_ent(_in))))
		(_port(_int WE -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000044 55 3093          1620899082227 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 17))
	(_version ve4)
	(_time 1620899082228 2021.05.13 12:44:42)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 08580f0e015f091e0c0f4e520d0e090f0c0e0a0e09)
	(_ent
		(_time 1620898962752)
	)
	(_object
		(_port(_int ECard -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int Sel 0 0 9(_ent(_in))))
		(_port(_int ValidPIN -1 0 10(_ent(_in))))
		(_port(_int Sum0 -1 0 11(_ent(_in))))
		(_port(_int Sum1 -1 0 11(_ent(_in))))
		(_port(_int Sum2 -1 0 11(_ent(_in))))
		(_port(_int Sum3 -1 0 11(_ent(_in))))
		(_port(_int ChitantaIN -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 13(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 55(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 83(_array -1((_dto i 1 i 0)))))
		(_type(_int stari 0 88(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 (_to i 0 i 14))))
		(_sig(_int cur 19 0 89(_arch(_uni))))
		(_sig(_int urm 19 0 89(_arch(_uni))))
		(_sig(_int ok_pin -1 0 91(_arch(_uni((i 2))))))
		(_prcs
			(organigram(_arch 0 0 94(_prcs(_simple)(_trgt(16))(_sens(15))(_read(17)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 1 -1)
)
I 000056 55 1475          1620899744187 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1620899744188 2021.05.13 12:55:44)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code a8a9faffa9fef8bea2acbaf2fcaeabaea1afacaea1)
	(_ent
		(_time 1620899721723)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(4(d_3_0))(4(d_7_4))(4(d_11_8))(4(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1475          1620900017243 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1620900017244 2021.05.13 13:00:17)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code 4e19484c12181e58444a5c141a484d4847494a4847)
	(_ent
		(_time 1620899721723)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(4(d_3_0))(4(d_7_4))(4(d_11_8))(4(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1475          1620905251191 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 11))
	(_version ve4)
	(_time 1620905251192 2021.05.13 14:27:31)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code 606e6160693630766a64723a346663666967646669)
	(_ent
		(_time 1620899721723)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 16(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 17(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 17(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(4(d_3_0))(4(d_7_4))(4(d_11_8))(4(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000045 55 1312          1620905384870 RAM1
(_unit VHDL(ram1 0 4(ram1 0 11))
	(_version ve4)
	(_time 1620905384871 2021.05.13 14:29:44)
	(_source(\../src/RAM1.vhd\))
	(_parameters tan)
	(_code 9798c69891c09784979385cdc791c3949690959196)
	(_ent
		(_time 1620905384860)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000045 55 1312          1620905505900 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1620905505901 2021.05.13 14:31:45)
	(_source(\../src/RAM2.vhd\))
	(_parameters tan)
	(_code 5f5e585c08085f4c5c5b4d050f590b5c5d585d595e)
	(_ent
		(_time 1620905505898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000044 55 6718          1620905510026 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 20))
	(_version ve4)
	(_time 1620905510027 2021.05.13 14:31:50)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 7c7d7b7d2e2b7d6a77723a26797a7d7b787a7e7a7d)
	(_ent
		(_time 1620902931742)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 23(_ent (_in))))
				(_port(_int Clk2 -1 0 23(_ent (_in))))
				(_port(_int Clk3 -1 0 23(_ent (_in))))
				(_port(_int Clk4 -1 0 23(_ent (_in))))
				(_port(_int Nr 2 0 25(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 40(_ent (_in))))
				(_port(_int CS_RAM -1 0 41(_ent (_in))))
				(_port(_int WE -1 0 42(_ent (_in))))
				(_port(_int D_RAM 8 0 43(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 47(_ent (_in))))
				(_port(_int B 9 0 47(_ent (_in))))
				(_port(_int egal -1 0 48(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 58(_ent (_in))))
				(_port(_int CS_RAM -1 0 59(_ent (_in))))
				(_port(_int WE -1 0 60(_ent (_in))))
				(_port(_int D_RAM 11 0 61(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 34(_ent (_in))))
				(_port(_int c4 6 0 35(_ent (_out))))
				(_port(_int c3 6 0 35(_ent (_out))))
				(_port(_int c2 6 0 35(_ent (_out))))
				(_port(_int c1 6 0 35(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 65(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 66(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 128(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 129(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(PIN_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 130(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 131(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(suma_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 132(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Afisor4 0 133(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 134(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 135(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 136(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int Sel 0 0 9(_ent(_in))))
		(_port(_int ValidPIN -1 0 10(_ent(_in))))
		(_port(_int Sum0 -1 0 11(_ent(_in))))
		(_port(_int Sum1 -1 0 11(_ent(_in))))
		(_port(_int Sum2 -1 0 11(_ent(_in))))
		(_port(_int Sum3 -1 0 11(_ent(_in))))
		(_port(_int ChitantaIN -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 13(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 16(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 47(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 61(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 65(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 66(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 78(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 85(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int stari 0 91(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 (_to i 0 i 14))))
		(_sig(_int cur 18 0 92(_arch(_uni))))
		(_sig(_int urm 18 0 92(_arch(_uni))))
		(_sig(_int ok_pin -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 94(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 94(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_sig(_int PIN 19 0 95(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 95(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 96(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 96(_arch(_uni))))
		(_sig(_int c3 20 0 96(_arch(_uni))))
		(_sig(_int c2 20 0 96(_arch(_uni))))
		(_sig(_int c1 20 0 96(_arch(_uni))))
		(_sig(_int af4 20 0 96(_arch(_uni))))
		(_sig(_int af3 20 0 96(_arch(_uni))))
		(_sig(_int af2 20 0 96(_arch(_uni))))
		(_sig(_int af1 20 0 96(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 98(_prcs(_simple)(_trgt(18)(20)(21)(22)(23)(31)(32)(33)(34))(_sens(17))(_read(19)(27)(28)(29)(30)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 1 -1)
)
I 000056 55 2313          1620907674133 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 11))
	(_version ve4)
	(_time 1620907674134 2021.05.13 15:07:54)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 0908580f565e081e0e5d1c525a0e0d0f5f0e0b0a0b)
	(_ent
		(_time 1620907653201)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_port(_int Nr 0 0 9(_ent(_out))))
		(_sig(_int int -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__16(_arch 1 0 16(_assignment(_trgt(13))(_sens(6)))))
			(line__17(_arch 2 0 17(_assignment(_trgt(7))(_sens(6)))))
			(line__18(_arch 3 0 18(_assignment(_trgt(12))(_sens(7)))))
			(line__19(_arch 4 0 19(_assignment(_trgt(8))(_sens(7)))))
			(line__20(_arch 5 0 20(_assignment(_trgt(11))(_sens(8)))))
			(line__21(_arch 6 0 21(_assignment(_trgt(9))(_sens(8)))))
			(line__22(_arch 7 0 22(_assignment(_alias((s4)(int3)))(_trgt(10))(_sens(9)))))
			(line__23(_arch 8 0 23(_assignment(_trgt(4))(_sens(13))(_mon))))
			(line__24(_arch 9 0 24(_assignment(_trgt(3))(_sens(12))(_mon))))
			(line__25(_arch 10 0 25(_assignment(_trgt(2))(_sens(11))(_mon))))
			(line__26(_arch 11 0 26(_assignment(_trgt(1))(_sens(10))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
I 000056 55 2273          1620907684951 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 11))
	(_version ve4)
	(_time 1620907684952 2021.05.13 15:08:04)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 46114044161147514111531d154142401041444544)
	(_ent
		(_time 1620907684949)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__16(_arch 1 0 16(_assignment(_trgt(12))(_sens(5)))))
			(line__17(_arch 2 0 17(_assignment(_trgt(6))(_sens(5)))))
			(line__18(_arch 3 0 18(_assignment(_trgt(11))(_sens(6)))))
			(line__19(_arch 4 0 19(_assignment(_trgt(7))(_sens(6)))))
			(line__20(_arch 5 0 20(_assignment(_trgt(10))(_sens(7)))))
			(line__21(_arch 6 0 21(_assignment(_trgt(8))(_sens(7)))))
			(line__22(_arch 7 0 22(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
			(line__23(_arch 8 0 23(_assignment(_trgt(4))(_sens(12))(_mon))))
			(line__24(_arch 9 0 24(_assignment(_trgt(3))(_sens(11))(_mon))))
			(line__25(_arch 10 0 25(_assignment(_trgt(2))(_sens(10))(_mon))))
			(line__26(_arch 11 0 26(_assignment(_trgt(1))(_sens(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
I 000045 55 803           1620910826023 COMP
(_unit VHDL(comp 0 5(comp 0 10))
	(_version ve4)
	(_time 1620910826024 2021.05.13 16:00:26)
	(_source(\../src/Comparator sume.vhd\))
	(_parameters tan)
	(_code 1c131c1b194b1c0b1d180f461b1a481b1c1a1f1a4a)
	(_ent
		(_time 1620910826020)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_port(_int ok -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50528770 33751811 33686019)
	)
	(_model . COMP 1 -1)
)
I 000046 55 806           1620910880128 COMP2
(_unit VHDL(comp2 0 5(comp2 0 10))
	(_version ve4)
	(_time 1620910880129 2021.05.13 16:01:20)
	(_source(\../src/Comparator sume.vhd\))
	(_parameters tan)
	(_code 69696c69363e697e68687b333b6f3f6f3d6e696a6b)
	(_ent
		(_time 1620910863716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_port(_int ok -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50528770 33751811 33686019)
	)
	(_model . COMP2 1 -1)
)
I 000046 55 806           1620910883225 COMP2
(_unit VHDL(comp2 0 5(comp2 0 10))
	(_version ve4)
	(_time 1620910883226 2021.05.13 16:01:23)
	(_source(\../src/Comparator sume.vhd\))
	(_parameters tan)
	(_code 7f7e7e7e7f287f687e7e6d252d7929792b787f7c7d)
	(_ent
		(_time 1620910863716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_port(_int ok -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50528770 33751811 33686019)
	)
	(_model . COMP2 1 -1)
)
I 000046 55 799           1620911330621 COMP2
(_unit VHDL(comp2 0 5(comp2 0 10))
	(_version ve4)
	(_time 1620911330622 2021.05.13 16:08:50)
	(_source(\../src/Comparator sume.vhd\))
	(_parameters tan)
	(_code 2d2f28292f7a2d3a2c2c3f777f2b7b2b792a2d2e2f)
	(_ent
		(_time 1620910863716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_port(_int ok -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50528770 33751811 33686019)
	)
	(_model . COMP2 1 -1)
)
I 000044 55 6067          1620911747513 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1620911747514 2021.05.13 16:15:47)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code a8fea9fea5ffa8beaaa6bcf2afafaaadfeafabaeab)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 39(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 40(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 41(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 42(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 43(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 44(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 45(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 46(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 47(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 48(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 49(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 50(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 51(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 52(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 53(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 54(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_sig(_int C11 -1 0 19(_arch(_uni))))
		(_sig(_int C12 -1 0 19(_arch(_uni))))
		(_sig(_int C13 -1 0 19(_arch(_uni))))
		(_sig(_int C14 -1 0 19(_arch(_uni))))
		(_sig(_int C15 -1 0 19(_arch(_uni))))
		(_sig(_int C16 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__32(_arch 10 0 32(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__33(_arch 11 0 33(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__34(_arch 12 0 34(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__35(_arch 13 0 35(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__36(_arch 14 0 36(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__37(_arch 15 0 37(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__56(_arch 16 0 56(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__57(_arch 17 0 57(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000056 55 1556          1620912308583 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1620912308584 2021.05.13 16:25:08)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code 4f4a4e4d10191f59441c5d151b494c4946484b4946)
	(_ent
		(_time 1620912283159)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int c1 0 0 7(_ent(_out))))
		(_port(_int c2 0 0 7(_ent(_out))))
		(_port(_int c3 0 0 7(_ent(_out))))
		(_port(_int c4 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 13(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 16(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1475          1620912867296 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1620912867297 2021.05.13 16:34:27)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code cd99c698909b9ddbc7cbdf9799cbcecbc4cac9cbc4)
	(_ent
		(_time 1620912782308)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 13(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 16(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(4(d_3_0))(4(d_7_4))(4(d_11_8))(4(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1475          1620916118576 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1620916118577 2021.05.13 17:28:38)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code 1f1c191840494f09144d0d454b191c1916181b1916)
	(_ent
		(_time 1620912782308)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 13(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 16(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(4(d_3_0))(4(d_7_4))(4(d_11_8))(4(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 790           1620916124306 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1620916124307 2021.05.13 17:28:44)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 8584d58b85d2d6938d8196ded08287828082878380)
	(_ent
		(_time 1618745650601)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -2((_dto i 15 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 815           1620916126685 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1620916126686 2021.05.13 17:28:46)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code cccdcc99cb9a9ddbc5cdd896c9cbc9cbc4cac8ca98)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000045 55 706           1620916327633 COMP
(_unit VHDL(comp 0 5(comp 0 10))
	(_version ve4)
	(_time 1620916327634 2021.05.13 17:32:07)
	(_source(\../src/Comparator 16 biti.vhd\))
	(_parameters tan)
	(_code c5cbc3909692c5d2c4c6d69fc2c391c2c5c3c6c393)
	(_ent
		(_time 1620916327631)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int egal -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 942           1620916344842 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1620916344843 2021.05.13 17:32:24)
	(_source(\../src/MUX4la1.vhd\))
	(_parameters tan)
	(_code f8ada4a9f5aea4eeadf8eda3a1feacfffdfff0feac)
	(_ent
		(_time 1620566573924)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000046 55 799           1620916492096 COMP2
(_unit VHDL(comp2 0 5(comp2 0 10))
	(_version ve4)
	(_time 1620916492097 2021.05.13 17:34:52)
	(_source(\../src/Comparator sume.vhd\))
	(_parameters tan)
	(_code 2a2c212e2d7d2a3d2b2b3870782c7c2c7e2d2a2928)
	(_ent
		(_time 1620910863716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_port(_int ok -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50528770 33751811 33686019)
	)
	(_model . COMP2 1 -1)
)
I 000044 55 10448         1620916551382 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1620916551383 2021.05.13 17:35:51)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code cb989f9e989ccadd9cc88d91cecdcacccfcdc9cdca)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 198(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 199(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(PIN_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 200(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 201(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(suma_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 202(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 203(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 204(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 208(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 209(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 210(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 211(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 212(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(40)(41)(42)(43)(44)(48)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(47)(49)(50)(10)(11)(16)))))
			(line__191(_arch 1 0 191(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000056 55 815           1620916710256 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1620916710257 2021.05.13 17:38:30)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code 56550155040007415f57420c535153515e50525002)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 790           1620916710281 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1620916710282 2021.05.13 17:38:30)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code 76742777752125607e72652d237174717371747073)
	(_ent
		(_time 1618745650601)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -2((_dto i 15 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 6067          1620916710300 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1620916710301 2021.05.13 17:38:30)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 8587d58a85d28593878b91df82828780d382868386)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 39(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 40(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 41(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 42(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 43(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 44(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 45(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 46(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 47(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 48(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 49(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 50(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 51(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 52(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 53(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 54(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_sig(_int C11 -1 0 19(_arch(_uni))))
		(_sig(_int C12 -1 0 19(_arch(_uni))))
		(_sig(_int C13 -1 0 19(_arch(_uni))))
		(_sig(_int C14 -1 0 19(_arch(_uni))))
		(_sig(_int C15 -1 0 19(_arch(_uni))))
		(_sig(_int C16 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__32(_arch 10 0 32(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__33(_arch 11 0 33(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__34(_arch 12 0 34(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__35(_arch 13 0 35(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__36(_arch 14 0 36(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__37(_arch 15 0 37(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__56(_arch 16 0 56(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__57(_arch 17 0 57(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000045 55 706           1620916710320 COMP
(_unit VHDL(comp 0 5(comp 0 10))
	(_version ve4)
	(_time 1620916710321 2021.05.13 17:38:30)
	(_source(\../src/Comparator 16 biti.vhd\))
	(_parameters tan)
	(_code 9596c59ac6c29582949686cf9293c19295939693c3)
	(_ent
		(_time 1620916327630)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int egal -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 942           1620916710335 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1620916710336 2021.05.13 17:38:30)
	(_source(\../src/MUX4la1.vhd\))
	(_parameters tan)
	(_code a5a6a2f3a5f3f9b3f0a5b0fefca3f1a2a0a2ada3f1)
	(_ent
		(_time 1620566573924)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000045 55 1312          1620916710358 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1620916710359 2021.05.13 17:38:30)
	(_source(\../src/RAM2.vhd\))
	(_parameters tan)
	(_code c4c69591c193c4d7c7c0d69e94c290c7c6c3c6c2c5)
	(_ent
		(_time 1620905505897)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000056 55 1475          1620916710380 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1620916710381 2021.05.13 17:38:30)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code d3d08381d98583c5d881c18987d5d0d5dad4d7d5da)
	(_ent
		(_time 1620912782308)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 13(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 16(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(4(d_3_0))(4(d_7_4))(4(d_11_8))(4(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1035          1620916710401 Comportamentala
(_unit VHDL(bcd_7segmente 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1620916710402 2021.05.13 17:38:30)
	(_source(\../src/Afisor 7 Segmente.vhd\))
	(_parameters tan)
	(_code f3f0a2a3f3a4a3e6a4a2e4a8a1f5f6f5f4f5a7f5f6)
	(_ent
		(_time 1618751334207)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int BCDin 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . Comportamentala 1 -1)
)
I 000044 55 1722          1620916710423 bhv
(_unit VHDL(convertor 0 5(bhv 1 10))
	(_version ve4)
	(_time 1620916710424 2021.05.13 17:38:30)
	(_source(\../../../Convertor.vhd\(\../src/Convertor.vhd\)))
	(_parameters tan)
	(_code 020155045655031505071759510506045405000401)
	(_ent
		(_time 1618751706372)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 6(_ent(_in))))
		(_port(_int c3 0 0 6(_ent(_in))))
		(_port(_int c2 0 0 6(_ent(_in))))
		(_port(_int c1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int bin 1 0 7(_ent(_out))))
		(_sig(_int int -2 1 11(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 1 12(_arch(_uni((i 0))))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2))(_mon))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(3))(_mon))))
			(line__18(_arch 4 1 18(_assignment(_trgt(5))(_sens(6)(7)(8)(9)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(4))(_sens(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000056 55 2273          1620916710444 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 11))
	(_version ve4)
	(_time 1620916710445 2021.05.13 17:38:30)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 121145154645130515450749411516144415101110)
	(_ent
		(_time 1620907684948)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__16(_arch 1 0 16(_assignment(_trgt(12))(_sens(5)))))
			(line__17(_arch 2 0 17(_assignment(_trgt(6))(_sens(5)))))
			(line__18(_arch 3 0 18(_assignment(_trgt(11))(_sens(6)))))
			(line__19(_arch 4 0 19(_assignment(_trgt(7))(_sens(6)))))
			(line__20(_arch 5 0 20(_assignment(_trgt(10))(_sens(7)))))
			(line__21(_arch 6 0 21(_assignment(_trgt(8))(_sens(7)))))
			(line__22(_arch 7 0 22(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
			(line__23(_arch 8 0 23(_assignment(_trgt(4))(_sens(12))(_mon))))
			(line__24(_arch 9 0 24(_assignment(_trgt(3))(_sens(11))(_mon))))
			(line__25(_arch 10 0 25(_assignment(_trgt(2))(_sens(10))(_mon))))
			(line__26(_arch 11 0 26(_assignment(_trgt(1))(_sens(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
I 000045 55 1312          1620916710461 RAM1
(_unit VHDL(ram1 0 4(ram1 0 11))
	(_version ve4)
	(_time 1620916710462 2021.05.13 17:38:30)
	(_source(\../src/RAM1.vhd\))
	(_parameters tan)
	(_code 222074262175223122263078722476212325202423)
	(_ent
		(_time 1620905384859)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(4))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000044 55 10448         1620916710479 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1620916710480 2021.05.13 17:38:30)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 41421743411640571642071b444740464547434740)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 198(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 199(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(PIN_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 200(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 201(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(suma_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 202(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 203(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 204(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 208(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 209(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 210(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 211(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 212(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(21)(22)(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(40)(41)(42)(43)(44)(48))(_sens(23))(_read(10)(11)(16)(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(47)(49)(50)))))
			(line__191(_arch 1 0 191(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000046 55 799           1620916710496 COMP2
(_unit VHDL(comp2 0 5(comp2 0 10))
	(_version ve4)
	(_time 1620916710497 2021.05.13 17:38:30)
	(_source(\../src/Comparator sume.vhd\))
	(_parameters tan)
	(_code 50530753060750475151420a025606560457505352)
	(_ent
		(_time 1620910863716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_port(_int ok -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50528770 33751811 33686019)
	)
	(_model . COMP2 1 -1)
)
I 000044 55 10448         1621501503368 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621501503369 2021.05.20 12:05:03)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code c4cac291c193c5d293c7829ec1c2c5c3c0c2c6c2c5)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 198(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 199(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(PIN_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 200(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 201(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(suma_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 202(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 203(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 204(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 208(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 209(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 210(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 211(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 212(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(40)(41)(42)(43)(44)(48)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(47)(49)(50)(10)(11)(16)))))
			(line__191(_arch 1 0 191(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000045 55 1257          1621505747830 RAM1
(_unit VHDL(ram1 0 4(ram1 0 11))
	(_version ve4)
	(_time 1621505747831 2021.05.20 13:15:47)
	(_source(\../src/RAM1.vhd\))
	(_parameters tan)
	(_code b9bab3edb1eeb9aab9efabe3e9bfedbab8bebbbfb8)
	(_ent
		(_time 1620905384859)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 1 -1)
)
I 000044 55 10448         1621505939240 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621505939241 2021.05.20 13:18:59)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 67626167613066713064213d626166606361656166)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 198(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 199(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(PIN_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 200(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 201(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(suma_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 202(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 203(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 204(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 208(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 209(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 210(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 211(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 212(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(40)(41)(42)(43)(44)(48)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(47)(49)(50)(10)(11)(16)))))
			(line__191(_arch 1 0 191(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10448         1621506498740 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621506498741 2021.05.20 13:28:18)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code f3a7a5a3f1a4f2e5a4f0b5a9f6f5f2f4f7f5f1f5f2)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 198(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 199(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(PIN_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 200(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 201(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(suma_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 202(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 203(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 204(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 208(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 209(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 210(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 211(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 212(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(40)(41)(42)(43)(44)(48)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(47)(49)(50)(10)(11)(16)))))
			(line__191(_arch 1 0 191(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10541         1621508138360 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621508138361 2021.05.20 13:55:38)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code bce9bce8eeebbdaaebbcfae6b9babdbbb8babebabd)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 199(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 200(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 201(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 202(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 203(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 204(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 208(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 209(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 210(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 211(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 212(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 214(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__192(_arch 1 0 192(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10537         1621508384993 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621508384994 2021.05.20 13:59:44)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 1d13191a484a1c0b4a1d5b47181b1c1a191b1f1b1c)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 199(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 200(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 201(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 202(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 203(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 204(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 208(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 209(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 210(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 211(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 212(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 214(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__192(_arch 1 0 192(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10537         1621508402580 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621508402581 2021.05.20 14:00:02)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code d7828485d180d6c180d7918dd2d1d6d0d3d1d5d1d6)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 199(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 200(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 201(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 202(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 203(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 204(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 208(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 209(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 210(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 211(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 212(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 214(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__192(_arch 1 0 192(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10537         1621508408672 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621508408673 2021.05.20 14:00:08)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code a4f7a4f3a1f3a5b2f3a4e2fea1a2a5a3a0a2a6a2a5)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 199(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 200(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 201(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 202(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 203(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 204(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 205(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 206(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 207(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 208(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 209(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 210(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 211(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 212(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 213(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 214(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 (_to i 0 i 15))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__192(_arch 1 0 192(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10542         1621508837893 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621508837894 2021.05.20 14:07:17)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 47471345411046511048011d424146404341454146)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 202(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 203(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 204(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 205(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 206(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 207(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 208(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 209(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 212(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 213(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 214(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 215(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 216(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 217(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st21 (_to i 0 i 16))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__195(_arch 1 0 195(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10559         1621512641604 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621512641605 2021.05.20 15:10:41)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 8e8f8580dad98f98d9dac8d48b888f898a888c888f)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 204(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 205(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 206(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 207(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 208(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 209(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 214(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 215(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 216(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 217(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 218(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int (_to i 0 i 17))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__197(_arch 1 0 197(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10566         1621513430100 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621513430101 2021.05.20 15:23:50)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 929c919d91c59384c5c6d4c8979493959694909493)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 204(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 205(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 206(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 207(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 208(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 209(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 214(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 215(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 216(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 217(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 218(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st4int (_to i 0 i 18))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(21)(22)(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50))(_sens(23))(_read(10)(11)(16)(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)))))
			(line__197(_arch 1 0 197(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10566         1621513714069 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621513714070 2021.05.20 15:28:34)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code d381d781d184d2c584869589d6d5d2d4d7d5d1d5d2)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st4int (_to i 0 i 18))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10566         1621514540739 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621514540740 2021.05.20 15:42:20)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 030205050154021554514559060502040705010502)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 206(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 207(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 208(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 209(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 210(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 211(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 215(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 216(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 217(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 218(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 219(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 221(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int (_to i 0 i 18))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(21)(22)(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50))(_sens(23))(_read(10)(11)(16)(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)))))
			(line__199(_arch 1 0 199(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10577         1621514801553 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621514801554 2021.05.20 15:46:41)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code cfcf989a9898ced9989c8995cac9cec8cbc9cdc9ce)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 207(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 208(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 209(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 210(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 211(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 212(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 215(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 216(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 217(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 218(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 219(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 220(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 221(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 222(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st8int (_to i 0 i 19))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(34)(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__200(_arch 1 0 200(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10577         1621515521974 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621515521975 2021.05.20 15:58:41)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 04545202015305125354425e010205030002060205)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 208(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 209(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 210(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 211(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 212(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 213(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 215(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 216(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 217(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 218(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 219(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 220(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 221(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 222(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 223(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st8int (_to i 0 i 19))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(34)(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__201(_arch 1 0 201(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10577         1621515558108 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621515558109 2021.05.20 15:59:18)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 212f7225217620377726677b242720262527232720)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 210(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 211(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 212(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 213(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 214(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 215(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 216(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 217(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 218(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 219(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 220(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 221(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 222(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 223(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 224(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 225(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st8int (_to i 0 i 19))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(34)(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__203(_arch 1 0 203(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10618         1621516184490 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621516184491 2021.05.20 16:09:44)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code f8fff2a8f1aff9eeaefcbea2fdfef9fffcfefafef9)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_inout))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int D_RAM 11 0 63(_ent (_inout))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 87(_ent (_in))))
				(_port(_int I1 16 0 87(_ent (_in))))
				(_port(_int I2 16 0 87(_ent (_in))))
				(_port(_int I3 16 0 87(_ent (_in))))
				(_port(_int SEL 17 0 88(_ent (_in))))
				(_port(_int Y 16 0 89(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 67(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 68(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 93(_ent (_in))))
				(_port(_int B 18 0 93(_ent (_in))))
				(_port(_int C 18 0 93(_ent (_in))))
				(_port(_int ok -1 0 94(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 79(_ent (_in))))
				(_port(_int A 15 0 80(_ent (_in))))
				(_port(_int B 15 0 80(_ent (_in))))
				(_port(_int R 15 0 81(_ent (_out))))
				(_port(_int Cout -1 0 82(_ent (_out))))
				(_port(_int OVERFLOW -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 211(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 212(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 213(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 214(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 215(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 216(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 217(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 218(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 219(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 220(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 221(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 222(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 223(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 224(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 225(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 226(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 80(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 87(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 93(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 98(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st8int (_to i 0 i 19))))
		(_sig(_int cur 19 0 99(_arch(_uni))))
		(_sig(_int urm 19 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 101(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 103(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 104(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 104(_arch(_uni))))
		(_sig(_int PIN 20 0 104(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 104(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 105(_arch(_uni))))
		(_sig(_int c3 21 0 105(_arch(_uni))))
		(_sig(_int c2 21 0 105(_arch(_uni))))
		(_sig(_int c1 21 0 105(_arch(_uni))))
		(_sig(_int af4 21 0 105(_arch(_uni))))
		(_sig(_int af3 21 0 105(_arch(_uni))))
		(_sig(_int af2 21 0 105(_arch(_uni))))
		(_sig(_int af1 21 0 105(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 106(_arch(_uni))))
		(_sig(_int suma 20 0 106(_arch(_uni))))
		(_sig(_int suma_bin 20 0 106(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 107(_arch(_uni))))
		(_sig(_int op -1 0 107(_arch(_uni))))
		(_sig(_int rez1 20 0 108(_arch(_uni))))
		(_sig(_int rez2 20 0 108(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 110(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(34)(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__204(_arch 1 0 204(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Bhv 2 -1)
)
I 000045 55 1350          1621516755048 RAM1
(_unit VHDL(ram1 0 4(ram1 0 12))
	(_version ve4)
	(_time 1621516755049 2021.05.20 16:19:15)
	(_source(\../src/RAM1.vhd\))
	(_parameters tan)
	(_code abfffdfcf8fcabb8aba8b9f1fbadffa8aaaca9adaa)
	(_ent
		(_time 1621516755045)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int I_RAM 1 0 8(_ent(_in))))
		(_port(_int D_RAM 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 13(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 14(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(4))(_sens(5)(0)(1))(_mon))))
			(line__20(_arch 1 0 20(_assignment(_trgt(5))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
V 000056 55 815           1621516790609 Comportamentala
(_unit VHDL(dmux 0 5(comportamentala 1 11))
	(_version ve4)
	(_time 1621516790610 2021.05.20 16:19:50)
	(_source(\../src/Bancomat.vhd\(\../src/DMUX 1_4.vhd\)))
	(_parameters tan)
	(_code 9596999ac4c3c4829c9481cf909290929d939193c1)
	(_ent
		(_time 1618238324542)
	)
	(_object
		(_port(_int F -1 0 6(_ent(_in))))
		(_port(_int S0 -1 0 7(_ent(_in))))
		(_port(_int S1 -1 0 7(_ent(_in))))
		(_port(_int X0 -1 0 8(_ent(_inout))))
		(_port(_int X1 -1 0 8(_ent(_inout))))
		(_port(_int X2 -1 0 8(_ent(_inout))))
		(_port(_int X3 -1 0 8(_ent(_inout))))
		(_prcs
			(line__13(_arch 0 1 13(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000056 55 790           1621516790631 Comportamentala
(_unit VHDL(registru 0 5(comportamentala 0 12))
	(_version ve4)
	(_time 1621516790632 2021.05.20 16:19:50)
	(_source(\../src/Registru.vhd\))
	(_parameters tan)
	(_code b4b6bee0b5e3e7a2bcb0a7efe1b3b6b3b1b3b6b2b1)
	(_ent
		(_time 1618745650601)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -2((_dto i 15 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Qout 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 1 -1)
)
I 000044 55 6067          1621516790651 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 13))
	(_version ve4)
	(_time 1621516790652 2021.05.20 16:19:50)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code c4c6cf90c593c4d2c6cad09ec3c3c6c192c3c7c2c7)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 15(_ent (_in))))
				(_port(_int Y -1 0 15(_ent (_in))))
				(_port(_int Cin -1 0 15(_ent (_in))))
				(_port(_int sum -1 0 16(_ent (_out))))
				(_port(_int Cout -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 39(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 40(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 41(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 42(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 43(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 44(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 45(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 46(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 47(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 48(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 49(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 50(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 51(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 52(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 53(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 54(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 19(_arch(_uni))))
		(_sig(_int C2 -1 0 19(_arch(_uni))))
		(_sig(_int C3 -1 0 19(_arch(_uni))))
		(_sig(_int C4 -1 0 19(_arch(_uni))))
		(_sig(_int C5 -1 0 19(_arch(_uni))))
		(_sig(_int C6 -1 0 19(_arch(_uni))))
		(_sig(_int C7 -1 0 19(_arch(_uni))))
		(_sig(_int C8 -1 0 19(_arch(_uni))))
		(_sig(_int C9 -1 0 19(_arch(_uni))))
		(_sig(_int C10 -1 0 19(_arch(_uni))))
		(_sig(_int C11 -1 0 19(_arch(_uni))))
		(_sig(_int C12 -1 0 19(_arch(_uni))))
		(_sig(_int C13 -1 0 19(_arch(_uni))))
		(_sig(_int C14 -1 0 19(_arch(_uni))))
		(_sig(_int C15 -1 0 19(_arch(_uni))))
		(_sig(_int C16 -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__23(_arch 1 0 23(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__24(_arch 2 0 24(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__25(_arch 3 0 25(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__26(_arch 4 0 26(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__27(_arch 5 0 27(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__28(_arch 6 0 28(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__29(_arch 7 0 29(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__30(_arch 8 0 30(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__31(_arch 9 0 31(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__32(_arch 10 0 32(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__33(_arch 11 0 33(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__34(_arch 12 0 34(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__35(_arch 13 0 35(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__36(_arch 14 0 36(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__37(_arch 15 0 37(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__56(_arch 16 0 56(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__57(_arch 17 0 57(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000045 55 706           1621516790671 COMP
(_unit VHDL(comp 0 5(comp 0 10))
	(_version ve4)
	(_time 1621516790672 2021.05.20 16:19:50)
	(_source(\../src/Comparator 16 biti.vhd\))
	(_parameters tan)
	(_code d4d7df868683d4c3d5d7c78ed3d280d3d4d2d7d282)
	(_ent
		(_time 1620916327630)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int egal -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
I 000044 55 942           1621516790690 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1621516790691 2021.05.20 16:19:50)
	(_source(\../src/MUX4la1.vhd\))
	(_parameters tan)
	(_code e3e0bfb1e5b5bff5b6e3f6b8bae5b7e4e6e4ebe5b7)
	(_ent
		(_time 1620566573924)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
I 000045 55 1312          1621516790709 RAM2
(_unit VHDL(ram2 0 4(ram2 0 11))
	(_version ve4)
	(_time 1621516790710 2021.05.20 16:19:50)
	(_source(\../src/RAM2.vhd\))
	(_parameters tan)
	(_code 030108050154031000071159530557000104010502)
	(_ent
		(_time 1620905505897)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int D_RAM 1 0 8(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 12(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 13(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(4)(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000056 55 1475          1621516790728 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1621516790729 2021.05.20 16:19:50)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code 121118151944420419400048461411141b1516141b)
	(_ent
		(_time 1620912782308)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 13(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 16(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(4(d_3_0))(4(d_7_4))(4(d_11_8))(4(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
I 000056 55 1035          1621516790748 Comportamentala
(_unit VHDL(bcd_7segmente 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1621516790749 2021.05.20 16:19:50)
	(_source(\../src/Afisor 7 Segmente.vhd\))
	(_parameters tan)
	(_code 222129262375723775733579702427242524762427)
	(_ent
		(_time 1618751334207)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int BCDin 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . Comportamentala 1 -1)
)
I 000044 55 1722          1621516790769 bhv
(_unit VHDL(convertor 0 5(bhv 1 10))
	(_version ve4)
	(_time 1621516790770 2021.05.20 16:19:50)
	(_source(\../../../Convertor.vhd\(\../src/Convertor.vhd\)))
	(_parameters tan)
	(_code 31323b34666630263634246a623635376736333732)
	(_ent
		(_time 1618751706372)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 6(_ent(_in))))
		(_port(_int c3 0 0 6(_ent(_in))))
		(_port(_int c2 0 0 6(_ent(_in))))
		(_port(_int c1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int bin 1 0 7(_ent(_out))))
		(_sig(_int int -2 1 11(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 1 12(_arch(_uni((i 0))))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2))(_mon))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(3))(_mon))))
			(line__18(_arch 4 1 18(_assignment(_trgt(5))(_sens(6)(7)(8)(9)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(4))(_sens(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
I 000056 55 2273          1621516790789 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 11))
	(_version ve4)
	(_time 1621516790790 2021.05.20 16:19:50)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 51525b52060650465606440a025655570756535253)
	(_ent
		(_time 1620907684948)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__16(_arch 1 0 16(_assignment(_trgt(12))(_sens(5)))))
			(line__17(_arch 2 0 17(_assignment(_trgt(6))(_sens(5)))))
			(line__18(_arch 3 0 18(_assignment(_trgt(11))(_sens(6)))))
			(line__19(_arch 4 0 19(_assignment(_trgt(7))(_sens(6)))))
			(line__20(_arch 5 0 20(_assignment(_trgt(10))(_sens(7)))))
			(line__21(_arch 6 0 21(_assignment(_trgt(8))(_sens(7)))))
			(line__22(_arch 7 0 22(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
			(line__23(_arch 8 0 23(_assignment(_trgt(4))(_sens(12))(_mon))))
			(line__24(_arch 9 0 24(_assignment(_trgt(3))(_sens(11))(_mon))))
			(line__25(_arch 10 0 25(_assignment(_trgt(2))(_sens(10))(_mon))))
			(line__26(_arch 11 0 26(_assignment(_trgt(1))(_sens(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
I 000045 55 1350          1621516790806 RAM1
(_unit VHDL(ram1 0 4(ram1 0 12))
	(_version ve4)
	(_time 1621516790807 2021.05.20 16:19:50)
	(_source(\../src/RAM1.vhd\))
	(_parameters tan)
	(_code 60626b60613760736063723a306634636167626661)
	(_ent
		(_time 1621516755044)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int I_RAM 1 0 8(_ent(_in))))
		(_port(_int D_RAM 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 13(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 14(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(4))(_sens(0)(1)(5))(_mon))))
			(line__20(_arch 1 0 20(_assignment(_trgt(5))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
I 000046 55 799           1621516790833 COMP2
(_unit VHDL(comp2 0 5(comp2 0 10))
	(_version ve4)
	(_time 1621516790834 2021.05.20 16:19:50)
	(_source(\../src/Comparator sume.vhd\))
	(_parameters tan)
	(_code 70737a71262770677171622a227626762477707372)
	(_ent
		(_time 1620910863716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_port(_int ok -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50528770 33751811 33686019)
	)
	(_model . COMP2 1 -1)
)
I 000045 55 1350          1621516990151 RAM2
(_unit VHDL(ram2 0 4(ram2 0 12))
	(_version ve4)
	(_time 1621516990152 2021.05.20 16:23:10)
	(_source(\../src/RAM2.vhd\))
	(_parameters tan)
	(_code 10111617114710031313024a401644131217121611)
	(_ent
		(_time 1621516990148)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int I_RAM 1 0 8(_ent(_in))))
		(_port(_int D_RAM 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 13(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 14(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(4))(_sens(5)(0)(1))(_mon))))
			(line__20(_arch 1 0 20(_assignment(_trgt(5))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
I 000044 55 10708         1621517201328 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621517201329 2021.05.20 16:26:41)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code f4fba5a4f1a3f5e2a2f1b2aef1f2f5f3f0f2f6f2f5)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int I_RAM 8 0 45(_ent (_in))))
				(_port(_int D_RAM 8 0 46(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 50(_ent (_in))))
				(_port(_int B 9 0 50(_ent (_in))))
				(_port(_int egal -1 0 51(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 61(_ent (_in))))
				(_port(_int CS_RAM -1 0 62(_ent (_in))))
				(_port(_int WE -1 0 63(_ent (_in))))
				(_port(_int I_RAM 11 0 64(_ent (_in))))
				(_port(_int D_RAM 11 0 65(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 89(_ent (_in))))
				(_port(_int I1 16 0 89(_ent (_in))))
				(_port(_int I2 16 0 89(_ent (_in))))
				(_port(_int I3 16 0 89(_ent (_in))))
				(_port(_int SEL 17 0 90(_ent (_in))))
				(_port(_int Y 16 0 91(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 69(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 70(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 95(_ent (_in))))
				(_port(_int B 18 0 95(_ent (_in))))
				(_port(_int C 18 0 95(_ent (_in))))
				(_port(_int ok -1 0 96(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 81(_ent (_in))))
				(_port(_int A 15 0 82(_ent (_in))))
				(_port(_int B 15 0 82(_ent (_in))))
				(_port(_int R 15 0 83(_ent (_out))))
				(_port(_int Cout -1 0 84(_ent (_out))))
				(_port(_int OVERFLOW -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 212(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 213(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 214(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 215(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 216(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 217(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 218(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 219(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 220(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 221(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 222(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 223(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 224(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 225(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 226(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 227(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 89(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 100(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st8int (_to i 0 i 19))))
		(_sig(_int cur 19 0 101(_arch(_uni))))
		(_sig(_int urm 19 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 103(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 106(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 106(_arch(_uni))))
		(_sig(_int PIN 20 0 106(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 107(_arch(_uni))))
		(_sig(_int c3 21 0 107(_arch(_uni))))
		(_sig(_int c2 21 0 107(_arch(_uni))))
		(_sig(_int c1 21 0 107(_arch(_uni))))
		(_sig(_int af4 21 0 107(_arch(_uni))))
		(_sig(_int af3 21 0 107(_arch(_uni))))
		(_sig(_int af2 21 0 107(_arch(_uni))))
		(_sig(_int af1 21 0 107(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 108(_arch(_uni))))
		(_sig(_int suma 20 0 108(_arch(_uni))))
		(_sig(_int suma_bin 20 0 108(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 109(_arch(_uni))))
		(_sig(_int op -1 0 109(_arch(_uni))))
		(_sig(_int rez1 20 0 110(_arch(_uni))))
		(_sig(_int rez2 20 0 110(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 112(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(34)(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__205(_arch 1 0 205(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10708         1621517203260 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621517203261 2021.05.20 16:26:43)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 85d2838b81d28493d380c3df808384828183878384)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int I_RAM 8 0 45(_ent (_in))))
				(_port(_int D_RAM 8 0 46(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 50(_ent (_in))))
				(_port(_int B 9 0 50(_ent (_in))))
				(_port(_int egal -1 0 51(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 61(_ent (_in))))
				(_port(_int CS_RAM -1 0 62(_ent (_in))))
				(_port(_int WE -1 0 63(_ent (_in))))
				(_port(_int I_RAM 11 0 64(_ent (_in))))
				(_port(_int D_RAM 11 0 65(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 89(_ent (_in))))
				(_port(_int I1 16 0 89(_ent (_in))))
				(_port(_int I2 16 0 89(_ent (_in))))
				(_port(_int I3 16 0 89(_ent (_in))))
				(_port(_int SEL 17 0 90(_ent (_in))))
				(_port(_int Y 16 0 91(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 69(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 70(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 95(_ent (_in))))
				(_port(_int B 18 0 95(_ent (_in))))
				(_port(_int C 18 0 95(_ent (_in))))
				(_port(_int ok -1 0 96(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 81(_ent (_in))))
				(_port(_int A 15 0 82(_ent (_in))))
				(_port(_int B 15 0 82(_ent (_in))))
				(_port(_int R 15 0 83(_ent (_out))))
				(_port(_int Cout -1 0 84(_ent (_out))))
				(_port(_int OVERFLOW -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 212(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 213(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 214(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 215(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 216(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 217(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 218(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 219(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 220(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 221(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 222(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 223(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 224(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 225(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 226(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 227(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 89(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 100(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st8int (_to i 0 i 19))))
		(_sig(_int cur 19 0 101(_arch(_uni))))
		(_sig(_int urm 19 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 103(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 106(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 106(_arch(_uni))))
		(_sig(_int PIN 20 0 106(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 107(_arch(_uni))))
		(_sig(_int c3 21 0 107(_arch(_uni))))
		(_sig(_int c2 21 0 107(_arch(_uni))))
		(_sig(_int c1 21 0 107(_arch(_uni))))
		(_sig(_int af4 21 0 107(_arch(_uni))))
		(_sig(_int af3 21 0 107(_arch(_uni))))
		(_sig(_int af2 21 0 107(_arch(_uni))))
		(_sig(_int af1 21 0 107(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 108(_arch(_uni))))
		(_sig(_int suma 20 0 108(_arch(_uni))))
		(_sig(_int suma_bin 20 0 108(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 109(_arch(_uni))))
		(_sig(_int op -1 0 109(_arch(_uni))))
		(_sig(_int rez1 20 0 110(_arch(_uni))))
		(_sig(_int rez2 20 0 110(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 112(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(36)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(34)(35)(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__205(_arch 1 0 205(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10689         1621517553653 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621517553654 2021.05.20 16:32:33)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 3c6c6a396e6b3d2a6b6c7a66393a3d3b383a3e3a3d)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int I_RAM 8 0 45(_ent (_in))))
				(_port(_int D_RAM 8 0 46(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 50(_ent (_in))))
				(_port(_int B 9 0 50(_ent (_in))))
				(_port(_int egal -1 0 51(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 61(_ent (_in))))
				(_port(_int CS_RAM -1 0 62(_ent (_in))))
				(_port(_int WE -1 0 63(_ent (_in))))
				(_port(_int I_RAM 11 0 64(_ent (_in))))
				(_port(_int D_RAM 11 0 65(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 89(_ent (_in))))
				(_port(_int I1 16 0 89(_ent (_in))))
				(_port(_int I2 16 0 89(_ent (_in))))
				(_port(_int I3 16 0 89(_ent (_in))))
				(_port(_int SEL 17 0 90(_ent (_in))))
				(_port(_int Y 16 0 91(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 69(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 70(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 95(_ent (_in))))
				(_port(_int B 18 0 95(_ent (_in))))
				(_port(_int C 18 0 95(_ent (_in))))
				(_port(_int ok -1 0 96(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 81(_ent (_in))))
				(_port(_int A 15 0 82(_ent (_in))))
				(_port(_int B 15 0 82(_ent (_in))))
				(_port(_int R 15 0 83(_ent (_out))))
				(_port(_int Cout -1 0 84(_ent (_out))))
				(_port(_int OVERFLOW -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 208(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 209(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 210(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 211(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 212(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 213(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 215(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 216(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 217(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 218(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 219(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 220(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 221(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 222(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 223(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 89(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 100(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int (_to i 0 i 18))))
		(_sig(_int cur 19 0 101(_arch(_uni))))
		(_sig(_int urm 19 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 103(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 106(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 106(_arch(_uni))))
		(_sig(_int PIN 20 0 106(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 107(_arch(_uni))))
		(_sig(_int c3 21 0 107(_arch(_uni))))
		(_sig(_int c2 21 0 107(_arch(_uni))))
		(_sig(_int c1 21 0 107(_arch(_uni))))
		(_sig(_int af4 21 0 107(_arch(_uni))))
		(_sig(_int af3 21 0 107(_arch(_uni))))
		(_sig(_int af2 21 0 107(_arch(_uni))))
		(_sig(_int af1 21 0 107(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 108(_arch(_uni))))
		(_sig(_int suma 20 0 108(_arch(_uni))))
		(_sig(_int suma_bin 20 0 108(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 109(_arch(_uni))))
		(_sig(_int op -1 0 109(_arch(_uni))))
		(_sig(_int rez1 20 0 110(_arch(_uni))))
		(_sig(_int rez2 20 0 110(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 112(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__201(_arch 1 0 201(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10696         1621518362476 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621518362477 2021.05.20 16:46:02)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code b8bbbeecb1efb9aeeebcfee2bdbeb9bfbcbebabeb9)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int I_RAM 8 0 45(_ent (_in))))
				(_port(_int D_RAM 8 0 46(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 50(_ent (_in))))
				(_port(_int B 9 0 50(_ent (_in))))
				(_port(_int egal -1 0 51(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 61(_ent (_in))))
				(_port(_int CS_RAM -1 0 62(_ent (_in))))
				(_port(_int WE -1 0 63(_ent (_in))))
				(_port(_int I_RAM 11 0 64(_ent (_in))))
				(_port(_int D_RAM 11 0 65(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 89(_ent (_in))))
				(_port(_int I1 16 0 89(_ent (_in))))
				(_port(_int I2 16 0 89(_ent (_in))))
				(_port(_int I3 16 0 89(_ent (_in))))
				(_port(_int SEL 17 0 90(_ent (_in))))
				(_port(_int Y 16 0 91(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 69(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 70(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 95(_ent (_in))))
				(_port(_int B 18 0 95(_ent (_in))))
				(_port(_int C 18 0 95(_ent (_in))))
				(_port(_int ok -1 0 96(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 81(_ent (_in))))
				(_port(_int A 15 0 82(_ent (_in))))
				(_port(_int B 15 0 82(_ent (_in))))
				(_port(_int R 15 0 83(_ent (_out))))
				(_port(_int Cout -1 0 84(_ent (_out))))
				(_port(_int OVERFLOW -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 211(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 212(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 213(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 214(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 215(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 216(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 217(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 218(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 219(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 220(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 221(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 222(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 223(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 224(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 225(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 226(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 89(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 100(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st9int (_to i 0 i 19))))
		(_sig(_int cur 19 0 101(_arch(_uni))))
		(_sig(_int urm 19 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 103(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 106(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 106(_arch(_uni))))
		(_sig(_int PIN 20 0 106(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 107(_arch(_uni))))
		(_sig(_int c3 21 0 107(_arch(_uni))))
		(_sig(_int c2 21 0 107(_arch(_uni))))
		(_sig(_int c1 21 0 107(_arch(_uni))))
		(_sig(_int af4 21 0 107(_arch(_uni))))
		(_sig(_int af3 21 0 107(_arch(_uni))))
		(_sig(_int af2 21 0 107(_arch(_uni))))
		(_sig(_int af1 21 0 107(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 108(_arch(_uni))))
		(_sig(_int suma 20 0 108(_arch(_uni))))
		(_sig(_int suma_bin 20 0 108(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 109(_arch(_uni))))
		(_sig(_int op -1 0 109(_arch(_uni))))
		(_sig(_int rez1 20 0 110(_arch(_uni))))
		(_sig(_int rez2 20 0 110(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 112(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__204(_arch 1 0 204(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10696         1621518791895 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621518791896 2021.05.20 16:53:11)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 16451611114117004014504c131017111210141017)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int I_RAM 8 0 45(_ent (_in))))
				(_port(_int D_RAM 8 0 46(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 50(_ent (_in))))
				(_port(_int B 9 0 50(_ent (_in))))
				(_port(_int egal -1 0 51(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 61(_ent (_in))))
				(_port(_int CS_RAM -1 0 62(_ent (_in))))
				(_port(_int WE -1 0 63(_ent (_in))))
				(_port(_int I_RAM 11 0 64(_ent (_in))))
				(_port(_int D_RAM 11 0 65(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 89(_ent (_in))))
				(_port(_int I1 16 0 89(_ent (_in))))
				(_port(_int I2 16 0 89(_ent (_in))))
				(_port(_int I3 16 0 89(_ent (_in))))
				(_port(_int SEL 17 0 90(_ent (_in))))
				(_port(_int Y 16 0 91(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 69(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 70(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 95(_ent (_in))))
				(_port(_int B 18 0 95(_ent (_in))))
				(_port(_int C 18 0 95(_ent (_in))))
				(_port(_int ok -1 0 96(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 81(_ent (_in))))
				(_port(_int A 15 0 82(_ent (_in))))
				(_port(_int B 15 0 82(_ent (_in))))
				(_port(_int R 15 0 83(_ent (_out))))
				(_port(_int Cout -1 0 84(_ent (_out))))
				(_port(_int OVERFLOW -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 213(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 214(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 215(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 216(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 217(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 218(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 219(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 220(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 221(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 222(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 223(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 224(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 225(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 226(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 227(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 228(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 89(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 100(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st9int (_to i 0 i 19))))
		(_sig(_int cur 19 0 101(_arch(_uni))))
		(_sig(_int urm 19 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 103(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 106(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 106(_arch(_uni))))
		(_sig(_int PIN 20 0 106(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 107(_arch(_uni))))
		(_sig(_int c3 21 0 107(_arch(_uni))))
		(_sig(_int c2 21 0 107(_arch(_uni))))
		(_sig(_int c1 21 0 107(_arch(_uni))))
		(_sig(_int af4 21 0 107(_arch(_uni))))
		(_sig(_int af3 21 0 107(_arch(_uni))))
		(_sig(_int af2 21 0 107(_arch(_uni))))
		(_sig(_int af1 21 0 107(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 108(_arch(_uni))))
		(_sig(_int suma 20 0 108(_arch(_uni))))
		(_sig(_int suma_bin 20 0 108(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 109(_arch(_uni))))
		(_sig(_int op -1 0 109(_arch(_uni))))
		(_sig(_int rez1 20 0 110(_arch(_uni))))
		(_sig(_int rez2 20 0 110(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 112(_prcs(_simple)(_trgt(21)(22)(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50))(_sens(23))(_read(10)(11)(16)(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)))))
			(line__206(_arch 1 0 206(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10696         1621519300607 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621519300608 2021.05.20 17:01:40)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 45124247411244531346031f404344424143474344)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int I_RAM 8 0 45(_ent (_in))))
				(_port(_int D_RAM 8 0 46(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 50(_ent (_in))))
				(_port(_int B 9 0 50(_ent (_in))))
				(_port(_int egal -1 0 51(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 61(_ent (_in))))
				(_port(_int CS_RAM -1 0 62(_ent (_in))))
				(_port(_int WE -1 0 63(_ent (_in))))
				(_port(_int I_RAM 11 0 64(_ent (_in))))
				(_port(_int D_RAM 11 0 65(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 89(_ent (_in))))
				(_port(_int I1 16 0 89(_ent (_in))))
				(_port(_int I2 16 0 89(_ent (_in))))
				(_port(_int I3 16 0 89(_ent (_in))))
				(_port(_int SEL 17 0 90(_ent (_in))))
				(_port(_int Y 16 0 91(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 69(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 70(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 95(_ent (_in))))
				(_port(_int B 18 0 95(_ent (_in))))
				(_port(_int C 18 0 95(_ent (_in))))
				(_port(_int ok -1 0 96(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 81(_ent (_in))))
				(_port(_int A 15 0 82(_ent (_in))))
				(_port(_int B 15 0 82(_ent (_in))))
				(_port(_int R 15 0 83(_ent (_out))))
				(_port(_int Cout -1 0 84(_ent (_out))))
				(_port(_int OVERFLOW -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 214(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 215(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 216(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 217(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 218(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 219(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 220(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 221(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 222(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 223(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 224(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 225(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 226(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 227(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 228(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 229(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 89(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 100(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st9int (_to i 0 i 19))))
		(_sig(_int cur 19 0 101(_arch(_uni))))
		(_sig(_int urm 19 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 103(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 106(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 106(_arch(_uni))))
		(_sig(_int PIN 20 0 106(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 107(_arch(_uni))))
		(_sig(_int c3 21 0 107(_arch(_uni))))
		(_sig(_int c2 21 0 107(_arch(_uni))))
		(_sig(_int c1 21 0 107(_arch(_uni))))
		(_sig(_int af4 21 0 107(_arch(_uni))))
		(_sig(_int af3 21 0 107(_arch(_uni))))
		(_sig(_int af2 21 0 107(_arch(_uni))))
		(_sig(_int af1 21 0 107(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 108(_arch(_uni))))
		(_sig(_int suma 20 0 108(_arch(_uni))))
		(_sig(_int suma_bin 20 0 108(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 109(_arch(_uni))))
		(_sig(_int op -1 0 109(_arch(_uni))))
		(_sig(_int rez1 20 0 110(_arch(_uni))))
		(_sig(_int rez2 20 0 110(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 112(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__207(_arch 1 0 207(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10696         1621520231884 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621520231885 2021.05.20 17:17:11)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 16444611114117004016504c131017111210141017)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int I_RAM 8 0 45(_ent (_in))))
				(_port(_int D_RAM 8 0 46(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 50(_ent (_in))))
				(_port(_int B 9 0 50(_ent (_in))))
				(_port(_int egal -1 0 51(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 61(_ent (_in))))
				(_port(_int CS_RAM -1 0 62(_ent (_in))))
				(_port(_int WE -1 0 63(_ent (_in))))
				(_port(_int I_RAM 11 0 64(_ent (_in))))
				(_port(_int D_RAM 11 0 65(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 89(_ent (_in))))
				(_port(_int I1 16 0 89(_ent (_in))))
				(_port(_int I2 16 0 89(_ent (_in))))
				(_port(_int I3 16 0 89(_ent (_in))))
				(_port(_int SEL 17 0 90(_ent (_in))))
				(_port(_int Y 16 0 91(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 69(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 70(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 95(_ent (_in))))
				(_port(_int B 18 0 95(_ent (_in))))
				(_port(_int C 18 0 95(_ent (_in))))
				(_port(_int ok -1 0 96(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 81(_ent (_in))))
				(_port(_int A 15 0 82(_ent (_in))))
				(_port(_int B 15 0 82(_ent (_in))))
				(_port(_int R 15 0 83(_ent (_out))))
				(_port(_int Cout -1 0 84(_ent (_out))))
				(_port(_int OVERFLOW -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 215(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 216(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 217(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 218(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 219(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 220(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 221(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 222(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 223(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 224(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 225(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 226(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 227(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 228(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 229(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 230(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 89(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 100(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st9int (_to i 0 i 19))))
		(_sig(_int cur 19 0 101(_arch(_uni))))
		(_sig(_int urm 19 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 103(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 106(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 106(_arch(_uni))))
		(_sig(_int PIN 20 0 106(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 107(_arch(_uni))))
		(_sig(_int c3 21 0 107(_arch(_uni))))
		(_sig(_int c2 21 0 107(_arch(_uni))))
		(_sig(_int c1 21 0 107(_arch(_uni))))
		(_sig(_int af4 21 0 107(_arch(_uni))))
		(_sig(_int af3 21 0 107(_arch(_uni))))
		(_sig(_int af2 21 0 107(_arch(_uni))))
		(_sig(_int af1 21 0 107(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 108(_arch(_uni))))
		(_sig(_int suma 20 0 108(_arch(_uni))))
		(_sig(_int suma_bin 20 0 108(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 109(_arch(_uni))))
		(_sig(_int op -1 0 109(_arch(_uni))))
		(_sig(_int rez1 20 0 110(_arch(_uni))))
		(_sig(_int rez2 20 0 110(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 112(_prcs(_simple)(_trgt(21)(22)(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50))(_sens(23))(_read(10)(11)(16)(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)))))
			(line__208(_arch 1 0 208(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10696         1621520480658 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621520480659 2021.05.20 17:21:20)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code d483d086d183d5c282da928ed1d2d5d3d0d2d6d2d5)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 27(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 42(_ent (_in))))
				(_port(_int CS_RAM -1 0 43(_ent (_in))))
				(_port(_int WE -1 0 44(_ent (_in))))
				(_port(_int I_RAM 8 0 45(_ent (_in))))
				(_port(_int D_RAM 8 0 46(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 50(_ent (_in))))
				(_port(_int B 9 0 50(_ent (_in))))
				(_port(_int egal -1 0 51(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 61(_ent (_in))))
				(_port(_int CS_RAM -1 0 62(_ent (_in))))
				(_port(_int WE -1 0 63(_ent (_in))))
				(_port(_int I_RAM 11 0 64(_ent (_in))))
				(_port(_int D_RAM 11 0 65(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 36(_ent (_in))))
				(_port(_int c4 6 0 37(_ent (_out))))
				(_port(_int c3 6 0 37(_ent (_out))))
				(_port(_int c2 6 0 37(_ent (_out))))
				(_port(_int c1 6 0 37(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 89(_ent (_in))))
				(_port(_int I1 16 0 89(_ent (_in))))
				(_port(_int I2 16 0 89(_ent (_in))))
				(_port(_int I3 16 0 89(_ent (_in))))
				(_port(_int SEL 17 0 90(_ent (_in))))
				(_port(_int Y 16 0 91(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 69(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 70(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 31(_ent (_in))))
				(_port(_int c3 3 0 31(_ent (_in))))
				(_port(_int c2 3 0 31(_ent (_in))))
				(_port(_int c1 3 0 31(_ent (_in))))
				(_port(_int bin 4 0 32(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 95(_ent (_in))))
				(_port(_int B 18 0 95(_ent (_in))))
				(_port(_int C 18 0 95(_ent (_in))))
				(_port(_int ok -1 0 96(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 81(_ent (_in))))
				(_port(_int A 15 0 82(_ent (_in))))
				(_port(_int B 15 0 82(_ent (_in))))
				(_port(_int R 15 0 83(_ent (_out))))
				(_port(_int Cout -1 0 84(_ent (_out))))
				(_port(_int OVERFLOW -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 217(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 218(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 219(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 220(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 221(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 222(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 223(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 224(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 225(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 226(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 227(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 228(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 229(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 230(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 231(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 232(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 64(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 69(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 70(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 82(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 89(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 95(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 100(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st9int (_to i 0 i 19))))
		(_sig(_int cur 19 0 101(_arch(_uni))))
		(_sig(_int urm 19 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 103(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 103(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 105(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 106(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 106(_arch(_uni))))
		(_sig(_int PIN 20 0 106(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 106(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 107(_arch(_uni))))
		(_sig(_int c3 21 0 107(_arch(_uni))))
		(_sig(_int c2 21 0 107(_arch(_uni))))
		(_sig(_int c1 21 0 107(_arch(_uni))))
		(_sig(_int af4 21 0 107(_arch(_uni))))
		(_sig(_int af3 21 0 107(_arch(_uni))))
		(_sig(_int af2 21 0 107(_arch(_uni))))
		(_sig(_int af1 21 0 107(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 108(_arch(_uni))))
		(_sig(_int suma 20 0 108(_arch(_uni))))
		(_sig(_int suma_bin 20 0 108(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 109(_arch(_uni))))
		(_sig(_int op -1 0 109(_arch(_uni))))
		(_sig(_int rez1 20 0 110(_arch(_uni))))
		(_sig(_int rez2 20 0 110(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 112(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__210(_arch 1 0 210(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10695         1621520844502 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621520844503 2021.05.20 17:27:24)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 181d1e1f114f190e4e195e421d1e191f1c1e1a1e19)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int I_RAM 11 0 63(_ent (_in))))
				(_port(_int D_RAM 11 0 64(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 88(_ent (_in))))
				(_port(_int I1 16 0 88(_ent (_in))))
				(_port(_int I2 16 0 88(_ent (_in))))
				(_port(_int I3 16 0 88(_ent (_in))))
				(_port(_int SEL 17 0 89(_ent (_in))))
				(_port(_int Y 16 0 90(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 68(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 69(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 94(_ent (_in))))
				(_port(_int B 18 0 94(_ent (_in))))
				(_port(_int C 18 0 94(_ent (_in))))
				(_port(_int ok -1 0 95(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 80(_ent (_in))))
				(_port(_int A 15 0 81(_ent (_in))))
				(_port(_int B 15 0 81(_ent (_in))))
				(_port(_int R 15 0 82(_ent (_out))))
				(_port(_int Cout -1 0 83(_ent (_out))))
				(_port(_int OVERFLOW -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 216(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 217(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 218(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 219(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 220(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 221(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 222(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 223(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 224(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 225(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 226(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 227(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 228(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 229(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 230(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 231(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 69(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 74(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 81(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 99(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st9int (_to i 0 i 19))))
		(_sig(_int cur 19 0 100(_arch(_uni))))
		(_sig(_int urm 19 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 102(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 102(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 105(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 105(_arch(_uni))))
		(_sig(_int PIN 20 0 105(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 105(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 105(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 105(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 106(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 106(_arch(_uni))))
		(_sig(_int c3 21 0 106(_arch(_uni))))
		(_sig(_int c2 21 0 106(_arch(_uni))))
		(_sig(_int c1 21 0 106(_arch(_uni))))
		(_sig(_int af4 21 0 106(_arch(_uni))))
		(_sig(_int af3 21 0 106(_arch(_uni))))
		(_sig(_int af2 21 0 106(_arch(_uni))))
		(_sig(_int af1 21 0 106(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 107(_arch(_uni))))
		(_sig(_int suma 20 0 107(_arch(_uni))))
		(_sig(_int suma_bin 20 0 107(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 108(_arch(_uni))))
		(_sig(_int op -1 0 108(_arch(_uni))))
		(_sig(_int rez1 20 0 109(_arch(_uni))))
		(_sig(_int rez2 20 0 109(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 111(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__209(_arch 1 0 209(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10695         1621520966320 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1621520966321 2021.05.20 17:29:26)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code fcfaa8acaeabfdeaaafcbaa6f9fafdfbf8fafefafd)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 60(_ent (_in))))
				(_port(_int CS_RAM -1 0 61(_ent (_in))))
				(_port(_int WE -1 0 62(_ent (_in))))
				(_port(_int I_RAM 11 0 63(_ent (_in))))
				(_port(_int D_RAM 11 0 64(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 16 0 88(_ent (_in))))
				(_port(_int I1 16 0 88(_ent (_in))))
				(_port(_int I2 16 0 88(_ent (_in))))
				(_port(_int I3 16 0 88(_ent (_in))))
				(_port(_int SEL 17 0 89(_ent (_in))))
				(_port(_int Y 16 0 90(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 68(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 69(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 18 0 94(_ent (_in))))
				(_port(_int B 18 0 94(_ent (_in))))
				(_port(_int C 18 0 94(_ent (_in))))
				(_port(_int ok -1 0 95(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 80(_ent (_in))))
				(_port(_int A 15 0 81(_ent (_in))))
				(_port(_int B 15 0 81(_ent (_in))))
				(_port(_int R 15 0 82(_ent (_out))))
				(_port(_int Cout -1 0 83(_ent (_out))))
				(_port(_int OVERFLOW -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 215(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 216(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 217(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 218(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 219(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 220(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 221(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 222(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 223(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 224(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 225(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 226(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 227(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 228(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 229(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 230(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 63(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 68(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 69(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 74(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 81(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 88(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 94(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 99(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st9int (_to i 0 i 19))))
		(_sig(_int cur 19 0 100(_arch(_uni))))
		(_sig(_int urm 19 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 102(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 20 0 102(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 104(_arch(_uni((i 2))))))
		(_sig(_int nr 20 0 105(_arch(_uni))))
		(_sig(_int nr_afisare 20 0 105(_arch(_uni))))
		(_sig(_int PIN 20 0 105(_arch(_uni))))
		(_sig(_int PIN_RAM1 20 0 105(_arch(_uni))))
		(_sig(_int PIN_nou 20 0 105(_arch(_uni))))
		(_sig(_int D_RAM1 20 0 105(_arch(_uni))))
		(_sig(_int D_RAM2 20 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 106(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 21 0 106(_arch(_uni))))
		(_sig(_int c3 21 0 106(_arch(_uni))))
		(_sig(_int c2 21 0 106(_arch(_uni))))
		(_sig(_int c1 21 0 106(_arch(_uni))))
		(_sig(_int af4 21 0 106(_arch(_uni))))
		(_sig(_int af3 21 0 106(_arch(_uni))))
		(_sig(_int af2 21 0 106(_arch(_uni))))
		(_sig(_int af1 21 0 106(_arch(_uni))))
		(_sig(_int suma_RAM2 20 0 107(_arch(_uni))))
		(_sig(_int suma 20 0 107(_arch(_uni))))
		(_sig(_int suma_bin 20 0 107(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 108(_arch(_uni))))
		(_sig(_int op -1 0 108(_arch(_uni))))
		(_sig(_int rez1 20 0 109(_arch(_uni))))
		(_sig(_int rez2 20 0 109(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 111(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__208(_arch 1 0 208(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10531         1622108267228 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622108267229 2021.05.27 12:37:47)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 4b1b1849181c4a5d1c440d114e4d4a4c4f4d494d4a)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 75(_ent (_in))))
				(_port(_int I1 15 0 75(_ent (_in))))
				(_port(_int I2 15 0 75(_ent (_in))))
				(_port(_int I3 15 0 75(_ent (_in))))
				(_port(_int SEL 16 0 76(_ent (_in))))
				(_port(_int Y 15 0 77(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 81(_ent (_in))))
				(_port(_int B 17 0 81(_ent (_in))))
				(_port(_int C 17 0 81(_ent (_in))))
				(_port(_int ok -1 0 82(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
				(_port(_int Cout -1 0 70(_ent (_out))))
				(_port(_int OVERFLOW -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 202(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 203(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 204(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 205(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 206(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 207(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 208(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 209(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 212(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 213(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 214(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 215(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 216(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 217(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 81(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 86(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st2int st5int st7int st9int (_to i 0 i 19))))
		(_sig(_int cur 18 0 87(_arch(_uni))))
		(_sig(_int urm 18 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 89(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 92(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 92(_arch(_uni))))
		(_sig(_int PIN 19 0 92(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 93(_arch(_uni))))
		(_sig(_int c3 20 0 93(_arch(_uni))))
		(_sig(_int c2 20 0 93(_arch(_uni))))
		(_sig(_int c1 20 0 93(_arch(_uni))))
		(_sig(_int af4 20 0 93(_arch(_uni))))
		(_sig(_int af3 20 0 93(_arch(_uni))))
		(_sig(_int af2 20 0 93(_arch(_uni))))
		(_sig(_int af1 20 0 93(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 94(_arch(_uni))))
		(_sig(_int suma 19 0 94(_arch(_uni))))
		(_sig(_int suma_bin 19 0 94(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 95(_arch(_uni))))
		(_sig(_int op -1 0 95(_arch(_uni))))
		(_sig(_int rez1 19 0 96(_arch(_uni))))
		(_sig(_int rez2 19 0 96(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 98(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__195(_arch 1 0 195(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 6067          1622116516576 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 12))
	(_version ve4)
	(_time 1622116516577 2021.05.27 14:55:16)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 4b1819481c1c4b5d494b5f114c4c494e1d4c484d48)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 14(_ent (_in))))
				(_port(_int Y -1 0 14(_ent (_in))))
				(_port(_int Cin -1 0 14(_ent (_in))))
				(_port(_int sum -1 0 15(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 36(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 37(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 38(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 39(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 40(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 41(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 42(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 43(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 44(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 45(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 46(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 47(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 48(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 49(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 50(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 51(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 17(_arch(_uni))))
		(_sig(_int C2 -1 0 17(_arch(_uni))))
		(_sig(_int C3 -1 0 17(_arch(_uni))))
		(_sig(_int C4 -1 0 17(_arch(_uni))))
		(_sig(_int C5 -1 0 17(_arch(_uni))))
		(_sig(_int C6 -1 0 17(_arch(_uni))))
		(_sig(_int C7 -1 0 17(_arch(_uni))))
		(_sig(_int C8 -1 0 17(_arch(_uni))))
		(_sig(_int C9 -1 0 17(_arch(_uni))))
		(_sig(_int C10 -1 0 17(_arch(_uni))))
		(_sig(_int C11 -1 0 17(_arch(_uni))))
		(_sig(_int C12 -1 0 17(_arch(_uni))))
		(_sig(_int C13 -1 0 17(_arch(_uni))))
		(_sig(_int C14 -1 0 17(_arch(_uni))))
		(_sig(_int C15 -1 0 17(_arch(_uni))))
		(_sig(_int C16 -1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__21(_arch 1 0 21(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__22(_arch 2 0 22(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__23(_arch 3 0 23(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__24(_arch 4 0 24(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__25(_arch 5 0 25(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__26(_arch 6 0 26(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__27(_arch 7 0 27(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__28(_arch 8 0 28(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__29(_arch 9 0 29(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__30(_arch 10 0 30(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__31(_arch 11 0 31(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__32(_arch 12 0 32(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__33(_arch 13 0 33(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__34(_arch 14 0 34(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__35(_arch 15 0 35(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
			(line__53(_arch 16 0 53(_assignment(_trgt(5))(_sens(20)(21)))))
			(line__54(_arch 17 0 54(_assignment(_alias((Cout)(C16)))(_simpleassign BUF)(_trgt(4))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 18 -1)
)
I 000044 55 5895          1622119866372 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 11))
	(_version ve4)
	(_time 1622119866373 2021.05.27 15:51:06)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 70217470752770667273642a777772752677737673)
	(_ent
		(_time 1618745649622)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 13(_ent (_in))))
				(_port(_int Y -1 0 13(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 35(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 36(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 37(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 38(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 39(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 40(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 41(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 42(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 43(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 44(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 45(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 46(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 47(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 48(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 49(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 50(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_port(_int OVERFLOW -1 0 9(_ent(_out))))
		(_sig(_int C1 -1 0 16(_arch(_uni))))
		(_sig(_int C2 -1 0 16(_arch(_uni))))
		(_sig(_int C3 -1 0 16(_arch(_uni))))
		(_sig(_int C4 -1 0 16(_arch(_uni))))
		(_sig(_int C5 -1 0 16(_arch(_uni))))
		(_sig(_int C6 -1 0 16(_arch(_uni))))
		(_sig(_int C7 -1 0 16(_arch(_uni))))
		(_sig(_int C8 -1 0 16(_arch(_uni))))
		(_sig(_int C9 -1 0 16(_arch(_uni))))
		(_sig(_int C10 -1 0 16(_arch(_uni))))
		(_sig(_int C11 -1 0 16(_arch(_uni))))
		(_sig(_int C12 -1 0 16(_arch(_uni))))
		(_sig(_int C13 -1 0 16(_arch(_uni))))
		(_sig(_int C14 -1 0 16(_arch(_uni))))
		(_sig(_int C15 -1 0 16(_arch(_uni))))
		(_sig(_int C16 -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(22(0)))(_sens(0)(2(0))))))
			(line__20(_arch 1 0 20(_assignment(_trgt(22(1)))(_sens(0)(2(1))))))
			(line__21(_arch 2 0 21(_assignment(_trgt(22(2)))(_sens(0)(2(2))))))
			(line__22(_arch 3 0 22(_assignment(_trgt(22(3)))(_sens(0)(2(3))))))
			(line__23(_arch 4 0 23(_assignment(_trgt(22(4)))(_sens(0)(2(4))))))
			(line__24(_arch 5 0 24(_assignment(_trgt(22(5)))(_sens(0)(2(5))))))
			(line__25(_arch 6 0 25(_assignment(_trgt(22(6)))(_sens(0)(2(6))))))
			(line__26(_arch 7 0 26(_assignment(_trgt(22(7)))(_sens(0)(2(7))))))
			(line__27(_arch 8 0 27(_assignment(_trgt(22(8)))(_sens(0)(2(8))))))
			(line__28(_arch 9 0 28(_assignment(_trgt(22(9)))(_sens(0)(2(9))))))
			(line__29(_arch 10 0 29(_assignment(_trgt(22(10)))(_sens(0)(2(10))))))
			(line__30(_arch 11 0 30(_assignment(_trgt(22(11)))(_sens(0)(2(11))))))
			(line__31(_arch 12 0 31(_assignment(_trgt(22(12)))(_sens(0)(2(12))))))
			(line__32(_arch 13 0 32(_assignment(_trgt(22(13)))(_sens(0)(2(13))))))
			(line__33(_arch 14 0 33(_assignment(_trgt(22(14)))(_sens(0)(2(14))))))
			(line__34(_arch 15 0 34(_assignment(_trgt(22(15)))(_sens(0)(2(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 16 -1)
)
I 000044 55 5809          1622119873776 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 11))
	(_version ve4)
	(_time 1622119873777 2021.05.27 15:51:13)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code 5e58595c0e095e485c5b4a0459595c5b08595d585d)
	(_ent
		(_time 1622119873774)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 13(_ent (_in))))
				(_port(_int Y -1 0 13(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 35(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 36(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 37(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 38(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 39(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 40(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 41(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 42(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 43(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 44(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 45(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 46(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 47(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 48(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 49(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 50(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_sig(_int C1 -1 0 16(_arch(_uni))))
		(_sig(_int C2 -1 0 16(_arch(_uni))))
		(_sig(_int C3 -1 0 16(_arch(_uni))))
		(_sig(_int C4 -1 0 16(_arch(_uni))))
		(_sig(_int C5 -1 0 16(_arch(_uni))))
		(_sig(_int C6 -1 0 16(_arch(_uni))))
		(_sig(_int C7 -1 0 16(_arch(_uni))))
		(_sig(_int C8 -1 0 16(_arch(_uni))))
		(_sig(_int C9 -1 0 16(_arch(_uni))))
		(_sig(_int C10 -1 0 16(_arch(_uni))))
		(_sig(_int C11 -1 0 16(_arch(_uni))))
		(_sig(_int C12 -1 0 16(_arch(_uni))))
		(_sig(_int C13 -1 0 16(_arch(_uni))))
		(_sig(_int C14 -1 0 16(_arch(_uni))))
		(_sig(_int C15 -1 0 16(_arch(_uni))))
		(_sig(_int C16 -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(20(0)))(_sens(0)(2(0))))))
			(line__20(_arch 1 0 20(_assignment(_trgt(20(1)))(_sens(0)(2(1))))))
			(line__21(_arch 2 0 21(_assignment(_trgt(20(2)))(_sens(0)(2(2))))))
			(line__22(_arch 3 0 22(_assignment(_trgt(20(3)))(_sens(0)(2(3))))))
			(line__23(_arch 4 0 23(_assignment(_trgt(20(4)))(_sens(0)(2(4))))))
			(line__24(_arch 5 0 24(_assignment(_trgt(20(5)))(_sens(0)(2(5))))))
			(line__25(_arch 6 0 25(_assignment(_trgt(20(6)))(_sens(0)(2(6))))))
			(line__26(_arch 7 0 26(_assignment(_trgt(20(7)))(_sens(0)(2(7))))))
			(line__27(_arch 8 0 27(_assignment(_trgt(20(8)))(_sens(0)(2(8))))))
			(line__28(_arch 9 0 28(_assignment(_trgt(20(9)))(_sens(0)(2(9))))))
			(line__29(_arch 10 0 29(_assignment(_trgt(20(10)))(_sens(0)(2(10))))))
			(line__30(_arch 11 0 30(_assignment(_trgt(20(11)))(_sens(0)(2(11))))))
			(line__31(_arch 12 0 31(_assignment(_trgt(20(12)))(_sens(0)(2(12))))))
			(line__32(_arch 13 0 32(_assignment(_trgt(20(13)))(_sens(0)(2(13))))))
			(line__33(_arch 14 0 33(_assignment(_trgt(20(14)))(_sens(0)(2(14))))))
			(line__34(_arch 15 0 34(_assignment(_trgt(20(15)))(_sens(0)(2(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 16 -1)
)
I 000044 55 10500         1622131075378 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622131075379 2021.05.27 18:57:55)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code a7a1a5f0a1f0a6b1f0f3e1fda2a1a6a0a3a1a5a1a6)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 75(_ent (_in))))
				(_port(_int I1 15 0 75(_ent (_in))))
				(_port(_int I2 15 0 75(_ent (_in))))
				(_port(_int I3 15 0 75(_ent (_in))))
				(_port(_int SEL 16 0 76(_ent (_in))))
				(_port(_int Y 15 0 77(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 81(_ent (_in))))
				(_port(_int B 17 0 81(_ent (_in))))
				(_port(_int C 17 0 81(_ent (_in))))
				(_port(_int ok -1 0 82(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
				(_port(_int Cout -1 0 70(_ent (_out))))
				(_port(_int OVERFLOW -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 204(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 205(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 206(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 207(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 208(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 209(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 214(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 215(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 216(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 217(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 218(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_implicit)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_implicit)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 81(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 86(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 87(_arch(_uni))))
		(_sig(_int urm 18 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 89(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 92(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 92(_arch(_uni))))
		(_sig(_int PIN 19 0 92(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 93(_arch(_uni))))
		(_sig(_int c3 20 0 93(_arch(_uni))))
		(_sig(_int c2 20 0 93(_arch(_uni))))
		(_sig(_int c1 20 0 93(_arch(_uni))))
		(_sig(_int af4 20 0 93(_arch(_uni))))
		(_sig(_int af3 20 0 93(_arch(_uni))))
		(_sig(_int af2 20 0 93(_arch(_uni))))
		(_sig(_int af1 20 0 93(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 94(_arch(_uni))))
		(_sig(_int suma 19 0 94(_arch(_uni))))
		(_sig(_int suma_bin 19 0 94(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 95(_arch(_uni))))
		(_sig(_int op -1 0 95(_arch(_uni))))
		(_sig(_int rez1 19 0 96(_arch(_uni))))
		(_sig(_int rez2 19 0 96(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 98(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__197(_arch 1 0 197(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10500         1622131107645 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622131107646 2021.05.27 18:58:27)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code b1b0e6e5b1e6b0a7e6e5f7ebb4b7b0b6b5b7b3b7b0)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 75(_ent (_in))))
				(_port(_int I1 15 0 75(_ent (_in))))
				(_port(_int I2 15 0 75(_ent (_in))))
				(_port(_int I3 15 0 75(_ent (_in))))
				(_port(_int SEL 16 0 76(_ent (_in))))
				(_port(_int Y 15 0 77(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 81(_ent (_in))))
				(_port(_int B 17 0 81(_ent (_in))))
				(_port(_int C 17 0 81(_ent (_in))))
				(_port(_int ok -1 0 82(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
				(_port(_int Cout -1 0 70(_ent (_out))))
				(_port(_int OVERFLOW -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 204(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 205(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 206(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 207(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 208(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 209(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 214(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 215(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 216(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 217(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 218(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_implicit)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_implicit)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 81(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 86(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 87(_arch(_uni))))
		(_sig(_int urm 18 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 89(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 92(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 92(_arch(_uni))))
		(_sig(_int PIN 19 0 92(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 93(_arch(_uni))))
		(_sig(_int c3 20 0 93(_arch(_uni))))
		(_sig(_int c2 20 0 93(_arch(_uni))))
		(_sig(_int c1 20 0 93(_arch(_uni))))
		(_sig(_int af4 20 0 93(_arch(_uni))))
		(_sig(_int af3 20 0 93(_arch(_uni))))
		(_sig(_int af2 20 0 93(_arch(_uni))))
		(_sig(_int af1 20 0 93(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 94(_arch(_uni))))
		(_sig(_int suma 19 0 94(_arch(_uni))))
		(_sig(_int suma_bin 19 0 94(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 95(_arch(_uni))))
		(_sig(_int op -1 0 95(_arch(_uni))))
		(_sig(_int rez1 19 0 96(_arch(_uni))))
		(_sig(_int rez2 19 0 96(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 98(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__197(_arch 1 0 197(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10549         1622131368486 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622131368487 2021.05.27 19:02:48)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 9d9c9692c8ca9c8bcacfdbc7989b9c9a999b9f9b9c)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 75(_ent (_in))))
				(_port(_int I1 15 0 75(_ent (_in))))
				(_port(_int I2 15 0 75(_ent (_in))))
				(_port(_int I3 15 0 75(_ent (_in))))
				(_port(_int SEL 16 0 76(_ent (_in))))
				(_port(_int Y 15 0 77(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 81(_ent (_in))))
				(_port(_int B 17 0 81(_ent (_in))))
				(_port(_int C 17 0 81(_ent (_in))))
				(_port(_int ok -1 0 82(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
				(_port(_int Cout -1 0 70(_ent (_out))))
				(_port(_int OVERFLOW -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 206(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 207(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 208(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 209(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 210(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 211(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 215(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 216(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 217(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 218(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 219(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_implicit)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 221(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_implicit)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 81(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 86(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 87(_arch(_uni))))
		(_sig(_int urm 18 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 89(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 92(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 92(_arch(_uni))))
		(_sig(_int PIN 19 0 92(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 93(_arch(_uni))))
		(_sig(_int c3 20 0 93(_arch(_uni))))
		(_sig(_int c2 20 0 93(_arch(_uni))))
		(_sig(_int c1 20 0 93(_arch(_uni))))
		(_sig(_int af4 20 0 93(_arch(_uni))))
		(_sig(_int af3 20 0 93(_arch(_uni))))
		(_sig(_int af2 20 0 93(_arch(_uni))))
		(_sig(_int af1 20 0 93(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 94(_arch(_uni))))
		(_sig(_int suma 19 0 94(_arch(_uni))))
		(_sig(_int suma_bin 19 0 94(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 95(_arch(_uni))))
		(_sig(_int op -1 0 95(_arch(_uni))))
		(_sig(_int rez1 19 0 96(_arch(_uni))))
		(_sig(_int rez2 19 0 96(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 98(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__199(_arch 1 0 199(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10549         1622131375265 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622131375266 2021.05.27 19:02:55)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 0a050c0c5a5d0b1c5d584c500f0c0b0d0e0c080c0b)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 75(_ent (_in))))
				(_port(_int I1 15 0 75(_ent (_in))))
				(_port(_int I2 15 0 75(_ent (_in))))
				(_port(_int I3 15 0 75(_ent (_in))))
				(_port(_int SEL 16 0 76(_ent (_in))))
				(_port(_int Y 15 0 77(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 81(_ent (_in))))
				(_port(_int B 17 0 81(_ent (_in))))
				(_port(_int C 17 0 81(_ent (_in))))
				(_port(_int ok -1 0 82(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
				(_port(_int Cout -1 0 70(_ent (_out))))
				(_port(_int OVERFLOW -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 206(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 207(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 208(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 209(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 210(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 211(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 215(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 216(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 217(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 218(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 219(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_implicit)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_inst actualizare_suma_cont 0 221(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_implicit)
			(_port
				((OP)(OP))
				((A)(A))
				((B)(B))
				((R)(R))
				((Cout)(Cout))
				((OVERFLOW)(OVERFLOW))
			)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 75(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 81(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 86(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 87(_arch(_uni))))
		(_sig(_int urm 18 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 89(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 89(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 92(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 92(_arch(_uni))))
		(_sig(_int PIN 19 0 92(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 92(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 93(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 93(_arch(_uni))))
		(_sig(_int c3 20 0 93(_arch(_uni))))
		(_sig(_int c2 20 0 93(_arch(_uni))))
		(_sig(_int c1 20 0 93(_arch(_uni))))
		(_sig(_int af4 20 0 93(_arch(_uni))))
		(_sig(_int af3 20 0 93(_arch(_uni))))
		(_sig(_int af2 20 0 93(_arch(_uni))))
		(_sig(_int af1 20 0 93(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 94(_arch(_uni))))
		(_sig(_int suma 19 0 94(_arch(_uni))))
		(_sig(_int suma_bin 19 0 94(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 95(_arch(_uni))))
		(_sig(_int op -1 0 95(_arch(_uni))))
		(_sig(_int rez1 19 0 96(_arch(_uni))))
		(_sig(_int rez2 19 0 96(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 98(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__199(_arch 1 0 199(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10237         1622131422895 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622131422896 2021.05.27 19:03:42)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 232174272174223574776579262522242725212522)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 204(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 205(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 206(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 207(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 208(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 209(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 214(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 215(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 216(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 217(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 218(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__197(_arch 1 0 197(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10241         1622131459567 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622131459568 2021.05.27 19:04:19)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 633135636134627534362539666562646765616562)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(35)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10241         1622131461055 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622131461056 2021.05.27 19:04:21)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 2f7c2e2b78782e39787a69752a292e282b292d292e)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(35)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10241         1622132842942 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622132842943 2021.05.27 19:27:22)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 326239373165332465677468373433353634303433)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(35)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10241         1622133125991 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622133125992 2021.05.27 19:32:05)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code d9db8a8bd18ed8cf8e8c9f83dcdfd8dedddfdbdfd8)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(35)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10241         1622136452828 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622136452829 2021.05.27 20:27:32)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 45431247411244531210031f404344424143474344)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(35)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10241         1622136679312 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622136679313 2021.05.27 20:31:19)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code f9f7f9a9f1aef8efaeacbfa3fcfff8fefdfffbfff8)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(35)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10241         1622136921743 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622136921744 2021.05.27 20:35:21)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code fffaf8afa8a8fee9a8aab9a5faf9fef8fbf9fdf9fe)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(35)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10241         1622466064899 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622466064900 2021.05.31 16:01:04)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 6e3d6e6e3a396f78393b28346b686f696a686c686f)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 205(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 206(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 207(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 208(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 209(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 210(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 212(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 213(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 214(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 215(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 216(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 217(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 218(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 219(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 220(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(33)(34)(35)(42)(43)(44)(45)(46)(47)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__198(_arch 1 0 198(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
I 000044 55 10188         1622466194435 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622466194436 2021.05.31 16:03:14)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code 6a383b6a3a3d6b7c3d652c306f6c6b6d6e6c686c6b)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 202(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 203(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 204(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 205(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 206(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 207(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 208(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 209(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 212(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 213(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 214(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 215(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 216(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 217(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50)(21)(22))(_sens(23))(_read(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)(10)(11)(16)))))
			(line__195(_arch 1 0 195(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
V 000044 55 5809          1622466216581 bhv
(_unit VHDL(sumator_scazator 0 5(bhv 0 11))
	(_version ve4)
	(_time 1622466216582 2021.05.31 16:03:36)
	(_source(\../src/Sumator_Scazator.vhd\))
	(_parameters tan)
	(_code e6e2e7b4e5b1e6f0e4e3f2bce1e1e4e3b0e1e5e0e5)
	(_ent
		(_time 1622119873773)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int X -1 0 13(_ent (_in))))
				(_port(_int Y -1 0 13(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 35(_comp Full_Adder)
		(_port
			((X)(A(0)))
			((Y)(TMP(0)))
			((Cin)(OP))
			((sum)(R(0)))
			((Cout)(C1))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA1 0 36(_comp Full_Adder)
		(_port
			((X)(A(1)))
			((Y)(TMP(1)))
			((Cin)(C1))
			((sum)(R(1)))
			((Cout)(C2))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 37(_comp Full_Adder)
		(_port
			((X)(A(2)))
			((Y)(TMP(2)))
			((Cin)(C2))
			((sum)(R(2)))
			((Cout)(C3))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 38(_comp Full_Adder)
		(_port
			((X)(A(3)))
			((Y)(TMP(3)))
			((Cin)(C3))
			((sum)(R(3)))
			((Cout)(C4))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 39(_comp Full_Adder)
		(_port
			((X)(A(4)))
			((Y)(TMP(4)))
			((Cin)(C4))
			((sum)(R(4)))
			((Cout)(C5))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 40(_comp Full_Adder)
		(_port
			((X)(A(5)))
			((Y)(TMP(5)))
			((Cin)(C5))
			((sum)(R(5)))
			((Cout)(C6))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 41(_comp Full_Adder)
		(_port
			((X)(A(6)))
			((Y)(TMP(6)))
			((Cin)(C6))
			((sum)(R(6)))
			((Cout)(C7))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 42(_comp Full_Adder)
		(_port
			((X)(A(7)))
			((Y)(TMP(7)))
			((Cin)(C7))
			((sum)(R(7)))
			((Cout)(C8))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 43(_comp Full_Adder)
		(_port
			((X)(A(8)))
			((Y)(TMP(8)))
			((Cin)(C8))
			((sum)(R(8)))
			((Cout)(C9))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 44(_comp Full_Adder)
		(_port
			((X)(A(9)))
			((Y)(TMP(9)))
			((Cin)(C9))
			((sum)(R(9)))
			((Cout)(C10))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA10 0 45(_comp Full_Adder)
		(_port
			((X)(A(10)))
			((Y)(TMP(10)))
			((Cin)(C10))
			((sum)(R(10)))
			((Cout)(C11))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA11 0 46(_comp Full_Adder)
		(_port
			((X)(A(11)))
			((Y)(TMP(11)))
			((Cin)(C11))
			((sum)(R(11)))
			((Cout)(C12))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA12 0 47(_comp Full_Adder)
		(_port
			((X)(A(12)))
			((Y)(TMP(12)))
			((Cin)(C12))
			((sum)(R(12)))
			((Cout)(C13))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA13 0 48(_comp Full_Adder)
		(_port
			((X)(A(13)))
			((Y)(TMP(13)))
			((Cin)(C13))
			((sum)(R(13)))
			((Cout)(C14))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA14 0 49(_comp Full_Adder)
		(_port
			((X)(A(14)))
			((Y)(TMP(14)))
			((Cin)(C14))
			((sum)(R(14)))
			((Cout)(C15))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA15 0 50(_comp Full_Adder)
		(_port
			((X)(A(15)))
			((Y)(TMP(15)))
			((Cin)(C15))
			((sum)(R(15)))
			((Cout)(C16))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_port(_int OP -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int R 0 0 8(_ent(_out))))
		(_sig(_int C1 -1 0 16(_arch(_uni))))
		(_sig(_int C2 -1 0 16(_arch(_uni))))
		(_sig(_int C3 -1 0 16(_arch(_uni))))
		(_sig(_int C4 -1 0 16(_arch(_uni))))
		(_sig(_int C5 -1 0 16(_arch(_uni))))
		(_sig(_int C6 -1 0 16(_arch(_uni))))
		(_sig(_int C7 -1 0 16(_arch(_uni))))
		(_sig(_int C8 -1 0 16(_arch(_uni))))
		(_sig(_int C9 -1 0 16(_arch(_uni))))
		(_sig(_int C10 -1 0 16(_arch(_uni))))
		(_sig(_int C11 -1 0 16(_arch(_uni))))
		(_sig(_int C12 -1 0 16(_arch(_uni))))
		(_sig(_int C13 -1 0 16(_arch(_uni))))
		(_sig(_int C14 -1 0 16(_arch(_uni))))
		(_sig(_int C15 -1 0 16(_arch(_uni))))
		(_sig(_int C16 -1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int TMP 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(20(0)))(_sens(0)(2(0))))))
			(line__20(_arch 1 0 20(_assignment(_trgt(20(1)))(_sens(0)(2(1))))))
			(line__21(_arch 2 0 21(_assignment(_trgt(20(2)))(_sens(0)(2(2))))))
			(line__22(_arch 3 0 22(_assignment(_trgt(20(3)))(_sens(0)(2(3))))))
			(line__23(_arch 4 0 23(_assignment(_trgt(20(4)))(_sens(0)(2(4))))))
			(line__24(_arch 5 0 24(_assignment(_trgt(20(5)))(_sens(0)(2(5))))))
			(line__25(_arch 6 0 25(_assignment(_trgt(20(6)))(_sens(0)(2(6))))))
			(line__26(_arch 7 0 26(_assignment(_trgt(20(7)))(_sens(0)(2(7))))))
			(line__27(_arch 8 0 27(_assignment(_trgt(20(8)))(_sens(0)(2(8))))))
			(line__28(_arch 9 0 28(_assignment(_trgt(20(9)))(_sens(0)(2(9))))))
			(line__29(_arch 10 0 29(_assignment(_trgt(20(10)))(_sens(0)(2(10))))))
			(line__30(_arch 11 0 30(_assignment(_trgt(20(11)))(_sens(0)(2(11))))))
			(line__31(_arch 12 0 31(_assignment(_trgt(20(12)))(_sens(0)(2(12))))))
			(line__32(_arch 13 0 32(_assignment(_trgt(20(13)))(_sens(0)(2(13))))))
			(line__33(_arch 14 0 33(_assignment(_trgt(20(14)))(_sens(0)(2(14))))))
			(line__34(_arch 15 0 34(_assignment(_trgt(20(15)))(_sens(0)(2(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (2(0))(2(1))(2(2))(2(3))(2(4))(2(5))(2(6))(2(7))(2(8))(2(9))(2(10))(2(11))(2(12))(2(13))(2(14))(2(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 16 -1)
)
V 000045 55 706           1622466216604 COMP
(_unit VHDL(comp 0 5(comp 0 10))
	(_version ve4)
	(_time 1622466216605 2021.05.31 16:03:36)
	(_source(\../src/Comparator 16 biti.vhd\))
	(_parameters tan)
	(_code 05000503565205120406165f020351020503060353)
	(_ent
		(_time 1620916327630)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int egal -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . COMP 1 -1)
)
V 000044 55 942           1622466216622 MUX
(_unit VHDL(mux 0 4(mux 0 9))
	(_version ve4)
	(_time 1622466216623 2021.05.31 16:03:36)
	(_source(\../src/MUX4la1.vhd\))
	(_parameters tan)
	(_code 15104213154349034015004e4c13411210121d1341)
	(_ent
		(_time 1620566573924)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int I0 0 0 5(_ent(_in))))
		(_port(_int I1 0 0 5(_ent(_in))))
		(_port(_int I2 0 0 5(_ent(_in))))
		(_port(_int I3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 1 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
V 000045 55 1350          1622466216640 RAM2
(_unit VHDL(ram2 0 4(ram2 0 12))
	(_version ve4)
	(_time 1622466216641 2021.05.31 16:03:36)
	(_source(\../src/RAM2.vhd\))
	(_parameters tan)
	(_code 25212421217225362626377f752371262722272324)
	(_ent
		(_time 1621516990147)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int I_RAM 1 0 8(_ent(_in))))
		(_port(_int D_RAM 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 13(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 14(_arch(_uni((0(_string \"0000001110000100"\))(1(_string \"0000001111111111"\))(2(_string \"0000001111101000"\))(3(_string \"0000000111111111"\)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(4))(_sens(0)(1)(5))(_mon))))
			(line__20(_arch 1 0 20(_assignment(_trgt(5))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM2 2 -1)
)
V 000056 55 1475          1622466216659 Comportamentala
(_unit VHDL(citire 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1622466216660 2021.05.31 16:03:36)
	(_source(\../src/Citire.vhd\))
	(_parameters tan)
	(_code 34313431396264223f66266e603237323d3330323d)
	(_ent
		(_time 1620912782308)
	)
	(_object
		(_port(_int Clk1 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk2 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk3 -1 0 6(_ent(_in)(_event))))
		(_port(_int Clk4 -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Nr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_var(_int cif1 1 0 13(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14(_array -1((_dto i 3 i 0)))))
		(_var(_int cif2 2 0 14(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 15(_array -1((_dto i 3 i 0)))))
		(_var(_int cif3 3 0 15(_prcs 0(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 16(_array -1((_dto i 3 i 0)))))
		(_var(_int cif4 4 0 16(_prcs 0(_string \"0000"\))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(4(d_3_0))(4(d_7_4))(4(d_11_8))(4(d_15_12)))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Comportamentala 1 -1)
)
V 000056 55 1035          1622466216677 Comportamentala
(_unit VHDL(bcd_7segmente 0 5(comportamentala 0 10))
	(_version ve4)
	(_time 1622466216678 2021.05.31 16:03:36)
	(_source(\../src/Afisor 7 Segmente.vhd\))
	(_parameters tan)
	(_code 44414546431314511315531f164241424342104241)
	(_ent
		(_time 1618751334207)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int BCDin 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . Comportamentala 1 -1)
)
V 000044 55 1722          1622466216697 bhv
(_unit VHDL(convertor 0 5(bhv 1 10))
	(_version ve4)
	(_time 1622466216698 2021.05.31 16:03:36)
	(_source(\../../../Convertor.vhd\(\../src/Convertor.vhd\)))
	(_parameters tan)
	(_code 636663633634627464667638306467653564616560)
	(_ent
		(_time 1618751706372)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 0 0 6(_ent(_in))))
		(_port(_int c3 0 0 6(_ent(_in))))
		(_port(_int c2 0 0 6(_ent(_in))))
		(_port(_int c1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int bin 1 0 7(_ent(_out))))
		(_sig(_int int -2 1 11(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 1 12(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 1 12(_arch(_uni((i 0))))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0))(_mon))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1))(_mon))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2))(_mon))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(3))(_mon))))
			(line__18(_arch 4 1 18(_assignment(_trgt(5))(_sens(6)(7)(8)(9)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(4))(_sens(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bhv 6 -1)
)
V 000056 55 2273          1622466216718 Comportamentala
(_unit VHDL(convertor2 0 6(comportamentala 0 11))
	(_version ve4)
	(_time 1622466216719 2021.05.31 16:03:36)
	(_source(\../src/Convertor Binar-BCD.vhd\))
	(_parameters tan)
	(_code 737673722624726474246628207477752574717071)
	(_ent
		(_time 1620907684948)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int Bin 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int c4 1 0 8(_ent(_out))))
		(_port(_int c3 1 0 8(_ent(_out))))
		(_port(_int c2 1 0 8(_ent(_out))))
		(_port(_int c1 1 0 8(_ent(_out))))
		(_sig(_int int -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int1 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int2 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int int3 -2 0 12(_arch(_uni((i 0))))))
		(_sig(_int s4 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s3 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s2 -2 0 13(_arch(_uni((i 0))))))
		(_sig(_int s1 -2 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(5))(_sens(0))(_mon))))
			(line__16(_arch 1 0 16(_assignment(_trgt(12))(_sens(5)))))
			(line__17(_arch 2 0 17(_assignment(_trgt(6))(_sens(5)))))
			(line__18(_arch 3 0 18(_assignment(_trgt(11))(_sens(6)))))
			(line__19(_arch 4 0 19(_assignment(_trgt(7))(_sens(6)))))
			(line__20(_arch 5 0 20(_assignment(_trgt(10))(_sens(7)))))
			(line__21(_arch 6 0 21(_assignment(_trgt(8))(_sens(7)))))
			(line__22(_arch 7 0 22(_assignment(_alias((s4)(int3)))(_trgt(9))(_sens(8)))))
			(line__23(_arch 8 0 23(_assignment(_trgt(4))(_sens(12))(_mon))))
			(line__24(_arch 9 0 24(_assignment(_trgt(3))(_sens(11))(_mon))))
			(line__25(_arch 10 0 25(_assignment(_trgt(2))(_sens(10))(_mon))))
			(line__26(_arch 11 0 26(_assignment(_trgt(1))(_sens(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Comportamentala 12 -1)
)
V 000045 55 1350          1622466216737 RAM1
(_unit VHDL(ram1 0 4(ram1 0 12))
	(_version ve4)
	(_time 1622466216738 2021.05.31 16:03:36)
	(_source(\../src/RAM1.vhd\))
	(_parameters tan)
	(_code 8286838c81d58291828190d8d284d6818385808483)
	(_ent
		(_time 1621516755044)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int A_RAM 0 0 5(_ent(_in))))
		(_port(_int CS_RAM -1 0 6(_ent(_in))))
		(_port(_int WE -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int I_RAM 1 0 8(_ent(_in))))
		(_port(_int D_RAM 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int RAM_MEM 0 13(_array 2((_to i 0 i 3)))))
		(_sig(_int RAM 3 0 14(_arch(_uni((0(_string \"1000000000000000"\))(1(_string \"1100000000000000"\))(2(_string \"1110000000000000"\))(3(_string \"1111000000000000"\)))))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(4))(_sens(0)(1)(5))(_mon))))
			(line__20(_arch 1 0 20(_assignment(_trgt(5))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . RAM1 2 -1)
)
V 000046 55 799           1622466216757 COMP2
(_unit VHDL(comp2 0 5(comp2 0 10))
	(_version ve4)
	(_time 1622466216758 2021.05.31 16:03:36)
	(_source(\../src/Comparator sume.vhd\))
	(_parameters tan)
	(_code a2a7a2f5f6f5a2b5a3a3b0f8f0a4f4a4f6a5a2a1a0)
	(_ent
		(_time 1620910863716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int C 0 0 6(_ent(_in))))
		(_port(_int ok -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50528770 33751811 33686019)
	)
	(_model . COMP2 1 -1)
)
V 000044 55 10188         1622466216778 Bhv
(_unit VHDL(bancomat 0 5(bhv 0 22))
	(_version ve4)
	(_time 1622466216779 2021.05.31 16:03:36)
	(_source(\../src/Automat Bancar.vhd\))
	(_parameters tan)
	(_code b1b4b0e5b1e6b0a7e6bef7ebb4b7b0b6b5b7b3b7b0)
	(_ent
		(_time 1620916458117)
	)
	(_comp
		(Citire
			(_object
				(_port(_int Clk1 -1 0 25(_ent (_in))))
				(_port(_int Clk2 -1 0 25(_ent (_in))))
				(_port(_int Clk3 -1 0 25(_ent (_in))))
				(_port(_int Clk4 -1 0 25(_ent (_in))))
				(_port(_int Nr 2 0 26(_ent (_out))))
			)
		)
		(RAM1
			(_object
				(_port(_int A_RAM 7 0 41(_ent (_in))))
				(_port(_int CS_RAM -1 0 42(_ent (_in))))
				(_port(_int WE -1 0 43(_ent (_in))))
				(_port(_int I_RAM 8 0 44(_ent (_in))))
				(_port(_int D_RAM 8 0 45(_ent (_out))))
			)
		)
		(COMP
			(_object
				(_port(_int A 9 0 49(_ent (_in))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int egal -1 0 50(_ent (_out))))
			)
		)
		(RAM2
			(_object
				(_port(_int A_RAM 10 0 54(_ent (_in))))
				(_port(_int CS_RAM -1 0 55(_ent (_in))))
				(_port(_int WE -1 0 56(_ent (_in))))
				(_port(_int I_RAM 11 0 57(_ent (_in))))
				(_port(_int D_RAM 11 0 58(_ent (_out))))
			)
		)
		(Convertor2
			(_object
				(_port(_int Bin 5 0 35(_ent (_in))))
				(_port(_int c4 6 0 36(_ent (_out))))
				(_port(_int c3 6 0 36(_ent (_out))))
				(_port(_int c2 6 0 36(_ent (_out))))
				(_port(_int c1 6 0 36(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int I0 15 0 73(_ent (_in))))
				(_port(_int I1 15 0 73(_ent (_in))))
				(_port(_int I2 15 0 73(_ent (_in))))
				(_port(_int I3 15 0 73(_ent (_in))))
				(_port(_int SEL 16 0 74(_ent (_in))))
				(_port(_int Y 15 0 75(_ent (_out))))
			)
		)
		(bcd_7segmente
			(_object
				(_port(_int BCDin 12 0 62(_ent (_in))))
				(_port(_int Sapte_Segmente 13 0 63(_ent (_out))))
			)
		)
		(convertor
			(_object
				(_port(_int c4 3 0 30(_ent (_in))))
				(_port(_int c3 3 0 30(_ent (_in))))
				(_port(_int c2 3 0 30(_ent (_in))))
				(_port(_int c1 3 0 30(_ent (_in))))
				(_port(_int bin 4 0 31(_ent (_out))))
			)
		)
		(COMP2
			(_object
				(_port(_int A 17 0 79(_ent (_in))))
				(_port(_int B 17 0 79(_ent (_in))))
				(_port(_int C 17 0 79(_ent (_in))))
				(_port(_int ok -1 0 80(_ent (_out))))
			)
		)
		(Sumator_Scazator
			(_object
				(_port(_int OP -1 0 67(_ent (_in))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_port(_int B 14 0 68(_ent (_in))))
				(_port(_int R 14 0 69(_ent (_out))))
			)
		)
	)
	(_inst citire_PIN 0 202(_comp Citire)
		(_port
			((Clk1)(PIN0))
			((Clk2)(PIN1))
			((Clk3)(PIN2))
			((Clk4)(PIN3))
			((Nr)(PIN))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst RAM01 0 203(_comp RAM1)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read1))
			((WE)(write1))
			((I_RAM)(PIN_nou))
			((D_RAM)(D_RAM1))
		)
		(_use(_ent . RAM1)
		)
	)
	(_inst compareare_PIN 0 204(_comp COMP)
		(_port
			((A)(PIN))
			((B)(PIN_RAM1))
			((egal)(ok_pin))
		)
		(_use(_ent . COMP)
		)
	)
	(_inst RAM02 0 205(_comp RAM2)
		(_port
			((A_RAM)(IDCard))
			((CS_RAM)(read2))
			((WE)(write2))
			((I_RAM)(rez2))
			((D_RAM)(D_RAM2))
		)
		(_use(_ent . RAM2)
		)
	)
	(_inst Convertor_in_BCD 0 206(_comp Convertor2)
		(_port
			((Bin)(suma_RAM2))
			((c4)(c4))
			((c3)(c3))
			((c2)(c2))
			((c1)(c1))
		)
		(_use(_ent . Convertor2)
		)
	)
	(_inst Alegere_Afisor 0 207(_comp MUX)
		(_port
			((I0)(nr))
			((I1)(PIN_nou))
			((I2)(suma))
			((I3)(suma))
			((SEL)(sel))
			((Y)(nr_afisare))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst Afisor4 0 208(_comp bcd_7segmente)
		(_port
			((BCDin)(af4))
			((Sapte_Segmente)(Sapte_Segmente4))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor3 0 209(_comp bcd_7segmente)
		(_port
			((BCDin)(af3))
			((Sapte_Segmente)(Sapte_Segmente3))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor2 0 210(_comp bcd_7segmente)
		(_port
			((BCDin)(af2))
			((Sapte_Segmente)(Sapte_Segmente2))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst Afisor1 0 211(_comp bcd_7segmente)
		(_port
			((BCDin)(af1))
			((Sapte_Segmente)(Sapte_Segmente1))
		)
		(_use(_ent . bcd_7segmente)
		)
	)
	(_inst citire_PIN_nou 0 212(_comp Citire)
		(_port
			((Clk1)(PINN0))
			((Clk2)(PINN1))
			((Clk3)(PINN2))
			((Clk4)(PINN3))
			((Nr)(PIN_nou))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst citire_suma 0 213(_comp Citire)
		(_port
			((Clk1)(Sum0))
			((Clk2)(Sum1))
			((Clk3)(Sum2))
			((Clk4)(Sum3))
			((Nr)(suma))
		)
		(_use(_ent . Citire)
		)
	)
	(_inst convertorSuma_binar 0 214(_comp convertor)
		(_port
			((c4)(suma(d_15_12)))
			((c3)(suma(d_11_8)))
			((c2)(suma(d_7_4)))
			((c1)(suma(d_3_0)))
			((bin)(suma_bin))
		)
		(_use(_ent . convertor)
		)
	)
	(_inst comparare_suma1 0 215(_comp COMP2)
		(_port
			((A)(suma_bin))
			((B)(suma_bancomat))
			((C)(suma_RAM2))
			((ok)(ok_extragere))
		)
		(_use(_ent . COMP2)
		)
	)
	(_inst actualizare_suma_bancomat 0 216(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_bancomat))
			((B)(suma_bin))
			((R)(rez1))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_inst actualizare_suma_cont 0 217(_comp Sumator_Scazator)
		(_port
			((OP)(op))
			((A)(suma_RAM2))
			((B)(suma_bin))
			((R)(rez2))
		)
		(_use(_ent . Sumator_Scazator)
		)
	)
	(_object
		(_port(_int CONTINUA -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int IDCard 0 0 7(_ent(_in))))
		(_port(_int PIN0 -1 0 8(_ent(_in))))
		(_port(_int PIN1 -1 0 8(_ent(_in))))
		(_port(_int PIN2 -1 0 8(_ent(_in))))
		(_port(_int PIN3 -1 0 8(_ent(_in))))
		(_port(_int PINN0 -1 0 9(_ent(_in))))
		(_port(_int PINN1 -1 0 9(_ent(_in))))
		(_port(_int PINN2 -1 0 9(_ent(_in))))
		(_port(_int PINN3 -1 0 9(_ent(_in))))
		(_port(_int Sel 0 0 10(_ent(_in))))
		(_port(_int ValidPIN -1 0 11(_ent(_in))))
		(_port(_int Sum0 -1 0 12(_ent(_in))))
		(_port(_int Sum1 -1 0 12(_ent(_in))))
		(_port(_int Sum2 -1 0 12(_ent(_in))))
		(_port(_int Sum3 -1 0 12(_ent(_in))))
		(_port(_int ChitantaIN -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1((_dto i 6 i 0)))))
		(_port(_int Sapte_Segmente1 1 0 14(_ent(_out))))
		(_port(_int Sapte_Segmente2 1 0 15(_ent(_out))))
		(_port(_int Sapte_Segmente3 1 0 16(_ent(_out))))
		(_port(_int Sapte_Segmente4 1 0 17(_ent(_out))))
		(_port(_int ChitantaOUT -1 0 18(_ent(_out))))
		(_port(_int CardOUT -1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 35(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 44(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 49(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 57(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 68(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 73(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 74(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 79(_array -1((_dto i 15 i 0)))))
		(_type(_int stari 0 84(_enum1 st1 st2 st3 st4 st5 st6 st7 st8 st9 st10 st11 st12 st13 st14 st15 st16 st17 st18 st19 st20 st21 (_to i 0 i 20))))
		(_sig(_int cur 18 0 85(_arch(_uni))))
		(_sig(_int urm 18 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 87(_array -1((_dto i 15 i 0)))))
		(_sig(_int suma_bancomat 19 0 87(_arch(_uni(_string \"0000001111101000"\)))))
		(_sig(_int ok_pin -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write1 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int read2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int write2 -1 0 89(_arch(_uni((i 2))))))
		(_sig(_int nr 19 0 90(_arch(_uni))))
		(_sig(_int nr_afisare 19 0 90(_arch(_uni))))
		(_sig(_int PIN 19 0 90(_arch(_uni))))
		(_sig(_int PIN_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int PIN_nou 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM1 19 0 90(_arch(_uni))))
		(_sig(_int D_RAM2 19 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 91(_array -1((_dto i 3 i 0)))))
		(_sig(_int c4 20 0 91(_arch(_uni))))
		(_sig(_int c3 20 0 91(_arch(_uni))))
		(_sig(_int c2 20 0 91(_arch(_uni))))
		(_sig(_int c1 20 0 91(_arch(_uni))))
		(_sig(_int af4 20 0 91(_arch(_uni))))
		(_sig(_int af3 20 0 91(_arch(_uni))))
		(_sig(_int af2 20 0 91(_arch(_uni))))
		(_sig(_int af1 20 0 91(_arch(_uni))))
		(_sig(_int suma_RAM2 19 0 92(_arch(_uni))))
		(_sig(_int suma 19 0 92(_arch(_uni))))
		(_sig(_int suma_bin 19 0 92(_arch(_uni))))
		(_sig(_int ok_extragere -1 0 93(_arch(_uni))))
		(_sig(_int op -1 0 93(_arch(_uni))))
		(_sig(_int rez1 19 0 94(_arch(_uni))))
		(_sig(_int rez2 19 0 94(_arch(_uni))))
		(_prcs
			(organigram(_arch 0 0 96(_prcs(_simple)(_trgt(21)(22)(24)(25)(27)(28)(29)(30)(31(d_15_12))(31(d_11_8))(31(d_7_4))(31(d_3_0))(34)(42)(43)(44)(45)(46)(50))(_sens(23))(_read(10)(11)(16)(26)(32(d_3_0))(32(d_7_4))(32(d_11_8))(32(d_15_12))(36)(37)(38)(39)(40)(41)(49)(51)(52)))))
			(line__195(_arch 1 0 195(_prcs(_trgt(23))(_sens(0)(24))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Bhv 2 -1)
)
