
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/tmp/a5755ee7d73d4e37ba1b2b689bb84540.bb.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/tmp/a5755ee7d73d4e37ba1b2b689bb84540.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top level.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top level.v' to AST representation.
Storing AST representation for module `$abstract\MIPSpipeline'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32 bit ALU.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32 bit ALU.v' to AST representation.
Storing AST representation for module `$abstract\ALU'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32 bit adder.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32 bit adder.v' to AST representation.
Storing AST representation for module `$abstract\Add'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/3x32 mux.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/3x32 mux.v' to AST representation.
Storing AST representation for module `$abstract\mux_3x32'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU control unit.v' to AST representation.
Storing AST representation for module `$abstract\ALUControl'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Bus mux.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Bus mux.v' to AST representation.
Storing AST representation for module `$abstract\busMux'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control unit.v' to AST representation.
Storing AST representation for module `$abstract\Control'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data memory.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data memory.v' to AST representation.
Storing AST representation for module `$abstract\dataMem'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Flush control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Flush control unit.v' to AST representation.
Storing AST representation for module `$abstract\flush_block'.
Storing AST representation for module `$abstract\Discard_Instr'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding unit.v' to AST representation.
Storing AST representation for module `$abstract\ForwardingUnit'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Instruction Memory.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Instruction Memory.v' to AST representation.
Storing AST representation for module `$abstract\InstructionMem'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR control unit.v' to AST representation.
Storing AST representation for module `$abstract\JRControl'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register file.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register file.v' to AST representation.
Storing AST representation for module `$abstract\RegFile'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Sign extension and shift left.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Sign extension and shift left.v' to AST representation.
Storing AST representation for module `$abstract\signExtend'.
Storing AST representation for module `$abstract\shiftLeft'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall control unit.v' to AST representation.
Storing AST representation for module `$abstract\StallControl'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Write address mux.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Write address mux.v' to AST representation.
Storing AST representation for module `$abstract\writeMux'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback forward unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback forward unit.v' to AST representation.
Storing AST representation for module `$abstract\WB_forward'.
Storing AST representation for module `$abstract\CompareAddress'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Zero extension.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Zero extension.v' to AST representation.
Storing AST representation for module `$abstract\zeroExtend'.
Successfully finished Verilog frontend.

20. Executing HIERARCHY pass (managing design hierarchy).

21. Executing AST frontend in derive mode using pre-parsed AST for module `\MIPSpipeline'.
Generating RTLIL representation for module `\MIPSpipeline'.

21.1. Analyzing design hierarchy..
Top module:  \MIPSpipeline

21.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dataMem'.
Generating RTLIL representation for module `\dataMem'.

21.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ALU'.
Generating RTLIL representation for module `\ALU'.

21.4. Executing AST frontend in derive mode using pre-parsed AST for module `\busMux'.
Generating RTLIL representation for module `\busMux'.

21.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ALUControl'.
Generating RTLIL representation for module `\ALUControl'.
Note: Assuming pure combinatorial block at /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU control unit.v:14.1-27.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

21.6. Executing AST frontend in derive mode using pre-parsed AST for module `\zeroExtend'.
Generating RTLIL representation for module `\zeroExtend'.

21.7. Executing AST frontend in derive mode using pre-parsed AST for module `\signExtend'.
Generating RTLIL representation for module `\signExtend'.

21.8. Executing AST frontend in derive mode using pre-parsed AST for module `\WB_forward'.
Generating RTLIL representation for module `\WB_forward'.

21.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ForwardingUnit'.
Generating RTLIL representation for module `\ForwardingUnit'.

21.10. Executing AST frontend in derive mode using pre-parsed AST for module `\StallControl'.
Generating RTLIL representation for module `\StallControl'.

21.11. Executing AST frontend in derive mode using pre-parsed AST for module `\RegFile'.
Generating RTLIL representation for module `\RegFile'.

21.12. Executing AST frontend in derive mode using pre-parsed AST for module `\JRControl'.
Generating RTLIL representation for module `\JRControl'.
Note: Assuming pure combinatorial block at /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR control unit.v:14.1-23.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

21.13. Executing AST frontend in derive mode using pre-parsed AST for module `\Control'.
Generating RTLIL representation for module `\Control'.

21.14. Executing AST frontend in derive mode using pre-parsed AST for module `\Add'.
Generating RTLIL representation for module `\Add'.

21.15. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionMem'.
Generating RTLIL representation for module `\InstructionMem'.

21.16. Analyzing design hierarchy..
Top module:  \MIPSpipeline
Used module:     \dataMem
Used module:     \ALU
Used module:     \busMux
Used module:     \ALUControl
Used module:     \zeroExtend
Used module:     \signExtend
Used module:     \WB_forward
Used module:     \ForwardingUnit
Used module:     \StallControl
Used module:     \RegFile
Used module:     \JRControl
Used module:     \Control
Used module:     \Add
Used module:     \InstructionMem

21.17. Analyzing design hierarchy..
Top module:  \MIPSpipeline
Used module:     \dataMem
Used module:     \ALU
Used module:     \busMux
Used module:     \ALUControl
Used module:     \zeroExtend
Used module:     \signExtend
Used module:     \WB_forward
Used module:     \ForwardingUnit
Used module:     \StallControl
Used module:     \RegFile
Used module:     \JRControl
Used module:     \Control
Used module:     \Add
Used module:     \InstructionMem
Removing unused module `$abstract\zeroExtend'.
Removing unused module `$abstract\CompareAddress'.
Removing unused module `$abstract\WB_forward'.
Removing unused module `$abstract\writeMux'.
Removing unused module `$abstract\StallControl'.
Removing unused module `$abstract\shiftLeft'.
Removing unused module `$abstract\signExtend'.
Removing unused module `$abstract\RegFile'.
Removing unused module `$abstract\JRControl'.
Removing unused module `$abstract\InstructionMem'.
Removing unused module `$abstract\ForwardingUnit'.
Removing unused module `$abstract\Discard_Instr'.
Removing unused module `$abstract\flush_block'.
Removing unused module `$abstract\dataMem'.
Removing unused module `$abstract\Control'.
Removing unused module `$abstract\busMux'.
Removing unused module `$abstract\ALUControl'.
Removing unused module `$abstract\mux_3x32'.
Removing unused module `$abstract\Add'.
Removing unused module `$abstract\ALU'.
Removing unused module `$abstract\MIPSpipeline'.
Removed 21 unused modules.
Warning: Resizing cell port MIPSpipeline.JR_CU.JRControl from 1 bits to 8 bits.
Renaming module MIPSpipeline to MIPSpipeline.

22. Executing PROC pass (convert processes to netlists).

22.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:259$30'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:249$29'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:214$11'.
Cleaned up 0 empty switches.

22.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37 in module MIPSpipeline.
Marked 3 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33 in module MIPSpipeline.
Marked 2 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69 in module WB_forward.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68 in module ALUControl.
Removed 1 dead cases from process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49 in module ALU.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49 in module ALU.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42 in module dataMem.
Marked 4 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78 in module ForwardingUnit.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218 in module Control.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217 in module JRControl.
Marked 2 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135 in module RegFile.
Marked 3 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95 in module StallControl.
Removed a total of 1 dead cases.

22.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 67 assignments to connections.

22.4. Executing PROC_INIT pass (extract init attributes).

22.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.

22.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~21 debug messages>

22.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:266$31'.
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:376$38'.
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
     1/30: $0\MEMWB_RegWrite[0:0]
     2/30: $0\MEMWB_MemToReg[0:0]
     3/30: $0\MEMWB_WriteRegister[4:0]
     4/30: $0\MEMWB_ALUResult[31:0]
     5/30: $0\MEMWB_ReadData[31:0]
     6/30: $0\EXMEM_MemWrite[0:0]
     7/30: $0\EXMEM_MemRead[0:0]
     8/30: $0\EXMEM_RegWrite[0:0]
     9/30: $0\EXMEM_MemToReg[0:0]
    10/30: $0\EXMEM_WriteRegister[4:0]
    11/30: $0\EXMEM_WriteData[31:0]
    12/30: $0\EXMEM_ALUResult[31:0]
    13/30: $0\IDEX_ALUop[1:0]
    14/30: $0\IDEX_JRControl[0:0]
    15/30: $0\IDEX_Branch[0:0]
    16/30: $0\IDEX_MemWrite[0:0]
    17/30: $0\IDEX_MemRead[0:0]
    18/30: $0\IDEX_RegWrite[0:0]
    19/30: $0\IDEX_MemToReg[0:0]
    20/30: $0\IDEX_ALUSrc[0:0]
    21/30: $0\IDEX_RegDst[0:0]
    22/30: $0\IDEX_Instruction[31:0]
    23/30: $0\IDEX_Im16_Ext[31:0]
    24/30: $0\IDEX_ReadData2[31:0]
    25/30: $0\IDEX_ReadData1[31:0]
    26/30: $0\IDEX_PC4[31:0]
    27/30: $0\IFID_flush[0:0]
    28/30: $0\IFID_Instruction[31:0]
    29/30: $0\IFID_PC4[31:0]
    30/30: $0\PC[31:0]
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:239$25'.
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
     1/3: $3\PC_next[31:0]
     2/3: $2\PC_next[31:0]
     3/3: $1\PC_next[31:0]
Creating decoders for process `\WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
     1/2: $1\ReadData2Out[31:0]
     2/2: $1\ReadData1Out[31:0]
Creating decoders for process `\ALUControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68'.
     1/1: $1\ALUControl[1:0]
Creating decoders for process `\ALU.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49'.
     1/1: $1\out[31:0]
Creating decoders for process `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
     1/3: $1$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$48
     2/3: $1$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_DATA[31:0]$47
     3/3: $1$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_ADDR[13:0]$46
Creating decoders for process `\ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
     1/4: $2\ForwardB[1:0]
     2/4: $1\ForwardB[1:0]
     3/4: $2\ForwardA[1:0]
     4/4: $1\ForwardA[1:0]
Creating decoders for process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
     1/10: $1\SignZero[0:0]
     2/10: $1\Jump[0:0]
     3/10: $1\ALUop[1:0]
     4/10: $1\Branch[0:0]
     5/10: $1\MemWrite[0:0]
     6/10: $1\MemRead[0:0]
     7/10: $1\RegWrite[0:0]
     8/10: $1\MemToReg[0:0]
     9/10: $1\ALUSrc[0:0]
    10/10: $1\RegDst[0:0]
Creating decoders for process `\JRControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217'.
     1/1: $1\JRControl[7:0]
Creating decoders for process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
     1/39: $2$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$210
     2/39: $2$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_DATA[31:0]$209
     3/39: $2$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_ADDR[4:0]$208
     4/39: $1\i[31:0]
     5/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$202
     6/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$201
     7/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$200
     8/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$199
     9/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$198
    10/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$197
    11/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$196
    12/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$195
    13/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$194
    14/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$193
    15/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$192
    16/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$191
    17/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$190
    18/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$189
    19/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$188
    20/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$187
    21/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$186
    22/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$185
    23/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$184
    24/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$183
    25/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$182
    26/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$181
    27/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$180
    28/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$179
    29/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$178
    30/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$177
    31/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$176
    32/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$175
    33/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$174
    34/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$173
    35/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$172
    36/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$171
    37/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$205
    38/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_DATA[31:0]$204
    39/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_ADDR[4:0]$203
Creating decoders for process `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
     1/9: $3\Stall_flush[0:0]
     2/9: $3\IFID_WriteEn[0:0]
     3/9: $3\PC_WriteEn[0:0]
     4/9: $2\Stall_flush[0:0]
     5/9: $2\IFID_WriteEn[0:0]
     6/9: $2\PC_WriteEn[0:0]
     7/9: $1\IFID_WriteEn[0:0]
     8/9: $1\PC_WriteEn[0:0]
     9/9: $1\Stall_flush[0:0]

22.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\MIPSpipeline.\WB_WriteData' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:266$31'.
No latch inferred for signal `\MIPSpipeline.\EX_JRControl' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:376$38'.
No latch inferred for signal `\MIPSpipeline.\Im16_Ext' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:239$25'.
No latch inferred for signal `\MIPSpipeline.\flush' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:239$25'.
No latch inferred for signal `\MIPSpipeline.\PC_next' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
No latch inferred for signal `\MIPSpipeline.\PCbne' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
No latch inferred for signal `\MIPSpipeline.\PCj' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
No latch inferred for signal `\MIPSpipeline.\bneControl' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
No latch inferred for signal `\WB_forward.\ReadData1Out' from process `\WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
No latch inferred for signal `\WB_forward.\ReadData2Out' from process `\WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
No latch inferred for signal `\ALUControl.\ALUControl' from process `\ALUControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68'.
No latch inferred for signal `\ALU.\out' from process `\ALU.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49'.
No latch inferred for signal `\ForwardingUnit.\ForwardA' from process `\ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
No latch inferred for signal `\ForwardingUnit.\ForwardB' from process `\ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
No latch inferred for signal `\Control.\RegDst' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\ALUSrc' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\MemToReg' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\RegWrite' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\MemRead' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\MemWrite' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\Branch' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\Jump' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\SignZero' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\ALUop' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\JRControl.\JRControl' from process `\JRControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217'.
No latch inferred for signal `\StallControl.\Stall_flush' from process `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
No latch inferred for signal `\StallControl.\PC_WriteEn' from process `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
No latch inferred for signal `\StallControl.\IFID_WriteEn' from process `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.

22.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MIPSpipeline.\PC' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$534' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IFID_PC4' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$537' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IFID_Instruction' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$540' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_PC4' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$543' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_ReadData1' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$546' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_ReadData2' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$549' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_Im16_Ext' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$552' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_Instruction' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$555' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_ALUResult' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$558' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_WriteData' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$561' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_ReadData' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$564' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_ALUResult' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$567' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IFID_flush' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$570' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_RegDst' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$573' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_ALUSrc' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$576' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_MemToReg' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$579' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_RegWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$582' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_MemRead' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$585' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_MemWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$588' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_Branch' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$591' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_JRControl' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$594' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_ALUop' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$597' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_MemToReg' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$600' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_RegWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$603' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_MemRead' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$606' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_MemWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$609' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_WriteRegister' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$612' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_MemToReg' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$615' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_RegWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$618' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_WriteRegister' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$621' with positive edge clock and positive level reset.
Creating register for signal `\dataMem.$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_ADDR' using process `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\dataMem.$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_DATA' using process `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\dataMem.$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN' using process `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\RegFile.\i' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_ADDR' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_DATA' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$660' with positive edge clock.

22.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

22.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:266$31'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:376$38'.
Found and cleaned up 2 empty switches in `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:239$25'.
Found and cleaned up 3 empty switches in `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
Found and cleaned up 2 empty switches in `\WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
Removing empty process `WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
Found and cleaned up 1 empty switch in `\ALUControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68'.
Removing empty process `ALUControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49'.
Removing empty process `ALU.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49'.
Found and cleaned up 1 empty switch in `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
Removing empty process `dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
Found and cleaned up 4 empty switches in `\ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
Removing empty process `ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
Found and cleaned up 1 empty switch in `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
Removing empty process `Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
Found and cleaned up 1 empty switch in `\JRControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217'.
Removing empty process `JRControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217'.
Found and cleaned up 2 empty switches in `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
Removing empty process `RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
Found and cleaned up 3 empty switches in `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
Removing empty process `StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
Cleaned up 21 empty switches.

22.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.
<suppressed ~31 debug messages>
Optimizing module WB_forward.
<suppressed ~2 debug messages>
Optimizing module signExtend.
Optimizing module zeroExtend.
Optimizing module ALUControl.
Optimizing module busMux.
Optimizing module ALU.
<suppressed ~3 debug messages>
Optimizing module dataMem.
Optimizing module ForwardingUnit.
<suppressed ~4 debug messages>
Optimizing module InstructionMem.
<suppressed ~1 debug messages>
Optimizing module Add.
Optimizing module Control.
<suppressed ~2 debug messages>
Optimizing module JRControl.
Optimizing module RegFile.
<suppressed ~3 debug messages>
Optimizing module StallControl.

23. Executing FLATTEN pass (flatten design).
Deleting now unused module WB_forward.
Deleting now unused module signExtend.
Deleting now unused module zeroExtend.
Deleting now unused module ALUControl.
Deleting now unused module busMux.
Deleting now unused module ALU.
Deleting now unused module dataMem.
Deleting now unused module ForwardingUnit.
Deleting now unused module InstructionMem.
Deleting now unused module Add.
Deleting now unused module Control.
Deleting now unused module JRControl.
Deleting now unused module RegFile.
Deleting now unused module StallControl.
<suppressed ~14 debug messages>

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 65 unused cells and 483 unused wires.
<suppressed ~169 debug messages>
