[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: multi_sink
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 289 components and 1733 component-terminals.
[INFO ODB-0133]     Created 2 nets and 290 connections.
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[DEBUG CTS-clock gate cloning] Threshold = 1060089
[DEBUG CTS-clock gate cloning] Found 1 clusters
[DEBUG CTS-clock gate cloning] Original cell gclk1
[DEBUG CTS-clock gate cloning]  Original net gclk1
[DEBUG CTS-clock gate cloning]   Connects sink ff280/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff279/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff281/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff282/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff283/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff284/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff285/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff286/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff287/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff14/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff15/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff16/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff17/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff0/CK
[DEBUG CTS-clock gate cloning]   Connects sink ff1/CK
[DEBUG CTS-clock gate cloning] Created 0 clones
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0011]  Clock net "clk" for macros has 1 sinks.
[INFO CTS-0011]  Clock net "clk_regs" for registers has 273 sinks.
[INFO CTS-0010]  Clock net "gclk1" has 15 sinks.
[INFO CTS-0008] TritonCTS found 3 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 1.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(106225, 90580), (106225, 90580)].
[INFO CTS-0024]  Normalized sink region: [(7.5875, 6.47), (7.5875, 6.47)].
[INFO CTS-0025]     Width:  0.0000.
[INFO CTS-0026]     Height: 0.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 1
    Sub-region size: 0.0000 X 0.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 1.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_regs.
[INFO CTS-0028]  Total number of sinks: 273.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 38.
[INFO CTS-0024]  Normalized sink region: [(1.425, 0.912143), (13.2981, 11.6662)].
[INFO CTS-0025]     Width:  11.8731.
[INFO CTS-0026]     Height: 10.7541.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 5.9365 X 10.7541
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 5.9365 X 5.3770
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 38.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gclk1.
[INFO CTS-0028]  Total number of sinks: 15.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(8930, 7170), (196650, 172030)].
[INFO CTS-0024]  Normalized sink region: [(0.637857, 0.512143), (14.0464, 12.2879)].
[INFO CTS-0025]     Width:  13.4086.
[INFO CTS-0026]     Height: 11.7757.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.7043 X 11.7757
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 15.
[INFO CTS-0018]     Created 2 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 2 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 1:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 43 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 43 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:29, 8:9, 10:3..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0124] Clock net "clk"
[INFO CTS-0125]  Sinks 1
[INFO CTS-0098] Clock net "clk_regs"
[INFO CTS-0099]  Sinks 304
[INFO CTS-0100]  Leaf buffers 38
[INFO CTS-0101]  Average sink wire length 62.58 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 31
[INFO CTS-0098] Clock net "gclk1"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 85.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0033] Balancing latency for clock clk
[INFO CTS-0036]  inserted 0 delay buffers
