$comment
	File created using the following command:
		vcd file Aula3TPC.msim.vcd -direction
$end
$date
	Tue Mar 12 10:24:27 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module aula3tpc_vhd_vec_tst $end
$var wire 1 ! bcd0 [3] $end
$var wire 1 " bcd0 [2] $end
$var wire 1 # bcd0 [1] $end
$var wire 1 $ bcd0 [0] $end
$var wire 1 % bcd1 [3] $end
$var wire 1 & bcd1 [2] $end
$var wire 1 ' bcd1 [1] $end
$var wire 1 ( bcd1 [0] $end
$var wire 1 ) s [3] $end
$var wire 1 * s [2] $end
$var wire 1 + s [1] $end
$var wire 1 , s [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_s [3] $end
$var wire 1 7 ww_s [2] $end
$var wire 1 8 ww_s [1] $end
$var wire 1 9 ww_s [0] $end
$var wire 1 : ww_bcd0 [3] $end
$var wire 1 ; ww_bcd0 [2] $end
$var wire 1 < ww_bcd0 [1] $end
$var wire 1 = ww_bcd0 [0] $end
$var wire 1 > ww_bcd1 [3] $end
$var wire 1 ? ww_bcd1 [2] $end
$var wire 1 @ ww_bcd1 [1] $end
$var wire 1 A ww_bcd1 [0] $end
$var wire 1 B \bcd0[0]~output_o\ $end
$var wire 1 C \bcd0[1]~output_o\ $end
$var wire 1 D \bcd0[2]~output_o\ $end
$var wire 1 E \bcd0[3]~output_o\ $end
$var wire 1 F \bcd1[0]~output_o\ $end
$var wire 1 G \bcd1[1]~output_o\ $end
$var wire 1 H \bcd1[2]~output_o\ $end
$var wire 1 I \bcd1[3]~output_o\ $end
$var wire 1 J \s[0]~input_o\ $end
$var wire 1 K \s[1]~input_o\ $end
$var wire 1 L \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ $end
$var wire 1 M \s[3]~input_o\ $end
$var wire 1 N \s[2]~input_o\ $end
$var wire 1 O \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ $end
$var wire 1 P \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $end
$var wire 1 Q \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ $end
$var wire 1 R \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $end
$var wire 1 S \Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ $end
$var wire 1 T \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ $end
$var wire 1 U \Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ $end
$var wire 1 V \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ $end
$var wire 1 W \Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ $end
$var wire 1 X \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ $end
$var wire 1 Y \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\ $end
$var wire 1 Z \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\ $end
$var wire 1 [ \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $end
$var wire 1 \ \Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~6_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1.
x/
10
11
12
13
14
15
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
1L
0M
0N
0O
1P
0Q
1R
0S
1T
0U
0V
0W
0X
1Y
0Z
1[
0\
0)
0*
0+
0,
06
07
08
09
0!
0"
0#
0$
0%
0&
0'
0(
0:
0;
0<
0=
0>
0?
0@
0A
$end
#40000
1,
19
1J
1B
1=
1$
#80000
0,
1+
09
18
1K
0J
0L
1O
1S
1X
0Y
0T
0P
0B
1V
0=
1C
0$
1<
1#
#120000
1,
19
1J
1B
1=
1$
#160000
0,
0+
1*
09
08
17
1N
0K
0J
1L
0O
0S
0X
1T
1U
0T
0B
0=
1D
0C
0$
1;
0<
0#
1"
#200000
1,
19
1J
1B
1=
1$
#240000
0,
1+
09
18
1K
0J
0L
1O
1S
1X
1T
0B
0=
1C
0$
1<
1#
#280000
1,
19
1J
1B
1=
1$
#320000
0,
0+
0*
1)
09
08
07
16
1M
0N
0K
0J
1L
0O
0S
0X
0T
0U
0V
1Q
1W
1Z
0[
0R
1Y
1T
1P
0B
1\
1V
0Q
0Z
1S
1U
0W
0=
1E
0D
0C
0$
1[
1R
1W
1:
0;
0<
0\
0#
0"
1!
1F
0S
0U
0E
1D
1C
1A
0:
1;
1<
1(
1E
1#
1"
0!
0F
1:
0D
0C
0A
1!
0;
0<
0(
0#
0"
#360000
1,
19
1J
1B
1=
1$
#400000
0,
1+
09
18
1K
0J
0L
1O
1S
1X
0Y
0T
0P
0B
0V
1Q
1Z
0=
1C
0$
0[
0R
1<
1\
1#
0S
0W
1F
0E
0C
1A
0:
0<
1(
0#
0!
#440000
1,
19
1J
1B
1=
1$
#480000
0,
0+
1*
09
08
17
1N
0K
0J
1L
0O
0X
1T
1U
0T
1S
0B
0U
0=
0$
1C
1D
1<
1;
0D
1#
1"
0;
0"
#520000
1,
19
1J
1B
1=
1$
#560000
0,
1+
09
18
1K
0J
0L
1O
1X
1T
0S
0B
1U
0=
0$
0C
0<
1D
0#
1;
1"
#600000
1,
19
1J
1B
1=
1$
#640000
0,
0+
0*
0)
09
08
07
06
0M
0N
0K
0J
1L
0O
0X
0T
1V
0Q
0Z
1[
1R
1W
0U
1Y
1T
1P
1S
0B
0\
0V
0S
0W
0=
0$
1C
0D
1E
0F
1<
0;
1:
0E
0C
0A
1#
0"
1!
0:
0<
0(
0#
0!
#680000
1,
19
1J
1B
1=
1$
#720000
0,
1+
09
18
1K
0J
0L
1O
1S
1X
0Y
0T
0P
0B
1V
0=
1C
0$
1<
1#
#760000
1,
19
1J
1B
1=
1$
#800000
0,
0+
1*
09
08
17
1N
0K
0J
1L
0O
0S
0X
1T
1U
0T
0B
0=
1D
0C
0$
1;
0<
0#
1"
#840000
1,
19
1J
1B
1=
1$
#880000
0,
1+
09
18
1K
0J
0L
1O
1S
1X
1T
0B
0=
1C
0$
1<
1#
#920000
1,
19
1J
1B
1=
1$
#960000
0,
0+
0*
1)
09
08
07
16
1M
0N
0K
0J
1L
0O
0S
0X
0T
0U
0V
1Q
1W
1Z
0[
0R
1Y
1T
1P
0B
1\
1V
0Q
0Z
1S
1U
0W
0=
1E
0D
0C
0$
1[
1R
1W
1:
0;
0<
0\
0#
0"
1!
1F
0S
0U
0E
1D
1C
1A
0:
1;
1<
1(
1E
1#
1"
0!
0F
1:
0D
0C
0A
1!
0;
0<
0(
0#
0"
#1000000
