// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/10/2025 13:45:31"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLOCK_50,
	KEY,
	SW,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LED,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	[9:0] LED;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_ctrl|Add1~33_sumout ;
wire \vga_ctrl|Add0~13_sumout ;
wire \vga_ctrl|Add0~14 ;
wire \vga_ctrl|Add0~9_sumout ;
wire \vga_ctrl|Add0~10 ;
wire \vga_ctrl|Add0~5_sumout ;
wire \vga_ctrl|Add0~6 ;
wire \vga_ctrl|Add0~1_sumout ;
wire \vga_ctrl|Add0~2 ;
wire \vga_ctrl|Add0~17_sumout ;
wire \vga_ctrl|Add0~18 ;
wire \vga_ctrl|Add0~25_sumout ;
wire \vga_ctrl|Add0~26 ;
wire \vga_ctrl|Add0~21_sumout ;
wire \vga_ctrl|Add0~22 ;
wire \vga_ctrl|Add0~37_sumout ;
wire \vga_ctrl|Add0~38 ;
wire \vga_ctrl|Add0~33_sumout ;
wire \vga_ctrl|Add0~34 ;
wire \vga_ctrl|Add0~29_sumout ;
wire \vga_ctrl|LessThan0~0_combout ;
wire \vga_ctrl|LessThan0~1_combout ;
wire \vga_ctrl|Add1~34 ;
wire \vga_ctrl|Add1~37_sumout ;
wire \vga_ctrl|Add1~38 ;
wire \vga_ctrl|Add1~29_sumout ;
wire \vga_ctrl|Add1~30 ;
wire \vga_ctrl|Add1~25_sumout ;
wire \vga_ctrl|Add1~26 ;
wire \vga_ctrl|Add1~21_sumout ;
wire \vga_ctrl|Add1~22 ;
wire \vga_ctrl|Add1~13_sumout ;
wire \vga_ctrl|Add1~14 ;
wire \vga_ctrl|Add1~9_sumout ;
wire \vga_ctrl|Add1~10 ;
wire \vga_ctrl|Add1~5_sumout ;
wire \vga_ctrl|LessThan1~0_combout ;
wire \vga_ctrl|Add1~6 ;
wire \vga_ctrl|Add1~2 ;
wire \vga_ctrl|Add1~17_sumout ;
wire \vga_ctrl|LessThan1~1_combout ;
wire \vga_ctrl|Add1~1_sumout ;
wire \vga_ctrl|vcount[8]~DUPLICATE_q ;
wire \vga_ctrl|vcount[7]~DUPLICATE_q ;
wire \vga_ctrl|vcount[4]~DUPLICATE_q ;
wire \vga_ctrl|vcount[3]~DUPLICATE_q ;
wire \vga_ctrl|vcount[1]~DUPLICATE_q ;
wire \tpg|Add1~26 ;
wire \tpg|Add1~27 ;
wire \tpg|Add1~30 ;
wire \tpg|Add1~31 ;
wire \tpg|Add1~34 ;
wire \tpg|Add1~35 ;
wire \tpg|Add1~38 ;
wire \tpg|Add1~39 ;
wire \tpg|Add1~42 ;
wire \tpg|Add1~43 ;
wire \tpg|Add1~46 ;
wire \tpg|Add1~47 ;
wire \tpg|Add1~18 ;
wire \tpg|Add1~19 ;
wire \tpg|Add1~22 ;
wire \tpg|Add1~23 ;
wire \tpg|Add1~14 ;
wire \tpg|Add1~15 ;
wire \tpg|Add1~6 ;
wire \tpg|Add1~7 ;
wire \tpg|Add1~1_sumout ;
wire \tpg|Add1~5_sumout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ;
wire \tpg|Add1~13_sumout ;
wire \tpg|Add1~17_sumout ;
wire \tpg|Add1~21_sumout ;
wire \tpg|Add1~2 ;
wire \tpg|Add1~3 ;
wire \tpg|Add1~9_sumout ;
wire \vga_ctrl|hcount[1]~DUPLICATE_q ;
wire \vga_ctrl|hcount[6]~DUPLICATE_q ;
wire \tpg|Add1~25_sumout ;
wire \tpg|Add1~29_sumout ;
wire \tpg|Add1~33_sumout ;
wire \tpg|Add1~37_sumout ;
wire \tpg|Add1~41_sumout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \tpg|Add1~45_sumout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \tpg|mapped_color[1]~15_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \tpg|mapped_color[1]~18_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \tpg|mapped_color[1]~16_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \tpg|mapped_color[1]~17_combout ;
wire \tpg|mapped_color[1]~19_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \tpg|mapped_color[1]~11_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \tpg|mapped_color[1]~13_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \tpg|mapped_color[1]~12_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \tpg|mapped_color[1]~10_combout ;
wire \tpg|mapped_color[1]~14_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a75 ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \tpg|mapped_color[1]~21_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \tpg|mapped_color[1]~20_combout ;
wire \tpg|mapped_color[1]~22_combout ;
wire \tpg|mapped_color[1]~23_combout ;
wire \SW[0]~input_o ;
wire \tpg|mapped_color[1]~24_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \tpg|mapped_color[1]~5_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \tpg|mapped_color[1]~6_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \tpg|mapped_color[1]~8_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \tpg|mapped_color[1]~7_combout ;
wire \tpg|mapped_color[1]~9_combout ;
wire \tpg|mapped_color[1]~25_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \tpg|mapped_color[1]~0_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \tpg|mapped_color[1]~3_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \tpg|mapped_color[1]~1_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \tpg|mapped_color[1]~2_combout ;
wire \tpg|mapped_color[1]~4_combout ;
wire \tpg|mapped_color[1]~26_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \tpg|mapped_color[0]~45_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \tpg|mapped_color[0]~43_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \tpg|mapped_color[0]~44_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \tpg|mapped_color[0]~42_combout ;
wire \tpg|mapped_color[0]~46_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \tpg|mapped_color[0]~47_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a74 ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \tpg|mapped_color[0]~48_combout ;
wire \tpg|mapped_color[0]~49_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \tpg|mapped_color[0]~38_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \tpg|mapped_color[0]~40_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \tpg|mapped_color[0]~37_combout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \tpg|mapped_color[0]~39_combout ;
wire \tpg|mapped_color[0]~41_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE_q ;
wire \tpg|mapped_color[0]~50_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \tpg|mapped_color[0]~33_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \tpg|mapped_color[0]~35_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \tpg|mapped_color[0]~32_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \tpg|mapped_color[0]~34_combout ;
wire \tpg|mapped_color[0]~36_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \tpg|mapped_color[0]~29_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \tpg|mapped_color[0]~27_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \tpg|mapped_color[0]~28_combout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \tpg|mapped_color[0]~30_combout ;
wire \tpg|mapped_color[0]~31_combout ;
wire \tpg|mapped_color[0]~51_combout ;
wire \tpg|Mux7~0_combout ;
wire \tpg|Mux8~0_combout ;
wire \tpg|Mux3~0_combout ;
wire \vga_ctrl|vga_hs~1_combout ;
wire \vga_ctrl|vga_hs~0_combout ;
wire \vga_ctrl|vga_hs~2_combout ;
wire \vga_ctrl|vga_vs~1_combout ;
wire \vga_ctrl|vga_vs~0_combout ;
wire \vga_ctrl|vga_vs~2_combout ;
wire \vga_ctrl|vga_blank_n~0_combout ;
wire \vga_ctrl|vga_sync_n~combout ;
wire [9:0] \vga_ctrl|hcount ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w ;
wire [5:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w ;
wire [9:0] \vga_ctrl|vcount ;
wire [5:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w ;
wire [3:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w ;
wire [0:0] \pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire ;

wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [1:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [1:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [7:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];
assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a75  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [1];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];
assign \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a74  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [1];

assign \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[8]),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
defparam \LED[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[9]),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
defparam \LED[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\tpg|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\tpg|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\tpg|mapped_color[1]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\tpg|mapped_color[1]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\tpg|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\tpg|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\tpg|mapped_color[1]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\tpg|mapped_color[1]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\tpg|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\tpg|mapped_color[1]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(!\tpg|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_ctrl|vga_hs~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_ctrl|vga_vs~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\vga_ctrl|vga_blank_n~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(\vga_ctrl|vga_sync_n~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll|vga_pll_25_175_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|vga_pll_25_175_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N30
cyclonev_lcell_comb \vga_ctrl|Add1~33 (
// Equation(s):
// \vga_ctrl|Add1~33_sumout  = SUM(( \vga_ctrl|vcount [0] ) + ( VCC ) + ( !VCC ))
// \vga_ctrl|Add1~34  = CARRY(( \vga_ctrl|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~33_sumout ),
	.cout(\vga_ctrl|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~33 .extended_lut = "off";
defparam \vga_ctrl|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \vga_ctrl|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N30
cyclonev_lcell_comb \vga_ctrl|Add0~13 (
// Equation(s):
// \vga_ctrl|Add0~13_sumout  = SUM(( \vga_ctrl|hcount [0] ) + ( VCC ) + ( !VCC ))
// \vga_ctrl|Add0~14  = CARRY(( \vga_ctrl|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~13_sumout ),
	.cout(\vga_ctrl|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~13 .extended_lut = "off";
defparam \vga_ctrl|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \vga_ctrl|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N31
dffeas \vga_ctrl|hcount[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[0] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N33
cyclonev_lcell_comb \vga_ctrl|Add0~9 (
// Equation(s):
// \vga_ctrl|Add0~9_sumout  = SUM(( \vga_ctrl|hcount [1] ) + ( GND ) + ( \vga_ctrl|Add0~14  ))
// \vga_ctrl|Add0~10  = CARRY(( \vga_ctrl|hcount [1] ) + ( GND ) + ( \vga_ctrl|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~9_sumout ),
	.cout(\vga_ctrl|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~9 .extended_lut = "off";
defparam \vga_ctrl|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N35
dffeas \vga_ctrl|hcount[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[1] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N36
cyclonev_lcell_comb \vga_ctrl|Add0~5 (
// Equation(s):
// \vga_ctrl|Add0~5_sumout  = SUM(( \vga_ctrl|hcount [2] ) + ( GND ) + ( \vga_ctrl|Add0~10  ))
// \vga_ctrl|Add0~6  = CARRY(( \vga_ctrl|hcount [2] ) + ( GND ) + ( \vga_ctrl|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~5_sumout ),
	.cout(\vga_ctrl|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~5 .extended_lut = "off";
defparam \vga_ctrl|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N37
dffeas \vga_ctrl|hcount[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[2] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N39
cyclonev_lcell_comb \vga_ctrl|Add0~1 (
// Equation(s):
// \vga_ctrl|Add0~1_sumout  = SUM(( \vga_ctrl|hcount [3] ) + ( GND ) + ( \vga_ctrl|Add0~6  ))
// \vga_ctrl|Add0~2  = CARRY(( \vga_ctrl|hcount [3] ) + ( GND ) + ( \vga_ctrl|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~1_sumout ),
	.cout(\vga_ctrl|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~1 .extended_lut = "off";
defparam \vga_ctrl|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N40
dffeas \vga_ctrl|hcount[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[3] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N42
cyclonev_lcell_comb \vga_ctrl|Add0~17 (
// Equation(s):
// \vga_ctrl|Add0~17_sumout  = SUM(( \vga_ctrl|hcount [4] ) + ( GND ) + ( \vga_ctrl|Add0~2  ))
// \vga_ctrl|Add0~18  = CARRY(( \vga_ctrl|hcount [4] ) + ( GND ) + ( \vga_ctrl|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~17_sumout ),
	.cout(\vga_ctrl|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~17 .extended_lut = "off";
defparam \vga_ctrl|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N44
dffeas \vga_ctrl|hcount[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[4] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N45
cyclonev_lcell_comb \vga_ctrl|Add0~25 (
// Equation(s):
// \vga_ctrl|Add0~25_sumout  = SUM(( \vga_ctrl|hcount [5] ) + ( GND ) + ( \vga_ctrl|Add0~18  ))
// \vga_ctrl|Add0~26  = CARRY(( \vga_ctrl|hcount [5] ) + ( GND ) + ( \vga_ctrl|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~25_sumout ),
	.cout(\vga_ctrl|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~25 .extended_lut = "off";
defparam \vga_ctrl|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N46
dffeas \vga_ctrl|hcount[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[5] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N48
cyclonev_lcell_comb \vga_ctrl|Add0~21 (
// Equation(s):
// \vga_ctrl|Add0~21_sumout  = SUM(( \vga_ctrl|hcount [6] ) + ( GND ) + ( \vga_ctrl|Add0~26  ))
// \vga_ctrl|Add0~22  = CARRY(( \vga_ctrl|hcount [6] ) + ( GND ) + ( \vga_ctrl|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~21_sumout ),
	.cout(\vga_ctrl|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~21 .extended_lut = "off";
defparam \vga_ctrl|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N50
dffeas \vga_ctrl|hcount[6] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[6] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N51
cyclonev_lcell_comb \vga_ctrl|Add0~37 (
// Equation(s):
// \vga_ctrl|Add0~37_sumout  = SUM(( \vga_ctrl|hcount [7] ) + ( GND ) + ( \vga_ctrl|Add0~22  ))
// \vga_ctrl|Add0~38  = CARRY(( \vga_ctrl|hcount [7] ) + ( GND ) + ( \vga_ctrl|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~37_sumout ),
	.cout(\vga_ctrl|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~37 .extended_lut = "off";
defparam \vga_ctrl|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N52
dffeas \vga_ctrl|hcount[7] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[7] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N54
cyclonev_lcell_comb \vga_ctrl|Add0~33 (
// Equation(s):
// \vga_ctrl|Add0~33_sumout  = SUM(( \vga_ctrl|hcount [8] ) + ( GND ) + ( \vga_ctrl|Add0~38  ))
// \vga_ctrl|Add0~34  = CARRY(( \vga_ctrl|hcount [8] ) + ( GND ) + ( \vga_ctrl|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~33_sumout ),
	.cout(\vga_ctrl|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~33 .extended_lut = "off";
defparam \vga_ctrl|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N56
dffeas \vga_ctrl|hcount[8] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[8] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N57
cyclonev_lcell_comb \vga_ctrl|Add0~29 (
// Equation(s):
// \vga_ctrl|Add0~29_sumout  = SUM(( \vga_ctrl|hcount [9] ) + ( GND ) + ( \vga_ctrl|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|hcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add0~29 .extended_lut = "off";
defparam \vga_ctrl|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N58
dffeas \vga_ctrl|hcount[9] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[9] .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N0
cyclonev_lcell_comb \vga_ctrl|LessThan0~0 (
// Equation(s):
// \vga_ctrl|LessThan0~0_combout  = ( \vga_ctrl|hcount [0] & ( (\vga_ctrl|hcount [4] & (\vga_ctrl|hcount [2] & (\vga_ctrl|hcount [1] & \vga_ctrl|hcount [3]))) ) )

	.dataa(!\vga_ctrl|hcount [4]),
	.datab(!\vga_ctrl|hcount [2]),
	.datac(!\vga_ctrl|hcount [1]),
	.datad(!\vga_ctrl|hcount [3]),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan0~0 .extended_lut = "off";
defparam \vga_ctrl|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \vga_ctrl|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N24
cyclonev_lcell_comb \vga_ctrl|LessThan0~1 (
// Equation(s):
// \vga_ctrl|LessThan0~1_combout  = ( \vga_ctrl|hcount [8] & ( \vga_ctrl|hcount [6] & ( \vga_ctrl|hcount [9] ) ) ) # ( \vga_ctrl|hcount [8] & ( !\vga_ctrl|hcount [6] & ( (\vga_ctrl|hcount [9] & (((\vga_ctrl|hcount [5]) # (\vga_ctrl|LessThan0~0_combout )) # 
// (\vga_ctrl|hcount [7]))) ) ) )

	.dataa(!\vga_ctrl|hcount [9]),
	.datab(!\vga_ctrl|hcount [7]),
	.datac(!\vga_ctrl|LessThan0~0_combout ),
	.datad(!\vga_ctrl|hcount [5]),
	.datae(!\vga_ctrl|hcount [8]),
	.dataf(!\vga_ctrl|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan0~1 .extended_lut = "off";
defparam \vga_ctrl|LessThan0~1 .lut_mask = 64'h0000155500005555;
defparam \vga_ctrl|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N31
dffeas \vga_ctrl|vcount[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[0] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N33
cyclonev_lcell_comb \vga_ctrl|Add1~37 (
// Equation(s):
// \vga_ctrl|Add1~37_sumout  = SUM(( \vga_ctrl|vcount [1] ) + ( GND ) + ( \vga_ctrl|Add1~34  ))
// \vga_ctrl|Add1~38  = CARRY(( \vga_ctrl|vcount [1] ) + ( GND ) + ( \vga_ctrl|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~37_sumout ),
	.cout(\vga_ctrl|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~37 .extended_lut = "off";
defparam \vga_ctrl|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N35
dffeas \vga_ctrl|vcount[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[1] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N36
cyclonev_lcell_comb \vga_ctrl|Add1~29 (
// Equation(s):
// \vga_ctrl|Add1~29_sumout  = SUM(( \vga_ctrl|vcount [2] ) + ( GND ) + ( \vga_ctrl|Add1~38  ))
// \vga_ctrl|Add1~30  = CARRY(( \vga_ctrl|vcount [2] ) + ( GND ) + ( \vga_ctrl|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~29_sumout ),
	.cout(\vga_ctrl|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~29 .extended_lut = "off";
defparam \vga_ctrl|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N37
dffeas \vga_ctrl|vcount[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[2] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N39
cyclonev_lcell_comb \vga_ctrl|Add1~25 (
// Equation(s):
// \vga_ctrl|Add1~25_sumout  = SUM(( \vga_ctrl|vcount [3] ) + ( GND ) + ( \vga_ctrl|Add1~30  ))
// \vga_ctrl|Add1~26  = CARRY(( \vga_ctrl|vcount [3] ) + ( GND ) + ( \vga_ctrl|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~25_sumout ),
	.cout(\vga_ctrl|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~25 .extended_lut = "off";
defparam \vga_ctrl|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N41
dffeas \vga_ctrl|vcount[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[3] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N42
cyclonev_lcell_comb \vga_ctrl|Add1~21 (
// Equation(s):
// \vga_ctrl|Add1~21_sumout  = SUM(( \vga_ctrl|vcount [4] ) + ( GND ) + ( \vga_ctrl|Add1~26  ))
// \vga_ctrl|Add1~22  = CARRY(( \vga_ctrl|vcount [4] ) + ( GND ) + ( \vga_ctrl|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~21_sumout ),
	.cout(\vga_ctrl|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~21 .extended_lut = "off";
defparam \vga_ctrl|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N44
dffeas \vga_ctrl|vcount[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[4] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N45
cyclonev_lcell_comb \vga_ctrl|Add1~13 (
// Equation(s):
// \vga_ctrl|Add1~13_sumout  = SUM(( \vga_ctrl|vcount [5] ) + ( GND ) + ( \vga_ctrl|Add1~22  ))
// \vga_ctrl|Add1~14  = CARRY(( \vga_ctrl|vcount [5] ) + ( GND ) + ( \vga_ctrl|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~13_sumout ),
	.cout(\vga_ctrl|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~13 .extended_lut = "off";
defparam \vga_ctrl|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N46
dffeas \vga_ctrl|vcount[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[5] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N48
cyclonev_lcell_comb \vga_ctrl|Add1~9 (
// Equation(s):
// \vga_ctrl|Add1~9_sumout  = SUM(( \vga_ctrl|vcount [6] ) + ( GND ) + ( \vga_ctrl|Add1~14  ))
// \vga_ctrl|Add1~10  = CARRY(( \vga_ctrl|vcount [6] ) + ( GND ) + ( \vga_ctrl|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~9_sumout ),
	.cout(\vga_ctrl|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~9 .extended_lut = "off";
defparam \vga_ctrl|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N49
dffeas \vga_ctrl|vcount[6] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[6] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N51
cyclonev_lcell_comb \vga_ctrl|Add1~5 (
// Equation(s):
// \vga_ctrl|Add1~5_sumout  = SUM(( \vga_ctrl|vcount [7] ) + ( GND ) + ( \vga_ctrl|Add1~10  ))
// \vga_ctrl|Add1~6  = CARRY(( \vga_ctrl|vcount [7] ) + ( GND ) + ( \vga_ctrl|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~5_sumout ),
	.cout(\vga_ctrl|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~5 .extended_lut = "off";
defparam \vga_ctrl|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N53
dffeas \vga_ctrl|vcount[7] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[7] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N12
cyclonev_lcell_comb \vga_ctrl|LessThan1~0 (
// Equation(s):
// \vga_ctrl|LessThan1~0_combout  = ( !\vga_ctrl|vcount [7] & ( (!\vga_ctrl|vcount [8] & (!\vga_ctrl|vcount [5] & !\vga_ctrl|vcount [6])) ) )

	.dataa(!\vga_ctrl|vcount [8]),
	.datab(!\vga_ctrl|vcount [5]),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [6]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan1~0 .extended_lut = "off";
defparam \vga_ctrl|LessThan1~0 .lut_mask = 64'h8800880000000000;
defparam \vga_ctrl|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N54
cyclonev_lcell_comb \vga_ctrl|Add1~1 (
// Equation(s):
// \vga_ctrl|Add1~1_sumout  = SUM(( \vga_ctrl|vcount [8] ) + ( GND ) + ( \vga_ctrl|Add1~6  ))
// \vga_ctrl|Add1~2  = CARRY(( \vga_ctrl|vcount [8] ) + ( GND ) + ( \vga_ctrl|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~1_sumout ),
	.cout(\vga_ctrl|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~1 .extended_lut = "off";
defparam \vga_ctrl|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N57
cyclonev_lcell_comb \vga_ctrl|Add1~17 (
// Equation(s):
// \vga_ctrl|Add1~17_sumout  = SUM(( \vga_ctrl|vcount [9] ) + ( GND ) + ( \vga_ctrl|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ctrl|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ctrl|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|Add1~17 .extended_lut = "off";
defparam \vga_ctrl|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ctrl|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N58
dffeas \vga_ctrl|vcount[9] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[9] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N6
cyclonev_lcell_comb \vga_ctrl|LessThan1~1 (
// Equation(s):
// \vga_ctrl|LessThan1~1_combout  = ( \vga_ctrl|vcount [4] & ( \vga_ctrl|vcount [9] ) ) # ( !\vga_ctrl|vcount [4] & ( (\vga_ctrl|vcount [9] & ((!\vga_ctrl|LessThan1~0_combout ) # ((\vga_ctrl|vcount [3] & \vga_ctrl|vcount [2])))) ) )

	.dataa(!\vga_ctrl|LessThan1~0_combout ),
	.datab(!\vga_ctrl|vcount [3]),
	.datac(!\vga_ctrl|vcount [9]),
	.datad(!\vga_ctrl|vcount [2]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|LessThan1~1 .extended_lut = "off";
defparam \vga_ctrl|LessThan1~1 .lut_mask = 64'h0A0B0A0B0F0F0F0F;
defparam \vga_ctrl|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N56
dffeas \vga_ctrl|vcount[8] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[8] .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y57_N55
dffeas \vga_ctrl|vcount[8]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y57_N52
dffeas \vga_ctrl|vcount[7]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y57_N43
dffeas \vga_ctrl|vcount[4]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y57_N40
dffeas \vga_ctrl|vcount[3]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y57_N34
dffeas \vga_ctrl|vcount[1]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_ctrl|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|vcount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|vcount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|vcount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N0
cyclonev_lcell_comb \tpg|Add1~25 (
// Equation(s):
// \tpg|Add1~25_sumout  = SUM(( !\vga_ctrl|hcount [7] $ (!\vga_ctrl|vcount [0]) ) + ( !VCC ) + ( !VCC ))
// \tpg|Add1~26  = CARRY(( !\vga_ctrl|hcount [7] $ (!\vga_ctrl|vcount [0]) ) + ( !VCC ) + ( !VCC ))
// \tpg|Add1~27  = SHARE((\vga_ctrl|hcount [7] & \vga_ctrl|vcount [0]))

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [7]),
	.datac(!\vga_ctrl|vcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tpg|Add1~25_sumout ),
	.cout(\tpg|Add1~26 ),
	.shareout(\tpg|Add1~27 ));
// synopsys translate_off
defparam \tpg|Add1~25 .extended_lut = "off";
defparam \tpg|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N3
cyclonev_lcell_comb \tpg|Add1~29 (
// Equation(s):
// \tpg|Add1~29_sumout  = SUM(( !\vga_ctrl|hcount [8] $ (!\vga_ctrl|vcount[1]~DUPLICATE_q ) ) + ( \tpg|Add1~27  ) + ( \tpg|Add1~26  ))
// \tpg|Add1~30  = CARRY(( !\vga_ctrl|hcount [8] $ (!\vga_ctrl|vcount[1]~DUPLICATE_q ) ) + ( \tpg|Add1~27  ) + ( \tpg|Add1~26  ))
// \tpg|Add1~31  = SHARE((\vga_ctrl|hcount [8] & \vga_ctrl|vcount[1]~DUPLICATE_q ))

	.dataa(!\vga_ctrl|hcount [8]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~26 ),
	.sharein(\tpg|Add1~27 ),
	.combout(),
	.sumout(\tpg|Add1~29_sumout ),
	.cout(\tpg|Add1~30 ),
	.shareout(\tpg|Add1~31 ));
// synopsys translate_off
defparam \tpg|Add1~29 .extended_lut = "off";
defparam \tpg|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N6
cyclonev_lcell_comb \tpg|Add1~33 (
// Equation(s):
// \tpg|Add1~33_sumout  = SUM(( !\vga_ctrl|hcount [9] $ (!\vga_ctrl|vcount [0] $ (\vga_ctrl|vcount [2])) ) + ( \tpg|Add1~31  ) + ( \tpg|Add1~30  ))
// \tpg|Add1~34  = CARRY(( !\vga_ctrl|hcount [9] $ (!\vga_ctrl|vcount [0] $ (\vga_ctrl|vcount [2])) ) + ( \tpg|Add1~31  ) + ( \tpg|Add1~30  ))
// \tpg|Add1~35  = SHARE((!\vga_ctrl|hcount [9] & (\vga_ctrl|vcount [0] & \vga_ctrl|vcount [2])) # (\vga_ctrl|hcount [9] & ((\vga_ctrl|vcount [2]) # (\vga_ctrl|vcount [0]))))

	.dataa(gnd),
	.datab(!\vga_ctrl|hcount [9]),
	.datac(!\vga_ctrl|vcount [0]),
	.datad(!\vga_ctrl|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~30 ),
	.sharein(\tpg|Add1~31 ),
	.combout(),
	.sumout(\tpg|Add1~33_sumout ),
	.cout(\tpg|Add1~34 ),
	.shareout(\tpg|Add1~35 ));
// synopsys translate_off
defparam \tpg|Add1~33 .extended_lut = "off";
defparam \tpg|Add1~33 .lut_mask = 64'h0000033F00003CC3;
defparam \tpg|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N9
cyclonev_lcell_comb \tpg|Add1~37 (
// Equation(s):
// \tpg|Add1~37_sumout  = SUM(( !\vga_ctrl|vcount[3]~DUPLICATE_q  $ (!\vga_ctrl|vcount[1]~DUPLICATE_q ) ) + ( \tpg|Add1~35  ) + ( \tpg|Add1~34  ))
// \tpg|Add1~38  = CARRY(( !\vga_ctrl|vcount[3]~DUPLICATE_q  $ (!\vga_ctrl|vcount[1]~DUPLICATE_q ) ) + ( \tpg|Add1~35  ) + ( \tpg|Add1~34  ))
// \tpg|Add1~39  = SHARE((\vga_ctrl|vcount[3]~DUPLICATE_q  & \vga_ctrl|vcount[1]~DUPLICATE_q ))

	.dataa(!\vga_ctrl|vcount[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~34 ),
	.sharein(\tpg|Add1~35 ),
	.combout(),
	.sumout(\tpg|Add1~37_sumout ),
	.cout(\tpg|Add1~38 ),
	.shareout(\tpg|Add1~39 ));
// synopsys translate_off
defparam \tpg|Add1~37 .extended_lut = "off";
defparam \tpg|Add1~37 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N12
cyclonev_lcell_comb \tpg|Add1~41 (
// Equation(s):
// \tpg|Add1~41_sumout  = SUM(( !\vga_ctrl|vcount[4]~DUPLICATE_q  $ (!\vga_ctrl|vcount [2]) ) + ( \tpg|Add1~39  ) + ( \tpg|Add1~38  ))
// \tpg|Add1~42  = CARRY(( !\vga_ctrl|vcount[4]~DUPLICATE_q  $ (!\vga_ctrl|vcount [2]) ) + ( \tpg|Add1~39  ) + ( \tpg|Add1~38  ))
// \tpg|Add1~43  = SHARE((\vga_ctrl|vcount[4]~DUPLICATE_q  & \vga_ctrl|vcount [2]))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount[4]~DUPLICATE_q ),
	.datac(!\vga_ctrl|vcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~38 ),
	.sharein(\tpg|Add1~39 ),
	.combout(),
	.sumout(\tpg|Add1~41_sumout ),
	.cout(\tpg|Add1~42 ),
	.shareout(\tpg|Add1~43 ));
// synopsys translate_off
defparam \tpg|Add1~41 .extended_lut = "off";
defparam \tpg|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N15
cyclonev_lcell_comb \tpg|Add1~45 (
// Equation(s):
// \tpg|Add1~45_sumout  = SUM(( !\vga_ctrl|vcount[3]~DUPLICATE_q  $ (!\vga_ctrl|vcount [5]) ) + ( \tpg|Add1~43  ) + ( \tpg|Add1~42  ))
// \tpg|Add1~46  = CARRY(( !\vga_ctrl|vcount[3]~DUPLICATE_q  $ (!\vga_ctrl|vcount [5]) ) + ( \tpg|Add1~43  ) + ( \tpg|Add1~42  ))
// \tpg|Add1~47  = SHARE((\vga_ctrl|vcount[3]~DUPLICATE_q  & \vga_ctrl|vcount [5]))

	.dataa(!\vga_ctrl|vcount[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~42 ),
	.sharein(\tpg|Add1~43 ),
	.combout(),
	.sumout(\tpg|Add1~45_sumout ),
	.cout(\tpg|Add1~46 ),
	.shareout(\tpg|Add1~47 ));
// synopsys translate_off
defparam \tpg|Add1~45 .extended_lut = "off";
defparam \tpg|Add1~45 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N18
cyclonev_lcell_comb \tpg|Add1~17 (
// Equation(s):
// \tpg|Add1~17_sumout  = SUM(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount[4]~DUPLICATE_q ) ) + ( \tpg|Add1~47  ) + ( \tpg|Add1~46  ))
// \tpg|Add1~18  = CARRY(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount[4]~DUPLICATE_q ) ) + ( \tpg|Add1~47  ) + ( \tpg|Add1~46  ))
// \tpg|Add1~19  = SHARE((\vga_ctrl|vcount [6] & \vga_ctrl|vcount[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [6]),
	.datac(gnd),
	.datad(!\vga_ctrl|vcount[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~46 ),
	.sharein(\tpg|Add1~47 ),
	.combout(),
	.sumout(\tpg|Add1~17_sumout ),
	.cout(\tpg|Add1~18 ),
	.shareout(\tpg|Add1~19 ));
// synopsys translate_off
defparam \tpg|Add1~17 .extended_lut = "off";
defparam \tpg|Add1~17 .lut_mask = 64'h00000033000033CC;
defparam \tpg|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N21
cyclonev_lcell_comb \tpg|Add1~21 (
// Equation(s):
// \tpg|Add1~21_sumout  = SUM(( !\vga_ctrl|vcount[7]~DUPLICATE_q  $ (!\vga_ctrl|vcount [5]) ) + ( \tpg|Add1~19  ) + ( \tpg|Add1~18  ))
// \tpg|Add1~22  = CARRY(( !\vga_ctrl|vcount[7]~DUPLICATE_q  $ (!\vga_ctrl|vcount [5]) ) + ( \tpg|Add1~19  ) + ( \tpg|Add1~18  ))
// \tpg|Add1~23  = SHARE((\vga_ctrl|vcount[7]~DUPLICATE_q  & \vga_ctrl|vcount [5]))

	.dataa(!\vga_ctrl|vcount[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~18 ),
	.sharein(\tpg|Add1~19 ),
	.combout(),
	.sumout(\tpg|Add1~21_sumout ),
	.cout(\tpg|Add1~22 ),
	.shareout(\tpg|Add1~23 ));
// synopsys translate_off
defparam \tpg|Add1~21 .extended_lut = "off";
defparam \tpg|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N24
cyclonev_lcell_comb \tpg|Add1~13 (
// Equation(s):
// \tpg|Add1~13_sumout  = SUM(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount[8]~DUPLICATE_q ) ) + ( \tpg|Add1~23  ) + ( \tpg|Add1~22  ))
// \tpg|Add1~14  = CARRY(( !\vga_ctrl|vcount [6] $ (!\vga_ctrl|vcount[8]~DUPLICATE_q ) ) + ( \tpg|Add1~23  ) + ( \tpg|Add1~22  ))
// \tpg|Add1~15  = SHARE((\vga_ctrl|vcount [6] & \vga_ctrl|vcount[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\vga_ctrl|vcount [6]),
	.datac(!\vga_ctrl|vcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~22 ),
	.sharein(\tpg|Add1~23 ),
	.combout(),
	.sumout(\tpg|Add1~13_sumout ),
	.cout(\tpg|Add1~14 ),
	.shareout(\tpg|Add1~15 ));
// synopsys translate_off
defparam \tpg|Add1~13 .extended_lut = "off";
defparam \tpg|Add1~13 .lut_mask = 64'h0000030300003C3C;
defparam \tpg|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N27
cyclonev_lcell_comb \tpg|Add1~5 (
// Equation(s):
// \tpg|Add1~5_sumout  = SUM(( !\vga_ctrl|vcount[7]~DUPLICATE_q  $ (!\vga_ctrl|vcount [9]) ) + ( \tpg|Add1~15  ) + ( \tpg|Add1~14  ))
// \tpg|Add1~6  = CARRY(( !\vga_ctrl|vcount[7]~DUPLICATE_q  $ (!\vga_ctrl|vcount [9]) ) + ( \tpg|Add1~15  ) + ( \tpg|Add1~14  ))
// \tpg|Add1~7  = SHARE((\vga_ctrl|vcount[7]~DUPLICATE_q  & \vga_ctrl|vcount [9]))

	.dataa(!\vga_ctrl|vcount[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~14 ),
	.sharein(\tpg|Add1~15 ),
	.combout(),
	.sumout(\tpg|Add1~5_sumout ),
	.cout(\tpg|Add1~6 ),
	.shareout(\tpg|Add1~7 ));
// synopsys translate_off
defparam \tpg|Add1~5 .extended_lut = "off";
defparam \tpg|Add1~5 .lut_mask = 64'h0000050500005A5A;
defparam \tpg|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N30
cyclonev_lcell_comb \tpg|Add1~1 (
// Equation(s):
// \tpg|Add1~1_sumout  = SUM(( \vga_ctrl|vcount[8]~DUPLICATE_q  ) + ( \tpg|Add1~7  ) + ( \tpg|Add1~6  ))
// \tpg|Add1~2  = CARRY(( \vga_ctrl|vcount[8]~DUPLICATE_q  ) + ( \tpg|Add1~7  ) + ( \tpg|Add1~6  ))
// \tpg|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~6 ),
	.sharein(\tpg|Add1~7 ),
	.combout(),
	.sumout(\tpg|Add1~1_sumout ),
	.cout(\tpg|Add1~2 ),
	.shareout(\tpg|Add1~3 ));
// synopsys translate_off
defparam \tpg|Add1~1 .extended_lut = "off";
defparam \tpg|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \tpg|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X30_Y57_N32
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y57_N7
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y57_N29
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N30
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N31
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N9
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0 (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  = ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datae(gnd),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0 .lut_mask = 64'hFF00FF0000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N26
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N25
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N33
cyclonev_lcell_comb \tpg|Add1~9 (
// Equation(s):
// \tpg|Add1~9_sumout  = SUM(( \vga_ctrl|vcount [9] ) + ( \tpg|Add1~3  ) + ( \tpg|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tpg|Add1~2 ),
	.sharein(\tpg|Add1~3 ),
	.combout(),
	.sumout(\tpg|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Add1~9 .extended_lut = "off";
defparam \tpg|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \tpg|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N33
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3] = ( \tpg|Add1~9_sumout  & ( !\tpg|Add1~5_sumout  & ( (\tpg|Add1~17_sumout  & (!\tpg|Add1~21_sumout  & (!\tpg|Add1~1_sumout  & \tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~9_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .lut_mask = 64'h0000004000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N34
dffeas \vga_ctrl|hcount[1]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y57_N49
dffeas \vga_ctrl|hcount[6]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ctrl|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_ctrl|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl|hcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl|hcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ctrl|hcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 4095;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X30_Y57_N19
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N13
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N21
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3] = ( \tpg|Add1~21_sumout  & ( !\tpg|Add1~13_sumout  & ( (!\tpg|Add1~5_sumout  & (!\tpg|Add1~1_sumout  & (\tpg|Add1~9_sumout  & !\tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .lut_mask = 64'h0000080000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N54
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3] = ( !\tpg|Add1~13_sumout  & ( !\tpg|Add1~5_sumout  & ( (\tpg|Add1~17_sumout  & (!\tpg|Add1~21_sumout  & (\tpg|Add1~9_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .lut_mask = 64'h0400000000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X30_Y57_N22
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N22
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N24
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3] = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~9_sumout  & ( (\tpg|Add1~17_sumout  & (\tpg|Add1~21_sumout  & (!\tpg|Add1~13_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .lut_mask = 64'h0000000010000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N33
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3] = ( \tpg|Add1~9_sumout  & ( !\tpg|Add1~1_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~5_sumout  & (!\tpg|Add1~21_sumout  & !\tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~9_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .lut_mask = 64'h0000800000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N36
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1 (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout 
// )))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1 .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1 .lut_mask = 64'h05220577AF22AF77;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N18
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3] = ( \tpg|Add1~13_sumout  & ( !\tpg|Add1~21_sumout  & ( (!\tpg|Add1~5_sumout  & (!\tpg|Add1~1_sumout  & (!\tpg|Add1~17_sumout  & \tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .lut_mask = 64'h0000008000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N36
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2 (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout  = ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout )))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))))) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  & 
// ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout )))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))))) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~1_combout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2 .extended_lut = "on";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2 .lut_mask = 64'h0145014500440044;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N34
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\tpg|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N35
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N51
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~5_sumout  & \tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~5_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .lut_mask = 64'h0000000000080000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000007FB0001C200000000000000000041E00000EE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000010800000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000008000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000400000000000000002000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000004000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N30
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3] = ( \tpg|Add1~1_sumout  & ( !\tpg|Add1~9_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~5_sumout  & (!\tpg|Add1~13_sumout  & !\tpg|Add1~21_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .lut_mask = 64'h0000800000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000010C00508000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000008000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000800000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108001080000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000001020003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N57
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3] = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~1_sumout  & ( (!\tpg|Add1~9_sumout  & (\tpg|Add1~13_sumout  & (!\tpg|Add1~17_sumout  & !\tpg|Add1~21_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~13_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .lut_mask = 64'h0000000020000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000800200000040000F000000D0002000000004000430000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000070080000000000000008000010000000000000000040000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040008008004000800200000800001000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040800";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "40024002000008000010000040000002000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008004000000000000800001000000000000000002000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000400000000080000100000000000000000008000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000044000000008000010000004000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000040000000080000000000040000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000010000008000004000000000000400010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000001000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040100002000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000800000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000100000080000040000300000000070020000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N48
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3] = ( \tpg|Add1~1_sumout  & ( !\tpg|Add1~17_sumout  & ( (!\tpg|Add1~9_sumout  & (\tpg|Add1~5_sumout  & (!\tpg|Add1~21_sumout  & !\tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .lut_mask = 64'h0000200000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000020000000002000000000000000000000000000000000000800001000040000000040000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000200000000000000000000000000000000000080000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000020000001000000000000000000000000000000000000000880000000200000002000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000400040000200000010000000001000000040000200000000000000000800000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000020000001000000800100000004000020000000000020000100000000100020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000080010000000400002000000400002000040000000010000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00800100000004000020000004000020000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080010000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000008001000000000000000000000000000000000000002000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000800000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00200000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000100000000000008001000000000000000000000000000000000000004000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000010000000000000800100000000000000000002000040000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001000000200000080010000000000000000000200004000400000000080000800000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N36
cyclonev_lcell_comb \tpg|mapped_color[1]~15 (
// Equation(s):
// \tpg|mapped_color[1]~15_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout 
// )))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] 
// & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) 
// ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) 
// ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~15 .extended_lut = "off";
defparam \tpg|mapped_color[1]~15 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \tpg|mapped_color[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N21
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3] = ( \tpg|Add1~17_sumout  & ( !\tpg|Add1~13_sumout  & ( (!\tpg|Add1~5_sumout  & (\tpg|Add1~21_sumout  & (!\tpg|Add1~9_sumout  & \tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .lut_mask = 64'h0000002000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000040000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000004000000000000000000000060800000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "000000000000000000000000000000000804001000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004800020000040000002000004000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000208000000000000000000000400002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "01000000000080000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000080000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000100000000800000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000100000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042000000200000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000002000000400000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N57
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3] = ( \tpg|Add1~17_sumout  & ( !\tpg|Add1~5_sumout  & ( (\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & (!\tpg|Add1~9_sumout  & \tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .lut_mask = 64'h0000001000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000020000008001000000000000000000020000400040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000010000002000000800100000000000000000002000040000C8000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000020000000001000000000000000000000000000001000000020000000100000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000800000000000000200000000000000000000000000000000000000020000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000020000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000008000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "0000000000008000000000000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000100008000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000F8000000000000000000000800000000000000000000000000000000000000001F000F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "000000000000000000000000000000000080000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000080000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000080000000000000000200004000000000000000000000000000000000010000010000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000200000800000000003400003C000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N42
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3] = ( \tpg|Add1~17_sumout  & ( \tpg|Add1~5_sumout  & ( (!\tpg|Add1~9_sumout  & (\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & \tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .lut_mask = 64'h0000000000000002;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N6
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3] = ( \tpg|Add1~17_sumout  & ( \tpg|Add1~5_sumout  & ( (!\tpg|Add1~9_sumout  & (\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & !\tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .lut_mask = 64'h0000000000000200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084000000000021000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000420000000000420000000000004000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000600000000021000000000000200000000004000000000000004000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000220000000000440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000100000000000020000000000004000000000001080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000080000000000800000000000000000000000040000000000020000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000020000000040000000000000820000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000208";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N0
cyclonev_lcell_comb \tpg|mapped_color[1]~18 (
// Equation(s):
// \tpg|mapped_color[1]~18_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout 
// ))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~18 .extended_lut = "off";
defparam \tpg|mapped_color[1]~18 .lut_mask = 64'h272727270055AAFF;
defparam \tpg|mapped_color[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N45
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~17_sumout  & ( (!\tpg|Add1~13_sumout  & (\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & \tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .lut_mask = 64'h0000000000200000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000800080000100000200000040000800000000010000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000004000000200000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000002000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "04000020000010000008000000000002000400000000410000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000001000000800000000000000040000000040800000000800000000000000000000000000000000000000000000000000000000000000000000000000000000080000000200800000004000000000000000000000000000200000040000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040040000000800002000040000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800400000000000020000400000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100080000000000000000000000000000000000000000008000100000001000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000008000000040000000000000000800001000001000000800004000000400000000010000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000800001000080000008000010000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000800001000000000000000004000000400000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000003000000008002000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N15
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~17_sumout  & (!\tpg|Add1~9_sumout  & (!\tpg|Add1~5_sumout  & \tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~5_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .lut_mask = 64'h0000000000400000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000008000010000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000200000200004000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000080000040000000000000000000000000000000000200010600000000010000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000008000000000002000000000000000000000004000020";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "001000000000000100000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000001000000800000400002000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000004000040000200007E0000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000020000000000000000000000080000000010000000000000014000000000000000080000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000001040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000800001000024000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000800000000000000000000000000100000090008400000000400200000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000800000000000008001000000800010000000080020000000040004000000008001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000800000000000000000000000000000000000004400000001000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000000000000080000000004000000000000000000000000000043000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N36
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3] = ( \tpg|Add1~17_sumout  & ( !\tpg|Add1~21_sumout  & ( (\tpg|Add1~1_sumout  & (!\tpg|Add1~5_sumout  & (!\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .lut_mask = 64'h0000400000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400200000000800100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C300000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008001000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000080010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001620042800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N27
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~1_sumout  & ( (\tpg|Add1~17_sumout  & (\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & \tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .lut_mask = 64'h0000000000100000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000020000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000080000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000100000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N33
cyclonev_lcell_comb \tpg|mapped_color[1]~16 (
// Equation(s):
// \tpg|mapped_color[1]~16_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout 
//  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~16 .extended_lut = "off";
defparam \tpg|mapped_color[1]~16 .lut_mask = 64'h03CF03CF44447777;
defparam \tpg|mapped_color[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N18
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3] = ( \tpg|Add1~13_sumout  & ( !\tpg|Add1~17_sumout  & ( (!\tpg|Add1~5_sumout  & (\tpg|Add1~21_sumout  & (\tpg|Add1~1_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~5_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .lut_mask = 64'h0000020000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "0000300000000000400030000000000000000000000000000000000000000000000000000000000000000000000000000000000000010008000008000000000000000000000000000020000000000000000000000000000010008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402000000800000000000000000000000400002000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040200000080000000000000000000000040000200000000000000002000000006C000400000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000010000000008000000000000000001000004000020000000000000000480001000020000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000800000000000000000000000400002000000000000000000000200100002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000080000000000100000000000040000000000000000000000000000000400000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "000000000000000000000000000000000000000000080000000008000000000010000008000000000000000000000000000200000000052000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000800000000000000000000000000000000000200004000C0000000000000800008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000004000000000000000000000000000002000040000400002020000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000008000080000040000000000000000000000000000020000400000000006000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000008000000000000000000000008000010000002000000000800000000001000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000001000000200000000000000000800001000000000000000080000000000100000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N39
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3] = ( \tpg|Add1~21_sumout  & ( !\tpg|Add1~17_sumout  & ( (\tpg|Add1~1_sumout  & (!\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & !\tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .lut_mask = 64'h0000400000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004200000040000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000400000080000000010000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080860000006100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "0000000000000000000000000000000000000000001000000000000E180000187000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000004000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000002000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000080";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N54
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3] = ( \tpg|Add1~5_sumout  & ( !\tpg|Add1~17_sumout  & ( (\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .lut_mask = 64'h0000010000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N42
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3] = ( !\tpg|Add1~17_sumout  & ( \tpg|Add1~21_sumout  & ( (!\tpg|Add1~13_sumout  & (\tpg|Add1~5_sumout  & (\tpg|Add1~1_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~13_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .lut_mask = 64'h0000000002000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000100000000000008000000000010400000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000040000000020010000000000400000000002080000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000008000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000004200000000400000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "0020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000E000000000000000000000000000800000010000000000000040000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000100000000000000000000000000080000001000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000010000000000000000000000000000000000800000000000080000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000004080000001000000000000000800000000100000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000200080000000010000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000200000040000000000000004000000002080000000000210000000180000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000400000004000000000000000000000000000000000000000000000080400000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000080000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000004000080000001000000000000084000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N12
cyclonev_lcell_comb \tpg|mapped_color[1]~17 (
// Equation(s):
// \tpg|mapped_color[1]~17_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) 
// ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~17 .extended_lut = "off";
defparam \tpg|mapped_color[1]~17 .lut_mask = 64'h028A139B46CE57DF;
defparam \tpg|mapped_color[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N0
cyclonev_lcell_comb \tpg|mapped_color[1]~19 (
// Equation(s):
// \tpg|mapped_color[1]~19_combout  = ( \tpg|mapped_color[1]~17_combout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|mapped_color[1]~16_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|mapped_color[1]~18_combout )) ) ) ) # ( !\tpg|mapped_color[1]~17_combout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|mapped_color[1]~16_combout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|mapped_color[1]~18_combout )) ) ) ) # ( \tpg|mapped_color[1]~17_combout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|mapped_color[1]~15_combout ) ) ) ) # ( !\tpg|mapped_color[1]~17_combout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\tpg|mapped_color[1]~15_combout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\tpg|mapped_color[1]~15_combout ),
	.datab(!\tpg|mapped_color[1]~18_combout ),
	.datac(!\tpg|mapped_color[1]~16_combout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|mapped_color[1]~17_combout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~19 .extended_lut = "off";
defparam \tpg|mapped_color[1]~19 .lut_mask = 64'h550055FF0F330F33;
defparam \tpg|mapped_color[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N3
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3] = ( !\tpg|Add1~21_sumout  & ( \tpg|Add1~13_sumout  & ( (!\tpg|Add1~1_sumout  & (!\tpg|Add1~5_sumout  & (!\tpg|Add1~9_sumout  & \tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~9_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .lut_mask = 64'h0000000000800000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "0000000000000000000000000000FFFFFF000FFFFFF007FFFFF80FC0001F80FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFE0007FFFFE007FFFFF80FC0001F80FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF80000FFFF8007FFFFF80FC0001F801FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "C000000FFC0003FFFFF00780001F0001FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N30
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3] = ( \tpg|Add1~5_sumout  & ( !\tpg|Add1~9_sumout  & ( (\tpg|Add1~17_sumout  & (!\tpg|Add1~21_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .lut_mask = 64'h0000040000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N36
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3] = ( \tpg|Add1~17_sumout  & ( !\tpg|Add1~21_sumout  & ( (!\tpg|Add1~9_sumout  & (!\tpg|Add1~13_sumout  & (!\tpg|Add1~5_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~13_sumout ),
	.datac(!\tpg|Add1~5_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .lut_mask = 64'h0000800000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N51
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3] = ( \tpg|Add1~17_sumout  & ( !\tpg|Add1~1_sumout  & ( (!\tpg|Add1~9_sumout  & (\tpg|Add1~5_sumout  & (!\tpg|Add1~13_sumout  & !\tpg|Add1~21_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .lut_mask = 64'h0000200000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "000000000000000000000000000000000000000000000000000000000001E0F1E03801E0780038701C781E38E0000038780E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C071C03801C0380038701C700E38F3C00038F00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C071C03801C039FFFC701C700E38FFF1FFFCE00E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0000000000000000000000000001C071C03801C038FFFC701C700E387FF1FFFCE00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C071E03801C038E038701C700E380078E038E00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C070F07801E078F078783C781E380070F078E00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C070";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFF801FFF07FF03FFC7FFC383FF07FF0E00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0703FF801FFE03FE01FFC7FF8387FE03FE0F00E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0300F3801CF000F80079833C0180F800F80780E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003801C0000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "7F0E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003801C00000000000000018000000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003801C0000000000000003C000000000FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003801C000000000000000380000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N6
cyclonev_lcell_comb \tpg|mapped_color[1]~11 (
// Equation(s):
// \tpg|mapped_color[1]~11_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) 
// ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ) 
// ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~11 .extended_lut = "off";
defparam \tpg|mapped_color[1]~11 .lut_mask = 64'h00F053530FFF5353;
defparam \tpg|mapped_color[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N12
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3] = ( !\tpg|Add1~1_sumout  & ( \tpg|Add1~21_sumout  & ( (\tpg|Add1~17_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .lut_mask = 64'h0000000004000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF000007FFF0007FFFFF80FC0001F800FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF0003FFFFF007FFFFF80FC0001F807FFFF00000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC007FFFFFC07FFFFF80FC0001F81FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF01FFFFFFF07FFFFF80FC0001F81FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFF03FFFFFFF07FFFFF80FC0001F80FFFFFF000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "000000000000000000000000000000000000000000000000000000000003F8001FE03F8001FE000001F80FC0001F80F000FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F00003C07F00003C000001F80FC0001F8040003F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000C07E00000C000001F80FC0001F8000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000007E00000007E000000000001F80FC0001F8000000FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000000000001F80FC0001F8000000FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000000000001F80FC0001F80000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F007";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N0
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3] = ( !\tpg|Add1~13_sumout  & ( \tpg|Add1~21_sumout  & ( (!\tpg|Add1~1_sumout  & (!\tpg|Add1~5_sumout  & (\tpg|Add1~17_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~1_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .lut_mask = 64'h0000000008000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N24
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3] = ( !\tpg|Add1~1_sumout  & ( \tpg|Add1~21_sumout  & ( (\tpg|Add1~17_sumout  & (\tpg|Add1~5_sumout  & (\tpg|Add1~13_sumout  & !\tpg|Add1~9_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~5_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~9_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .lut_mask = 64'h0000000001000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000004002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000800100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004200000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N27
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3] = ( !\tpg|Add1~9_sumout  & ( \tpg|Add1~5_sumout  & ( (\tpg|Add1~17_sumout  & (\tpg|Add1~21_sumout  & (!\tpg|Add1~1_sumout  & !\tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~9_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .lut_mask = 64'h0000000010000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "1C380E3C01C00F8F8E01C3E1E007038071F879C03878F87FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071E078E03C703C071C380E1FFFC00E038E01C380E007038071E039C038F03C7003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071C038E01C701C071C380E1FFF800E03CE01C381E007038071E079C038E01CF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071C038E01C701C071C380E0E07800E01CE01C3FFC0070380";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "71FFF1C038E01CF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071C038E01C701C071C380E0F07000E01CF01C3FF800703C071FFE1C038E01C787C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C071C038E03C701C0F1C3C0E070F000E03C701C380000703C070E000E038E03C7FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E0F1E078F078701C1F1C1C1E078E000F078783C3C0800783E1F0E020F078F0783FFF80000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001FFF1FFF0FFF8701CFF1C1FFE039E000FFF03FFC1FFC003FFFFF07FE07FF87FF80F0780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF1FFE0FFE0701CF71C0FFE03DC000FFE01FFC0FFC001FE7FF03FF03FF83FE00003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C71CF00E7806018460C03C601DC000E780071803E0000781C600F000F38078000038000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000071C000E00000000000000001F8000E000000000000000000000000003800001E0F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000071C000E0000000000C000000F8000E000000000000000000000000003800003FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000071C000E0000000001E000000F0000E000000000000000000000000003800000FFC000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N18
cyclonev_lcell_comb \tpg|mapped_color[1]~13 (
// Equation(s):
// \tpg|mapped_color[1]~13_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) 
// ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout 
// ))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~13 .extended_lut = "off";
defparam \tpg|mapped_color[1]~13 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \tpg|mapped_color[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N48
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3] = ( !\tpg|Add1~1_sumout  & ( \tpg|Add1~21_sumout  & ( (!\tpg|Add1~17_sumout  & (!\tpg|Add1~9_sumout  & (\tpg|Add1~13_sumout  & \tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~17_sumout ),
	.datab(!\tpg|Add1~9_sumout ),
	.datac(!\tpg|Add1~13_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .lut_mask = 64'h0000000000080000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N39
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout  = ( \tpg|Add1~21_sumout  & ( !\tpg|Add1~17_sumout  & ( (!\tpg|Add1~9_sumout  & (!\tpg|Add1~13_sumout  & (!\tpg|Add1~1_sumout  & !\tpg|Add1~5_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~13_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~5_sumout ),
	.datae(!\tpg|Add1~21_sumout ),
	.dataf(!\tpg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N45
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3] = ( !\tpg|Add1~13_sumout  & ( \tpg|Add1~5_sumout  & ( (!\tpg|Add1~9_sumout  & (!\tpg|Add1~1_sumout  & (!\tpg|Add1~17_sumout  & \tpg|Add1~21_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~21_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .lut_mask = 64'h0000000000800000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "000000000000000071C000E0000000000C00000000000E0000000000000000000000000038000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000007F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000000000000000001FF80000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8E00000000000000000003E3800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000007000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CF803FB801DFC07FC0701C73F0383FE07FC007FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE07FF801FFF07FF0701C7FF8387FF87FF01FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE0F8F801F8F071F8701C7FFC38F07071F03FFE000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N42
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout  = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~13_sumout  & ( (!\tpg|Add1~9_sumout  & (!\tpg|Add1~1_sumout  & (\tpg|Add1~21_sumout  & !\tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "F8007F007F80000001F80FC0001F80000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE007FFFFFE000FFFFF80FC0001F80000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF803FFFFFF801FFFFF80FC0001F80000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFC01FFFFFFC01FFFFF80FC0001F8000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC00FFFFFFC01FFFFF80FFFFFFF80000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE003FFFFFE01FFFFF80FFFFFFF80000007E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE0000000FE000001F80FFFFFFF80000007E000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000001F80FFFFFFF8000000FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000001F80FFFFFFF8000001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000007E000001F80FC0001F8000003FC00000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000078000FC0078000FC000001F80FC0001F8020007F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F807FC007F807FC000001F80FC0001F807E03FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800FFFFFF807FFFFF80FC0001F807FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N42
cyclonev_lcell_comb \tpg|mapped_color[1]~12 (
// Equation(s):
// \tpg|mapped_color[1]~12_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout 
// ))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) 
// ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout 
// ))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) 
// ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~12 .extended_lut = "off";
defparam \tpg|mapped_color[1]~12 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \tpg|mapped_color[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N9
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\tpg|Add1~13_sumout  & ( \tpg|Add1~5_sumout  & ( (!\tpg|Add1~9_sumout  & (!\tpg|Add1~21_sumout  & (!\tpg|Add1~17_sumout  & !\tpg|Add1~1_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~17_sumout ),
	.datad(!\tpg|Add1~1_sumout ),
	.datae(!\tpg|Add1~13_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h0000000080000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N54
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3] = ( !\tpg|Add1~1_sumout  & ( \tpg|Add1~5_sumout  & ( (!\tpg|Add1~9_sumout  & (\tpg|Add1~13_sumout  & (!\tpg|Add1~21_sumout  & !\tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~13_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~1_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .lut_mask = 64'h0000000020000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071DFC0EFE07FE0071C380E7800E00EFE0E01C3BF8007038071DFE1C0381FC00FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071FFF0FFF07FF8071C380E3801C00FFF0E01C3FFC007038071FFF1C0383FF03FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038071F8F0F8F87C7807";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N6
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout  = ( !\tpg|Add1~5_sumout  & ( \tpg|Add1~13_sumout  & ( (!\tpg|Add1~9_sumout  & (!\tpg|Add1~21_sumout  & (!\tpg|Add1~1_sumout  & !\tpg|Add1~17_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~21_sumout ),
	.datac(!\tpg|Add1~1_sumout ),
	.datad(!\tpg|Add1~17_sumout ),
	.datae(!\tpg|Add1~5_sumout ),
	.dataf(!\tpg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N48
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3] = ( !\tpg|Add1~17_sumout  & ( !\tpg|Add1~5_sumout  & ( (!\tpg|Add1~9_sumout  & (!\tpg|Add1~1_sumout  & (!\tpg|Add1~21_sumout  & !\tpg|Add1~13_sumout ))) ) ) )

	.dataa(!\tpg|Add1~9_sumout ),
	.datab(!\tpg|Add1~1_sumout ),
	.datac(!\tpg|Add1~21_sumout ),
	.datad(!\tpg|Add1~13_sumout ),
	.datae(!\tpg|Add1~17_sumout ),
	.dataf(!\tpg|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .lut_mask = 64'h8000000000000000;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N30
cyclonev_lcell_comb \tpg|mapped_color[1]~10 (
// Equation(s):
// \tpg|mapped_color[1]~10_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~10 .extended_lut = "off";
defparam \tpg|mapped_color[1]~10 .lut_mask = 64'h000FFF0F55335533;
defparam \tpg|mapped_color[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N24
cyclonev_lcell_comb \tpg|mapped_color[1]~14 (
// Equation(s):
// \tpg|mapped_color[1]~14_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|mapped_color[1]~10_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|mapped_color[1]~12_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[1]~13_combout )) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|mapped_color[1]~10_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|mapped_color[1]~11_combout ) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|mapped_color[1]~10_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|mapped_color[1]~12_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|mapped_color[1]~13_combout )) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\tpg|mapped_color[1]~10_combout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \tpg|mapped_color[1]~11_combout ) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|mapped_color[1]~11_combout ),
	.datac(!\tpg|mapped_color[1]~13_combout ),
	.datad(!\tpg|mapped_color[1]~12_combout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|mapped_color[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~14 .extended_lut = "off";
defparam \tpg|mapped_color[1]~14 .lut_mask = 64'h111105AFBBBB05AF;
defparam \tpg|mapped_color[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N27
cyclonev_lcell_comb \tpg|mapped_color[1]~21 (
// Equation(s):
// \tpg|mapped_color[1]~21_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a75  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) 
// )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a75 ),
	.datab(gnd),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~21 .extended_lut = "off";
defparam \tpg|mapped_color[1]~21 .lut_mask = 64'h000000000F005500;
defparam \tpg|mapped_color[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N30
cyclonev_lcell_comb \tpg|mapped_color[1]~20 (
// Equation(s):
// \tpg|mapped_color[1]~20_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout 
// ) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~20 .extended_lut = "off";
defparam \tpg|mapped_color[1]~20 .lut_mask = 64'h030305F5F3F305F5;
defparam \tpg|mapped_color[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N9
cyclonev_lcell_comb \tpg|mapped_color[1]~22 (
// Equation(s):
// \tpg|mapped_color[1]~22_combout  = ( \tpg|mapped_color[1]~20_combout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  & 
// ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|mapped_color[1]~21_combout )))) ) ) # ( !\tpg|mapped_color[1]~20_combout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  & \tpg|mapped_color[1]~21_combout )) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ),
	.datad(!\tpg|mapped_color[1]~21_combout ),
	.datae(gnd),
	.dataf(!\tpg|mapped_color[1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~22 .extended_lut = "off";
defparam \tpg|mapped_color[1]~22 .lut_mask = 64'h0005000504050405;
defparam \tpg|mapped_color[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N42
cyclonev_lcell_comb \tpg|mapped_color[1]~23 (
// Equation(s):
// \tpg|mapped_color[1]~23_combout  = ( !\tpg|mapped_color[1]~22_combout  & ( ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ((!\tpg|mapped_color[1]~14_combout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\tpg|mapped_color[1]~19_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\tpg|mapped_color[1]~19_combout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(!\tpg|mapped_color[1]~14_combout ),
	.datae(gnd),
	.dataf(!\tpg|mapped_color[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~23 .extended_lut = "off";
defparam \tpg|mapped_color[1]~23 .lut_mask = 64'hFD5DFD5D00000000;
defparam \tpg|mapped_color[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N51
cyclonev_lcell_comb \tpg|mapped_color[1]~24 (
// Equation(s):
// \tpg|mapped_color[1]~24_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ( !\SW[0]~input_o  ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & ( (!\SW[0]~input_o  & 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datae(gnd),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~24 .extended_lut = "off";
defparam \tpg|mapped_color[1]~24 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \tpg|mapped_color[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "0000000000000000000000000000000000974000100000000000200000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000166000010020000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012E800000020000010040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00CC000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005D00002004000002008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A100002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA0000200800000400000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034200000008000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002D4000010100000080200000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005A8000008200000100400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000052000000420000010040000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "0000000000000000000000000000000000000000000000000000000002A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000004C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900400000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00008000000010080000010000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012000000000001000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083202100400000001000000200008000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340210000000020000000020000800000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014A0040000000000020000000000080004080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000126804001000000400000000400008000C1800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000908001020000000000000000000080008140000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024D0080F8000000804000000800008000834000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032120000000000000000000000000800103A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013C10000000001008000001000000003018000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000020A83000000000100002000100000001701400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000279A280000000001004000000000001602800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001159668000000020000C000200000002E02800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N0
cyclonev_lcell_comb \tpg|mapped_color[1]~5 (
// Equation(s):
// \tpg|mapped_color[1]~5_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3])))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~5 .extended_lut = "off";
defparam \tpg|mapped_color[1]~5 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \tpg|mapped_color[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "0000FC1464304000000000000002C26FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F9524000200000080100000482ED400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F908C000000000080000000400E7400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F22C8100000000000200000001DE";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F28880002000001000000000010E40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000760D902000000001004000000001E80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000265D102004000000004000000001880000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EC9B3000040000020000000000015400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C12204000000000008000000003100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DD3620400800000400000000000328000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000049A244000000000000100000000022C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BA6040800000000000000000000608000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B30408000100000080200000000041800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "2000020000080202202008004000002000000000000200000200000000110000000020201C200440A08040004000100000100010842000001028004401100009400000200000000040000008008000002000001084080200100000000220002000010001084200000102800440110000000042200000000000800404400220000080010000200000000000440110000CC0000800000000000000000000800000200001000040020100001100000000200008001000020000000000044011000000008420200000000080080040022000000600801020000000000044011000028000081000000100800000100080000020000000100002008000000801000020";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "000060080102000000000004401100000001082008100080C0808800400220000012002040200240203000000110001D80000000000000000000001000800000000000204000020020A022000000002000012002040200240203000000110000000000200000000000800400400010200000000000000000000000000110000D000010100000000000000000008000000000000000080000002000102000002200000000000000000000000000110000000000200000000000800000400000040000000000000000000000200010001B000000100000020100000020008000000000000000080000002044010088002020000000000000000000000200010000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "000000200000000000800000400000040000000000000000000000100010002800002000000000000000000000800000000000000008020000200002100000200000000000000000000000010001000000000020000000000080100040004010000000000000000000000004001000340000201000000402000000400080000000000000000800200020002000440021000000000000000000000000400100000000002000000000008001FF80001F800000000000000000000000007FE000320000000000000400000000000080000000000000000000000020703C703C000000000000000000000000000007FE00000000001C0000000000F0000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000003C0000000028000040000000000400000080008000000000000000000180001C0000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000002400000020000008040000008000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500000002000000008000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N36
cyclonev_lcell_comb \tpg|mapped_color[1]~6 (
// Equation(s):
// \tpg|mapped_color[1]~6_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout 
// )))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2])))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~6 .extended_lut = "off";
defparam \tpg|mapped_color[1]~6 .lut_mask = 64'h0027AA275527FF27;
defparam \tpg|mapped_color[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000520080000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000040200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "0000000000000000000000020802000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024D80780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000216109107000000410200000";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000710000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "0000000000000000000000000000000000C000000080000000100000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000200000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000080000004000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000010000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201000000000000000000000000000001000000800000100000002000000000000000000000000000000000000000000020100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000020800000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000010000002000000020000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N0
cyclonev_lcell_comb \tpg|mapped_color[1]~8 (
// Equation(s):
// \tpg|mapped_color[1]~8_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~8 .extended_lut = "off";
defparam \tpg|mapped_color[1]~8 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \tpg|mapped_color[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000100280000000000000000000020000000000000000000000800000200000000000000000000000000000000000000000010028000000000000000000000000000000000000000000000000000000000002000000000000000000000001000000000000000000004080000020000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000002000000000000000000000000080000000100002000000008000002000000000000000000000000000000000000000000200000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "000000201808084040803000400000040002008040218402101000000110000000004000000008000000000080800000200000804008020040200088000002000000200804021840210100000011000000000020000008001080000040000004000200001020010200040000011000000000200000000400040000008080000020000100100802004020000042000200000020000102001020004000001100000000002020000800008000004000000400020000002000820000000001100000000010000000000000000000008000002000000000080200402001000000020000002000000200082000000000110000000000200800080088810C0440000200";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "0002008080208802002200000110000000000800000002000800000100800000200000C080080200402000008100002000002008080208802002200000110000000000000000880008811000400000100002000000220442000200000110000000000400000001000000000000800000200000000008020040200220100000200000200000022044200020000011000000000000000088C08880000040000800000203FFE2200042302200040010000000000200000001001000000200800000200003FFE208020040200002080000200000203FFE22000423022000400100000000000000000800008100004000008000020000022000020000000000100000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000001000000000010000000008000002000000002080200402004510000002000002000002200002000000000010000000000000000080000810000400041000002000002200002000000000010000000000080000000800000000400800000200000000008020040200000200000200000200000220000200000000001000000000820000080618080000040008000000200402220000218600001011000000000000000000080200000040080000020000040220802000020008800400020000020040222000021860000101100000000102000008080008000004001080000000000002000002000000001100004FFFFF800000000000000000000800000";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A349B0404200000010040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EC2C2D200B080000800040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AC290B8C0200000002000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011F85A1A4800000001000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011D9600518000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B060F40490000080000400000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000001A2B2D007100000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037093C80B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000076441A00A0000004004080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "0000000000000000000000000000000000007E52A301600000040000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C8830010000000400803FFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FCA9260000000000008000024176C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N12
cyclonev_lcell_comb \tpg|mapped_color[1]~7 (
// Equation(s):
// \tpg|mapped_color[1]~7_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] 
// & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2])))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~7 .extended_lut = "off";
defparam \tpg|mapped_color[1]~7 .lut_mask = 64'h50305F30503F5F3F;
defparam \tpg|mapped_color[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N18
cyclonev_lcell_comb \tpg|mapped_color[1]~9 (
// Equation(s):
// \tpg|mapped_color[1]~9_combout  = ( \tpg|mapped_color[1]~8_combout  & ( \tpg|mapped_color[1]~7_combout  & ( ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[1]~5_combout )) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|mapped_color[1]~6_combout )))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\tpg|mapped_color[1]~8_combout  & ( 
// \tpg|mapped_color[1]~7_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[1]~5_combout )) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|mapped_color[1]~6_combout ))))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \tpg|mapped_color[1]~8_combout  & ( !\tpg|mapped_color[1]~7_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[1]~5_combout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|mapped_color[1]~6_combout ))))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\tpg|mapped_color[1]~8_combout  & ( !\tpg|mapped_color[1]~7_combout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[1]~5_combout )) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|mapped_color[1]~6_combout ))))) ) ) )

	.dataa(!\tpg|mapped_color[1]~5_combout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|mapped_color[1]~6_combout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\tpg|mapped_color[1]~8_combout ),
	.dataf(!\tpg|mapped_color[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~9 .extended_lut = "off";
defparam \tpg|mapped_color[1]~9 .lut_mask = 64'h440C443F770C773F;
defparam \tpg|mapped_color[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N45
cyclonev_lcell_comb \tpg|mapped_color[1]~25 (
// Equation(s):
// \tpg|mapped_color[1]~25_combout  = ( !\SW[0]~input_o  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~25 .extended_lut = "off";
defparam \tpg|mapped_color[1]~25 .lut_mask = 64'hAAAAAAAA00000000;
defparam \tpg|mapped_color[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N30
cyclonev_lcell_comb \tpg|mapped_color[1]~0 (
// Equation(s):
// \tpg|mapped_color[1]~0_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout 
// ) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ) 
// ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~0 .extended_lut = "off";
defparam \tpg|mapped_color[1]~0 .lut_mask = 64'h030311DDCFCF11DD;
defparam \tpg|mapped_color[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000004804080031B556800000072100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000804000874F8F68000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030001008D2E0EC0000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "0000000000000000000000000000000000000F0080000E9B0AD000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009008200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "000006015000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C03E80000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180260000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001C0000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "0000000000000000000000000000004CB650000000000200C000000000022C20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222DD00000000402018080400000007E501000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003845B00000000400018980400000047A4020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "43A000004000040309000000000CE6A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010260000600080003130080000008FA80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004D4003E01000080212000000001849C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F8000001000062601000000017500";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020101004240000000020038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002020000C6C0A00000012E300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C40200000040C10000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040002018D21000000025CC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C04040001D8A34000000118800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000004225A5600000001908000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "0000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N51
cyclonev_lcell_comb \tpg|mapped_color[1]~3 (
// Equation(s):
// \tpg|mapped_color[1]~3_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~3 .extended_lut = "off";
defparam \tpg|mapped_color[1]~3 .lut_mask = 64'h00CC474733FF4747;
defparam \tpg|mapped_color[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N6
cyclonev_lcell_comb \tpg|mapped_color[1]~1 (
// Equation(s):
// \tpg|mapped_color[1]~1_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout 
//  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~1 .extended_lut = "off";
defparam \tpg|mapped_color[1]~1 .lut_mask = 64'h440344CF770377CF;
defparam \tpg|mapped_color[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N42
cyclonev_lcell_comb \tpg|mapped_color[1]~2 (
// Equation(s):
// \tpg|mapped_color[1]~2_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) 
// ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~2 .extended_lut = "off";
defparam \tpg|mapped_color[1]~2 .lut_mask = 64'h0344CF440377CF77;
defparam \tpg|mapped_color[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N54
cyclonev_lcell_comb \tpg|mapped_color[1]~4 (
// Equation(s):
// \tpg|mapped_color[1]~4_combout  = ( \tpg|mapped_color[1]~2_combout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\tpg|mapped_color[1]~1_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|mapped_color[1]~3_combout )) ) ) ) # ( !\tpg|mapped_color[1]~2_combout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|mapped_color[1]~1_combout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|mapped_color[1]~3_combout )) ) ) ) # ( \tpg|mapped_color[1]~2_combout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\tpg|mapped_color[1]~0_combout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\tpg|mapped_color[1]~2_combout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & \tpg|mapped_color[1]~0_combout ) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\tpg|mapped_color[1]~0_combout ),
	.datac(!\tpg|mapped_color[1]~3_combout ),
	.datad(!\tpg|mapped_color[1]~1_combout ),
	.datae(!\tpg|mapped_color[1]~2_combout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~4 .extended_lut = "off";
defparam \tpg|mapped_color[1]~4 .lut_mask = 64'h2222777705AF05AF;
defparam \tpg|mapped_color[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N30
cyclonev_lcell_comb \tpg|mapped_color[1]~26 (
// Equation(s):
// \tpg|mapped_color[1]~26_combout  = ( \tpg|mapped_color[1]~25_combout  & ( \tpg|mapped_color[1]~4_combout  & ( (!\tpg|mapped_color[1]~24_combout ) # (\tpg|mapped_color[1]~9_combout ) ) ) ) # ( !\tpg|mapped_color[1]~25_combout  & ( 
// \tpg|mapped_color[1]~4_combout  & ( (!\tpg|mapped_color[1]~24_combout  & ((!\tpg|mapped_color[1]~23_combout ))) # (\tpg|mapped_color[1]~24_combout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout )) ) ) ) # 
// ( \tpg|mapped_color[1]~25_combout  & ( !\tpg|mapped_color[1]~4_combout  & ( (\tpg|mapped_color[1]~24_combout  & \tpg|mapped_color[1]~9_combout ) ) ) ) # ( !\tpg|mapped_color[1]~25_combout  & ( !\tpg|mapped_color[1]~4_combout  & ( 
// (!\tpg|mapped_color[1]~24_combout  & ((!\tpg|mapped_color[1]~23_combout ))) # (\tpg|mapped_color[1]~24_combout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout )) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~2_combout ),
	.datab(!\tpg|mapped_color[1]~23_combout ),
	.datac(!\tpg|mapped_color[1]~24_combout ),
	.datad(!\tpg|mapped_color[1]~9_combout ),
	.datae(!\tpg|mapped_color[1]~25_combout ),
	.dataf(!\tpg|mapped_color[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[1]~26 .extended_lut = "off";
defparam \tpg|mapped_color[1]~26 .lut_mask = 64'hC5C5000FC5C5F0FF;
defparam \tpg|mapped_color[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFFFFFC0000007FFE00000003FFFFC0000001FFFF80003FFFFFFFFF000007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000FFFFFFC0000007FFE00000003FFFFC0000001FFFF8000707FFFFFFE000007FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000FFFFFFC000000FFFE00000003FFFFC0000001FFFF800000FFFFFFFC000007FE00000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "000000000000000000000000000000000000000000007FE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF800001FFFFFFFC000007FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF800007FFFFFFF8000007FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF80000FFFFFFFF0000007FE0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "0000000000007FE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF80001FFFFFFFF0000007FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE000000FFFFFFC000000FFFF00000003FFFFC0000001FFFF80003FFFFFFFE0000007FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000FFFFFFC000001FFFF00000003FFFFC0000001FFFF80007FFFFFFFC000000FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF80000FFFFFFC0000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "01FFFF80000003FFFFC0000001FFFF80007FFFFFFF800001FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF80000FFFFFFC000001FFFF80000003FFFFC0000001FFFF8000FFFFFFFF000001FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF00000FFFFFFC000001FFFF80000003FFFFC0000001FFFF8000FFFFFFFE000000FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC000007FFFFFC000003FFFFC0000003FFFFC0000001FFFF80";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFC0FFFFFFFFFFFF03FFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFE0FFFFFFFFFFFF07FFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF07FFFFFFFFFFE0FFFFFFFFFFFFC0000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF03FFFFFFFFFFC0FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF83FFFFFFFFFFC1FFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF81FFFFFFFFFF81FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "000000000000000000000000000000000000000000000000001FFFFFFFFFC0FFFFFFFFFFFC1FFFFFFFFFF83FFFFFFFFFFFF83FFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFE0FFFFFFFFFFFC1FFFFFFFFFF83FFFFFFFFFFFF07FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFE07FFFFFFFFFFC1FFFFFFFFFF83FFFFFFFFFFFE07FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "0000000000000000007FFFFFFFFFF03FFFFFFFFFFC07FFFFFFFFE03FFFFFFFFFFFC0FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF81FFFFFFFFFF803FFFFFFFFC07FFFFFFFFFFF81FFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC0FFFFFFFFFF001FFFFFFFF80FFFFFFFFFFFF01FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC07";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000001FC1FFF800001FFFFFF8000003FFFFC00000000003FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC3FFF800001FFFFFF8000003FFFFC000000000007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F83FFF000001FFFFFF8000003FFFFC000000000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "000000000000000000000000000000000783FFE000003FFFFFFC000003FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000307FFC000003FFFFFFC000003FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000107FFC000007FFFFFFE000003FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "000FFF8000007FFFFFFE000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000000FFFFFFFF000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000FFFFFFFF000007FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8000000FFFFFFFF00000FFFFFF0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0000001FFFFFFFF80000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000001FFFFFFFF80001FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000003FFFFFFFFC0001FFFFFF800000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N51
cyclonev_lcell_comb \tpg|mapped_color[0]~45 (
// Equation(s):
// \tpg|mapped_color[0]~45_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout 
// ) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ) 
// ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~45 .extended_lut = "off";
defparam \tpg|mapped_color[0]~45 .lut_mask = 64'h111105AFBBBB05AF;
defparam \tpg|mapped_color[0]~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "01FFFF80000007FFFFE0000003FFFFC0000FFFFFFFFFFFE0FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF80000FFFFFFC000001FFFF8000000FFFFFF0000003FFFFC0000FFFFFFFFFFFE0FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800007FFFFF8000003FFFFC000000FFFFFF0000003FFFFC0000F9FFFFFFFFFE0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800007FFFFFC000001FFFFC000000FFFFFF0000003FFFFC0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "000FBFFFFFFFFFE0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF00007FFFFFFF800003FFFFC000000FFFFFF0000003FFFFC0001F3FFFFFFFFFC0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF00007FFFFFFF800003FFFFC000001FFFFFF8000007FFFFE0001F3FFFFFFFFF80FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF0001FFFFFFFFF00007FFFFE00007FFFFFFFFE00007FFFFE0001E3FFFFFFFFF00FFFFF00000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE0003FFFFFFFFF00007FFFFE0000FFFFFFFFFF00007FFFFE0000E3FFFFFFFFE007FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFC0003FFFFFFFFF0000FFFFFF0000FFFFFFFFFF00007FFFFE0000C3FFFFFFFFC003FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF80003FFFFFFFFF0000FFFFFF00007FFFFFFFFE0000FFFFFF000043FFFFFFFF8001FFFC0000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000001FFF00003FFFFFFFFF0000FFFFFF00000FFFFFFFF0001FFFFFFFF80043FFFFFFFF0000FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00003FFFFFFFFF0001FFFFFF80000FFFFFFFF0003FFFFFFFFC0003FFFFFFFE00003FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF0001FFFFFF80000FFFFFFFF0003FFFFFFFFC0003CFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "000000003FFFFFFFFF03FFFFFFFFF00007FFFFE000001FFFFFF800007FFFFFFE000FFFFFFFFFE07FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFF81FFFFFFFFF00007FFFFE000001FFFFFF800007FFFFFFE000FFFFFFFFFE0FFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF81FFFFFFFFE00007FFFFE000001FFFFFF800003FFFFFFC0007FFFFFFFFC1FFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF80FFFFFFFFC000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "03FFFFC000000FFFFFF000003FFFFFFC0003FFFFFFFF80FFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF00FFFFFFFFC00003FFFFC000000FFFFFF000003FFFFFFC0003FFFFFFFF807FFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFC007FFFFFFF800003FFFFC000000FFFFFF000001FFFFFF80003FFFFFFFF803FFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFF8003FFFFFFF000001FFFF8000000FFFFFF000001FFFFFF8";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "0003FFFFFFFF801FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFF0003FFFFFFF800001FFFF8000000FFFFFF000001FFFFFF80003FFFFFFFF800FFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE0007FFFFFFFC00001FFFF8000000FFFFFF000001FFFFFF00000FFFFFFFE0007FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE0007FFFFFFF800001FFFF80000007FFFFE000000FFFFFF000003FFFFFF80007FFFFFE0000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC0003FFFFFFF000000FFFF00000007FFFFE000000FFFFFF000003FFFFFF80003FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0003FFFFFFF000000FFFF00000007FFFFE000000FFFFFF000003FFFFFF80003FFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFC0003FFFFFFF000000FFFF00000007FFFFE000000FFFFFF00000FFFFFFFF0001FFFFFC000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE000000001FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000003C00000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000003C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF80000000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000007E0000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000003C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081FF81000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "0000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "0000000007FFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFE00000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF8000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N0
cyclonev_lcell_comb \tpg|mapped_color[0]~43 (
// Equation(s):
// \tpg|mapped_color[0]~43_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout 
// )))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) 
// ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3])))) ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~43 .extended_lut = "off";
defparam \tpg|mapped_color[0]~43 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \tpg|mapped_color[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "FFFFFFFFE001FFFFFFFF807FFFFFFFFFFE03FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF03FFFFFFFFC000FFFFFFFF803FFFFFFFFFFC07FFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF83FFFFFFFFC000FFFFFFFF003FFFFFFFFFFC0FFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF81FFFFFFFF8000FFFFFFFF001FFFFFFFFF";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "F81FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFC1FFFFFFFF80007FFFFFFE001FFFFFFFFFF83FFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFE0FFFFFFFFFFFFC1FFFFFFFF80007FFFFFFE000FFFFFFFFFF07FFFFFFFFFFF07FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFE0FFFFFFFFFFFFC0FFFFFFFF80007FFFFFFE000FFFFFFFFFF07FFFFFFFFFFF07FFFFFFFC00000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF07FFFFFFFFFFF807FFFFFFE00007FFFFFFE0007FFFFFFFFE0FFFFFFFFFFFF07FFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF07FFFFFFFFFFF803FFFFFFC00003FFFFFFC0007FFFFFFFFE0FFFFFFFFFFFE0FFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF83FFFFFFFFFFF001FFFFFF800003FFFFFFC0003FFFFFFFFC07FFFFFFFFFFC0FFFFFFFE00000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "000000000000000000000000000000000000000003FFFFFFF81FFFFFFFFFFE001FFFFFF800003FFFFFFC0001FFFFFFFF003FFFFFFFFFFC1FFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFC0FFFFFFFFFFC000FFFFFF000003FFFFFFC0000FFFFFFFF003FFFFFFFFFF81FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE07FFFFFFFFF8000FFFFFF000001FFFFFF800007FFFFFFE001FFFFFFFFFF03FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00FFCFFFFE0000003FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0000007FFFFFC0000FFFFFFFF000003FFFFC0000001FFFF8000FF9FFFFC0000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0000007FFFFFC0000FFFFFFFF000003FFFFC0000001FFFF8000FF3FFFF800000003FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0000007FFFFFC0000FFFFFFFF000003FFFFC0000001FFFF8000FC7FFFF000100003FE000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000FFF0000007FFFFFC00007FFFFFFE000003FFFFC0000001FFFF8000F87FFFE000FC000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF8000007FFFFFC00001FFFFFF8000003FFFFC0000001FFFF8000F0FFFFC000FC001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFC000007FFFFFC00000FFFFFF8000003FFFFE0000001FFFF8000E1FFFFC001F8003FFFE0000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000007FFFE000007FFFFFC00000FFFFFF0000007FFFFE0000001FFFF8000C1FFFFC003F8C07FFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE000007FFFFFC000001FFFF80000007FFFFE0000001FFFF800003FFFFC007FFE07FFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF000007FFFFF8000001FFFF80000007FFFFE0000001FFFF800003FFFFC01FFFE0FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000001FFFFF000007FFFFF8000001FFFF80000007FFFFE0000001FFFF800007FFFFF9FFFFE0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF800007FFFFFC000001FFFF80000007FFFFE0000001FFFFC00007FFFFFFFFFFE0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF80000FFFFFFC000001FFFF80000007FFFFE0000003FFFFC00007FFFFFFFFFFE0FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF80000FFFFFFE0000";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000003FFFFFFFFC0003FFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000003FFFFFFFFC0007FFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000007FFFFFFFFE000FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000180000007FFFFFFFFE001FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF003FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF0079FFFFFF9E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "0000000000000000000000000000000000000000000FFFFFFFFFF80007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF80007FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF80003FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000001FFFFFFFFFFC0003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF80003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF00001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000FFFF00";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N12
cyclonev_lcell_comb \tpg|mapped_color[0]~44 (
// Equation(s):
// \tpg|mapped_color[0]~44_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout 
// ) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) 
// ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~44 .extended_lut = "off";
defparam \tpg|mapped_color[0]~44 .lut_mask = 64'h0303505FF3F3505F;
defparam \tpg|mapped_color[0]~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000003FFFFFFFFF0001FFFFFF800000FFFFFF20001FFFFFFFF80003CFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FCFFFF8FF0003FFFFFFC000007FFFFE000007FFFFFFE00003CFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F0003FFF7FFC000007FFFFE000007FFFFFFE00003CFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF03F000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "3FFC3FFC000007FFFFE000003FFFFFFC00003CFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F0003FFC3FFE000007FFFFE0000007FFFFE000001CFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF03F0007FF83FFE000007FFFFE0000007FFFFE000001C7FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF07F0007FF83FFE000007FFFFE0000003FFFFE0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000C7FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F83FFF03F0007FF83FFE000007FFFFF0000003FFFFE00000007FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF07FFE00000FFFFFF0000003FFFFE00000003FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF07FFE00000FFFFFF8000007FFFFE00000003FFFF000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0FFFC00000FFFFFF0000007FFFFE00000000FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0FFFC00000FFFFFF0000007FFFFF000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC1FFFC00000FFFFFF0000003FFFFC0000000000FFC0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "0000000000000000000000000000000000000000001FFFFF80001FFFFFFF000000FFFF00000007FFFFE0000007FFFFE00003FFFFFFFF8001FFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE00001FFFFFFF000000FFFF00000007FFFFE0000007FFFFE00007FFFFFFFFC0007FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00001FFFFFFE000000FFFF00000007FFFFE0000007FFFFE000077FFFFFFFC0003FFFC000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "000000000003FFF800001FFFFFFE000000FFFE00000003FFFFC0000007FFFFE000007FFFFFFFE0001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF800001FFFFFFE0000007FFE00000003FFFFC0000007FFFFC00000FFFFFFFFE0001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF800001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC00003FFFFFFFFE0001FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF000001FFFFFFE0000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "007FFE00000003FFFFC0000003FFFFC0000FFFFFFFFFE0000FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF000001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0001FFFFFFFFFE0000FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0001FFFFFFFFFC0000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF000001FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "001FFFFFFFFFC0000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFFFFFE0000007FFE00000003FFFFC0000003FFFFC0003FFFFFFFFF800007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFFFFFE0000007FFE00000003FFFFC0000001FFFF80003FFFFFFFFF800007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000FFFFFFC0000007FFE00000003FFFFC0000001FFFF80003FFFFFFFFF000007FF000000000000";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000004FFFE3C1FFFFFFFFFFFFFFFF83E1FFFFF10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE0FFFFFFFFFFFFFFFF07FFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE07FFFFFFFFFFFFFFF07FFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "000000000000000000000000000001FFFFFFFFF07FFFFFFFFFFFFFFE0FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF03FFFFFFFFFFFFFFC0FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF81FFFFFFFFFFFFFF81FFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFC0FFFFFFFFFFFFFF03FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFE07FFFFFFFFFFFFE07FFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF03FFFFFFFFFFFFC0FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFF81FFFFFFFFFFFF81FFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "0000000000000F1FF8F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1FF8F00000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000081FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N36
cyclonev_lcell_comb \tpg|mapped_color[0]~42 (
// Equation(s):
// \tpg|mapped_color[0]~42_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2])))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout 
// )))) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) 
// ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) 
// ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~42 .extended_lut = "off";
defparam \tpg|mapped_color[0]~42 .lut_mask = 64'h04340737C4F4C7F7;
defparam \tpg|mapped_color[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N54
cyclonev_lcell_comb \tpg|mapped_color[0]~46 (
// Equation(s):
// \tpg|mapped_color[0]~46_combout  = ( \tpg|mapped_color[0]~42_combout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|mapped_color[0]~44_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[0]~45_combout )) ) ) ) # ( !\tpg|mapped_color[0]~42_combout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|mapped_color[0]~44_combout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[0]~45_combout )) ) ) ) # ( \tpg|mapped_color[0]~42_combout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|mapped_color[0]~43_combout ) ) ) ) # ( !\tpg|mapped_color[0]~42_combout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\tpg|mapped_color[0]~43_combout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\tpg|mapped_color[0]~45_combout ),
	.datab(!\tpg|mapped_color[0]~43_combout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|mapped_color[0]~44_combout ),
	.datae(!\tpg|mapped_color[0]~42_combout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~46 .extended_lut = "off";
defparam \tpg|mapped_color[0]~46 .lut_mask = 64'h0303F3F305F505F5;
defparam \tpg|mapped_color[0]~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N18
cyclonev_lcell_comb \tpg|mapped_color[0]~47 (
// Equation(s):
// \tpg|mapped_color[0]~47_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~47 .extended_lut = "off";
defparam \tpg|mapped_color[0]~47 .lut_mask = 64'h0F0F3333555500FF;
defparam \tpg|mapped_color[0]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode841w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N48
cyclonev_lcell_comb \tpg|mapped_color[0]~48 (
// Equation(s):
// \tpg|mapped_color[0]~48_combout  = ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a74 )))) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a74 ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~48 .extended_lut = "off";
defparam \tpg|mapped_color[0]~48 .lut_mask = 64'h0311031100000000;
defparam \tpg|mapped_color[0]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N6
cyclonev_lcell_comb \tpg|mapped_color[0]~49 (
// Equation(s):
// \tpg|mapped_color[0]~49_combout  = ( \tpg|mapped_color[0]~48_combout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ) ) ) 
// # ( !\tpg|mapped_color[0]~48_combout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5] & (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|mapped_color[0]~47_combout  & 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ))) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\tpg|mapped_color[0]~47_combout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\tpg|mapped_color[0]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~49 .extended_lut = "off";
defparam \tpg|mapped_color[0]~49 .lut_mask = 64'h0004000400550055;
defparam \tpg|mapped_color[0]~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N18
cyclonev_lcell_comb \tpg|mapped_color[0]~38 (
// Equation(s):
// \tpg|mapped_color[0]~38_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout 
// ))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout 
// ))) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~38 .extended_lut = "off";
defparam \tpg|mapped_color[0]~38 .lut_mask = 64'h300530F53F053FF5;
defparam \tpg|mapped_color[0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "000000000000007FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N36
cyclonev_lcell_comb \tpg|mapped_color[0]~40 (
// Equation(s):
// \tpg|mapped_color[0]~40_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout 
// )))) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) 
// ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) 
// ) ) )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~40 .extended_lut = "off";
defparam \tpg|mapped_color[0]~40 .lut_mask = 64'h04340737C4F4C7F7;
defparam \tpg|mapped_color[0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N42
cyclonev_lcell_comb \tpg|mapped_color[0]~37 (
// Equation(s):
// \tpg|mapped_color[0]~37_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )) ) ) ) # ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) 
// )

	.dataa(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~37 .extended_lut = "off";
defparam \tpg|mapped_color[0]~37 .lut_mask = 64'h30303F3F05F505F5;
defparam \tpg|mapped_color[0]~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../bitmaps/Title Screen.mif";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "test_pattern_gen:tpg|title_screen_rom:title_rom_inst|altsyncram:altsyncram_component|altsyncram_n3h1:auto_generated|ALTSYNCRAM";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 2;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N24
cyclonev_lcell_comb \tpg|mapped_color[0]~39 (
// Equation(s):
// \tpg|mapped_color[0]~39_combout  = ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  
// & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) 
// # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( \tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])) 
// # (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) 
// ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\tpg|title_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~39 .extended_lut = "off";
defparam \tpg|mapped_color[0]~39 .lut_mask = 64'h220522AF770577AF;
defparam \tpg|mapped_color[0]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N0
cyclonev_lcell_comb \tpg|mapped_color[0]~41 (
// Equation(s):
// \tpg|mapped_color[0]~41_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|mapped_color[0]~39_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|mapped_color[0]~40_combout ) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|mapped_color[0]~39_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|mapped_color[0]~37_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|mapped_color[0]~38_combout )) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|mapped_color[0]~39_combout  & ( (\tpg|mapped_color[0]~40_combout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|mapped_color[0]~39_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\tpg|mapped_color[0]~37_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|mapped_color[0]~38_combout )) ) ) )

	.dataa(!\tpg|mapped_color[0]~38_combout ),
	.datab(!\tpg|mapped_color[0]~40_combout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\tpg|mapped_color[0]~37_combout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|mapped_color[0]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~41 .extended_lut = "off";
defparam \tpg|mapped_color[0]~41 .lut_mask = 64'h05F5030305F5F3F3;
defparam \tpg|mapped_color[0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N34
dffeas \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE (
	.clk(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\tpg|player_rom_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE .is_wysiwyg = "true";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N9
cyclonev_lcell_comb \tpg|mapped_color[0]~50 (
// Equation(s):
// \tpg|mapped_color[0]~50_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE_q  & ( !\tpg|mapped_color[0]~49_combout  ) ) ) 
// # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE_q  & ( !\tpg|mapped_color[0]~49_combout  ) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE_q  & ( (!\tpg|mapped_color[0]~46_combout  & !\tpg|mapped_color[0]~49_combout ) ) ) 
// ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE_q  & ( (!\tpg|mapped_color[0]~49_combout  & !\tpg|mapped_color[0]~41_combout 
// ) ) ) )

	.dataa(!\tpg|mapped_color[0]~46_combout ),
	.datab(gnd),
	.datac(!\tpg|mapped_color[0]~49_combout ),
	.datad(!\tpg|mapped_color[0]~41_combout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~50 .extended_lut = "off";
defparam \tpg|mapped_color[0]~50 .lut_mask = 64'hF000A0A0F0F0F0F0;
defparam \tpg|mapped_color[0]~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode790w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode821w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode811w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode801w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N15
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0 (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout 
// )))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode831w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N0
cyclonev_lcell_comb \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1 (
// Equation(s):
// \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout  = ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))))) ) ) # ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout  & 
// ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout )) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))))) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w1_n1_mux_dataout~0_combout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~0_combout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1 .extended_lut = "on";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1 .lut_mask = 64'h1105110511001100;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode613w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "C00001C03C0701C1C01C070783C0001C00007C3C03C1C03C1C0003C3C00E000000001F1C001F038040703FFF8001E000000FC1E0781C03C1E0103C3800E00004BFFFF81FFFFFFF003FFFFFF0007FFFFFC00001E0780701C1E07C0F0781C0001C0000FC1E0781C03C1E0103C3800E000000003C1C1FFE03FFE07078038001C000007FC0FFF81C03C0FFF83C3800E000013FFFF01FFFFFFF007FFFFFF0007FFFFFC00000FFF83FE1C0FFFC0E0781E0001C0007FC0FFF81C03C0FFF83C3800E00000000781C1FFC01FFE07070038001C0000079C07FE01C03C07FF83C3800E000097FFFF00FFFFFFE007FFFFFE0007FFFFFC000007FE07FE1C07FFC1E07C0E0001C";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00079C07FE01C03C07FF83C3800E00000000F01C07E0007F007070038001C0000061C01F801C01801FC03C3C00E000027FFFF00FFFFFFE00FFFFFFE0007FFFFFE000001F807FE1C01F1C1C0FC0F0001C00061C01F801C01801FC03C3C00E00000000001C00000000007078038001E018000000000000000000003C3E00E00012FFFFE00FFFFFFE00FFFFFFE0007FFFFFE000000000070000001C3C0FC0F0001DC000000000000000000003C3E00E00000000001C0000000000707FFF8001FFF8000000000000000000003C1FFFE00004FFFFE00FFFFFFC00FFFFFFC0007FFFFFE000000000070000001C381EE070001FC000000000000000000003C1FFFE0000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "0000001C0000000000703FFF8000FFF8000000000000000000003C0FFFE00005FFFFC00FFFFFFC01FFFFFFC0007FFFFFE0000000000701C0001C781CE078001FC000000000000000000003C0FFFE00000000001C0000000000700FFF80003FE0000000000000000000003C03FFE00009FFFFC00FFFFFF801FFFFFF80007FFFFFE0000000000703C0001C781CF038001E0000000000000000000003C03FFE00000000001C000000000070000000000000000000000000000000003C0000000009FFFFC01FFFFFF803FFFFFF80007FFFFFE0000000000003C0001C0000000000000000000000000000000003C00000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000013FFFF801FFFFFF803FFFFFF00007FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FFFF801FFFFFF003FFFFFF00007FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000027FFFF801FFFFFF007FFFFFF00007FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000027";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode707w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode653w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "000000C99BC03FFFFFF800FFFFFD3D900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000089BF801FFFFFF000FFFFFB7D1080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100933F001FFFFFF001FFFFFBFF1880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001937E001FFFFFF001FFFFFFFE21";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201377E001FFFFFE003FFFFFFFEF18000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008326FC003FFFFFE003FFFFFFFFE1400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005822EFC003FFFFFE003FFFFFFFFE740000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001064CFC003FFFFFC007FFFFFFFFEA80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B0EDDF8007FFFFFC007FFFFFFFFCE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020C9DF8007FFFFF800FFFFFFFFFCD0000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000161DBBF800FFFFFF800FFFFFFFFFDD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001419FBF000FFFFFF801FFFFFFFFF9F40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C3BF7F000FFFFFF001FFFFFFFFFBE400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode747w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N6
cyclonev_lcell_comb \tpg|mapped_color[0]~33 (
// Equation(s):
// \tpg|mapped_color[0]~33_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2]) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~33 .extended_lut = "off";
defparam \tpg|mapped_color[0]~33 .lut_mask = 64'h550F3300550F33FF;
defparam \tpg|mapped_color[0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode727w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode633w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000CFFFFFFC0000000007FFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019FFFFFFE0000000007FFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011FFFFFFF000000000FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000013FFFFFFF000000000FFFFFFCFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC00000001FFFFFFCFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFC00000001FFFFFF8FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "007FFFFFFFE00000003FFFFFF8FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF00000003FFFFFF0FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF80000003FFFFFF0FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFC0000007FFFFFE0FFFFFF";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000000FFFFFFFFE0000007FFFFFE0FFFFFFC00000000000000000000000000000000000000000001FE0000000000000000000000000000000000000000000000000000000000007FF8000000000000000000007FFFFFFFF000000FFFFFFC07FFFFFC00000000000000000000000000000000000000000007FF800000000000000000000000000000000000000000000000000000000000FFF8000000000000000000003FFFFFFFF800000FFFFFFC0FFFFFFC0000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode767w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode673w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000160000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C0000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000F801000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F802000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F802000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000000000000000000000001F004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F00400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000304C800000003F01C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000694CF80000003E01C0000";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N18
cyclonev_lcell_comb \tpg|mapped_color[0]~35 (
// Equation(s):
// \tpg|mapped_color[0]~35_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2]) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~35 .extended_lut = "off";
defparam \tpg|mapped_color[0]~35 .lut_mask = 64'h0A0A22775F5F2277;
defparam \tpg|mapped_color[0]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode696w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "0000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D800000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode643w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "0000000000000000000000000000000000283FFFE001FFFFFF001FFFFFFFFFFEC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000187FFFE001FFFFFE003FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000507FFFE001FFFFFE003FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0030FFFFC003FFFFFE007FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0FFFFC003FFFFFC007FFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000058FFFFC007FFFFFC00FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111FFFFC007FFFFF800FFFFFFFFFFFF";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B1FFFFE007FFFFF800FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000223FFFFE00FFFFFF801FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000123FFFFE00FFFFFF001FFFFFFFFFFFFC0000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067FFFFF01FFFFFF003FFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000247FFFFF01FFFFFE003FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002CFFFFFF81FFFFFE003FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode737w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode602w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "FFFF003FFFFFE007FFFFFE00007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006EDFFF003FFFFFE00FFFFFFE00007FFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004CDFDE003FFFFFE00FFFFFFC00007FFFFFA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DCBFDE007FFFFFC01FFFFFFC00007FFFFF";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000095FFBE00FFFFFFC01FFFFFFC00007FFFBF600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000997FBE00FFFFFF803FFFFFF800007FFF3E6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012B7FFE01FFFFFF803FFFFFF800007FFF7EA0000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000132FF7F07FFFFFF003FFFFFF000007FFF7CA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000056DFFFFFFFFFFF007FFFFFF000007FFEFC400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002643EFFFFFFFFFE007FFFFFE000007FFCFC4000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000E57CFFFFFFFFFE00FFDFFFE000007FE8F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C865D7FFFFFFFE00FFBFFFE000007FE9F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CA6997FFFFFFFC01FF3FFFC000007FD1F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N30
cyclonev_lcell_comb \tpg|mapped_color[0]~32 (
// Equation(s):
// \tpg|mapped_color[0]~32_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2]) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~32 .extended_lut = "off";
defparam \tpg|mapped_color[0]~32 .lut_mask = 64'h0033550FFF33550F;
defparam \tpg|mapped_color[0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode717w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode757w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode663w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004006099FAC000007E03800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D29BF4F000007E03800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F433FDFC0000FC078000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E537FFFE0000FC04000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FA67FFFF0001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019003FA6FFFFF0001F800000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000010027F8EFFFFF8001F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032027F4FFFFFF8003F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003264FF5FFFFFF8003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000244CFE9FFFFFF8007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064CDFEFFFFFFF8007FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044D9FFFFFFFFF8007FFFFDBE8800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode623w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "000000000000FFF800000000000000000000000000000000000000000000000000000000000F010000000000000000000001FFFFFFFFC00001FFFFFFC07FFFFFC0000000000000000000000000000000000000000000F01000000000000000000000000000000000000000000000000000000000001C000000000000000000000000FFFFFFFFE00001FFFFFF807FFFFFC0000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000001C0000000000000000000000007FFFFFFFE00001FFFFFF807FFFFFC0000000000000000000000000000000000000000001C0000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "0001F01C07F0073F80700FFF8003FFF80001C07F801C7801CFE03C0000E0000000003FFFFFFFF00003FFFFFF007FFFFFC000007F800701C3801C00703C0001FFC0001C07F801C7801CFE03C0000E00000000F81C3FFC07FFE0707FFF8003FFF80001C1FFE01FFE01FFF83C0000E0000000001FFFFFFFF80003FFFFFF007FFFFFC00000FFE00701C3801C00F83C0001FFC0001C1FFE01FFE01FFF83C0000E000000007C1C1FFE07FFF070FFFF8003FFF80001C0FFF81FFF01FFFC3C0000E0000000000FFFFFFFFC0007FFFFFF007FFFFFC00000FFF80701C3801C00F87E0001FFC0001C0FFF81FFF01FFFC3C0000E000000003E1C101F07C07070F003800001F8";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "0001C0007C1F0781F01C3C0000E00000000007FFFFFFFC0007FFFFFE007FFFFFC00000007C0701C3801C01FC7E00001C00001C0007C1F0781F01C3C0000E000000001F7C000F07007070E003800003E00001C0003C1C0381C01C3C0000E00000000003FFFFFFFE000FFFFFFE007FFFFFC00000003C0701C3801C01DCEF00001C00001C0003C1C0381C01C3C0000E000000000FFC000707007071E003800007C00001C0001C1C0381C01C3C03FFE00000000001FFFFFFFE000FFFFFFC007FFFFFC00000001C0701C3801C03DCE700001C00001C0001C1C0381C01C3C03FFE0000000007FC000787FFF070E00380001F000001C3FFFC1C03C1FFFC3C0FFFE00000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000000FFFFFFFF000FFFFFFC007FFFFFC00003FFFC0701C3801C038EE780001C00001C3FFFC1C03C1FFFC3C0FFFE0000000003FC000787FFE070F00380003E000001C3FFFC1C03C1FFF83C1FFFE000000000007FFFFFFF001FFFFFF8007FFFFFC00003FFFE0701C3801C078FC780001C00001C3FFFC1C03C1FFF83C1FFFE0000000007DC0007071E0070FFFF80007C000001C3801C1C03C1C7803C3E00E000000000007FFFFFFF001FFFFFF8007FFFFFC00003801C0701C3C01C0707C380001C00001C3801C1C03C1C7803C3E00E000000000F9C000F070000707FFF8000F0000007C3C03C1C03C1C0003C3C00E000000000003FFFFFFF003FFFFFF8007FFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N42
cyclonev_lcell_comb \tpg|mapped_color[0]~34 (
// Equation(s):
// \tpg|mapped_color[0]~34_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [2]) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~34 .extended_lut = "off";
defparam \tpg|mapped_color[0]~34 .lut_mask = 64'h000F5533FF0F5533;
defparam \tpg|mapped_color[0]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N24
cyclonev_lcell_comb \tpg|mapped_color[0]~36 (
// Equation(s):
// \tpg|mapped_color[0]~36_combout  = ( \tpg|mapped_color[0]~34_combout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|mapped_color[0]~35_combout ) ) ) ) # ( !\tpg|mapped_color[0]~34_combout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \tpg|mapped_color[0]~35_combout ) ) ) ) # ( \tpg|mapped_color[0]~34_combout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\tpg|mapped_color[0]~32_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[0]~33_combout )) ) ) ) # ( !\tpg|mapped_color[0]~34_combout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|mapped_color[0]~32_combout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|mapped_color[0]~33_combout )) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|mapped_color[0]~33_combout ),
	.datac(!\tpg|mapped_color[0]~35_combout ),
	.datad(!\tpg|mapped_color[0]~32_combout ),
	.datae(!\tpg|mapped_color[0]~34_combout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~36 .extended_lut = "off";
defparam \tpg|mapped_color[0]~36 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \tpg|mapped_color[0]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode539w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode529w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode519w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N12
cyclonev_lcell_comb \tpg|mapped_color[0]~29 (
// Equation(s):
// \tpg|mapped_color[0]~29_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~29 .extended_lut = "off";
defparam \tpg|mapped_color[0]~29 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \tpg|mapped_color[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode434w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode444w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N0
cyclonev_lcell_comb \tpg|mapped_color[0]~27 (
// Equation(s):
// \tpg|mapped_color[0]~27_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ) 
// ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~27 .extended_lut = "off";
defparam \tpg|mapped_color[0]~27 .lut_mask = 64'h11DD030311DDCFCF;
defparam \tpg|mapped_color[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode484w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode474w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode454w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode464w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N36
cyclonev_lcell_comb \tpg|mapped_color[0]~28 (
// Equation(s):
// \tpg|mapped_color[0]~28_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout 
// )))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout 
// )))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout 
// ))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~28 .extended_lut = "off";
defparam \tpg|mapped_color[0]~28 .lut_mask = 64'h012389AB4567CDEF;
defparam \tpg|mapped_color[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode549w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode579w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "0000000000000000000000000000009249AFFFFFFFFC01FF3FFFC000007DD3D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014D22FFFFFFFF801FE7F7F8000007F81A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004B24FFFFFFFF803FE767F8000007B85A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "A45FFFFFBFF803FCF6FF80000073094000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C49FFFF81FF007FCECFF0000007701400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BFFC000FF007FDEDFF00000067120000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FF9D9FE0000006E0280";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00FFBDBFE0000004E240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC01FF393F40000004C040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC01FF733FC0000001C040000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC01FE725EC00000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F803FE265C800000028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003807F803DCA4A980000002000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode569w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000003003F007CC48A9000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007003F007890109000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004007E0072911130000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000007E00F120312000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006007C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000800AC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0048000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll|vga_pll_25_175_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\tpg|player_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode559w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\tpg|Add1~45_sumout ,\tpg|Add1~41_sumout ,\tpg|Add1~37_sumout ,\tpg|Add1~33_sumout ,\tpg|Add1~29_sumout ,\tpg|Add1~25_sumout ,\vga_ctrl|hcount[6]~DUPLICATE_q ,\vga_ctrl|hcount [5],\vga_ctrl|hcount [4],\vga_ctrl|hcount [3],\vga_ctrl|hcount [2],\vga_ctrl|hcount[1]~DUPLICATE_q ,
\vga_ctrl|hcount [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../bitmaps/Player Screen.mif";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "test_pattern_gen:tpg|player_screen_rom:player_rom_inst|altsyncram:altsyncram_component|altsyncram_27h1:auto_generated|ALTSYNCRAM";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 2;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N48
cyclonev_lcell_comb \tpg|mapped_color[0]~30 (
// Equation(s):
// \tpg|mapped_color[0]~30_combout  = ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout 
// ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) 
// # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & \tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout 
// )))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\tpg|player_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~30 .extended_lut = "off";
defparam \tpg|mapped_color[0]~30 .lut_mask = 64'h404370734C4F7C7F;
defparam \tpg|mapped_color[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y56_N54
cyclonev_lcell_comb \tpg|mapped_color[0]~31 (
// Equation(s):
// \tpg|mapped_color[0]~31_combout  = ( \tpg|mapped_color[0]~28_combout  & ( \tpg|mapped_color[0]~30_combout  & ( ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|mapped_color[0]~27_combout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|mapped_color[0]~29_combout ))) # (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\tpg|mapped_color[0]~28_combout  & ( 
// \tpg|mapped_color[0]~30_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|mapped_color[0]~27_combout  & !\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\tpg|mapped_color[0]~29_combout ))) ) ) ) # ( \tpg|mapped_color[0]~28_combout  & ( 
// !\tpg|mapped_color[0]~30_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\tpg|mapped_color[0]~27_combout )))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|mapped_color[0]~29_combout  & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\tpg|mapped_color[0]~28_combout  & ( 
// !\tpg|mapped_color[0]~30_combout  & ( (!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\tpg|mapped_color[0]~27_combout ))) # 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3] & (\tpg|mapped_color[0]~29_combout )))) ) ) )

	.dataa(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\tpg|mapped_color[0]~29_combout ),
	.datac(!\tpg|mapped_color[0]~27_combout ),
	.datad(!\tpg|player_rom_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\tpg|mapped_color[0]~28_combout ),
	.dataf(!\tpg|mapped_color[0]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~31 .extended_lut = "off";
defparam \tpg|mapped_color[0]~31 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \tpg|mapped_color[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N54
cyclonev_lcell_comb \tpg|mapped_color[0]~51 (
// Equation(s):
// \tpg|mapped_color[0]~51_combout  = ( \tpg|mapped_color[0]~31_combout  & ( \tpg|mapped_color[1]~24_combout  & ( (!\tpg|mapped_color[1]~25_combout  & (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout )) # 
// (\tpg|mapped_color[1]~25_combout  & ((\tpg|mapped_color[0]~36_combout ))) ) ) ) # ( !\tpg|mapped_color[0]~31_combout  & ( \tpg|mapped_color[1]~24_combout  & ( (!\tpg|mapped_color[1]~25_combout  & 
// (\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout )) # (\tpg|mapped_color[1]~25_combout  & ((\tpg|mapped_color[0]~36_combout ))) ) ) ) # ( \tpg|mapped_color[0]~31_combout  & ( !\tpg|mapped_color[1]~24_combout  & 
// ( (!\tpg|mapped_color[0]~50_combout ) # (\tpg|mapped_color[1]~25_combout ) ) ) ) # ( !\tpg|mapped_color[0]~31_combout  & ( !\tpg|mapped_color[1]~24_combout  & ( (!\tpg|mapped_color[0]~50_combout  & !\tpg|mapped_color[1]~25_combout ) ) ) )

	.dataa(!\tpg|mapped_color[0]~50_combout ),
	.datab(!\tpg|mapped_color[1]~25_combout ),
	.datac(!\tpg|player_rom_inst|altsyncram_component|auto_generated|mux2|l5_w0_n1_mux_dataout~1_combout ),
	.datad(!\tpg|mapped_color[0]~36_combout ),
	.datae(!\tpg|mapped_color[0]~31_combout ),
	.dataf(!\tpg|mapped_color[1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|mapped_color[0]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|mapped_color[0]~51 .extended_lut = "off";
defparam \tpg|mapped_color[0]~51 .lut_mask = 64'h8888BBBB0C3F0C3F;
defparam \tpg|mapped_color[0]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N30
cyclonev_lcell_comb \tpg|Mux7~0 (
// Equation(s):
// \tpg|Mux7~0_combout  = ( \tpg|mapped_color[1]~26_combout  & ( \tpg|mapped_color[0]~51_combout  ) ) # ( \tpg|mapped_color[1]~26_combout  & ( !\tpg|mapped_color[0]~51_combout  ) ) # ( !\tpg|mapped_color[1]~26_combout  & ( !\tpg|mapped_color[0]~51_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|mapped_color[1]~26_combout ),
	.dataf(!\tpg|mapped_color[0]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux7~0 .extended_lut = "off";
defparam \tpg|Mux7~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \tpg|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N9
cyclonev_lcell_comb \tpg|Mux8~0 (
// Equation(s):
// \tpg|Mux8~0_combout  = ( \tpg|mapped_color[1]~26_combout  & ( \tpg|mapped_color[0]~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|mapped_color[1]~26_combout ),
	.dataf(!\tpg|mapped_color[0]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux8~0 .extended_lut = "off";
defparam \tpg|Mux8~0 .lut_mask = 64'h000000000000FFFF;
defparam \tpg|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N42
cyclonev_lcell_comb \tpg|Mux3~0 (
// Equation(s):
// \tpg|Mux3~0_combout  = ( !\tpg|mapped_color[1]~26_combout  & ( \tpg|mapped_color[0]~51_combout  ) ) # ( \tpg|mapped_color[1]~26_combout  & ( !\tpg|mapped_color[0]~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tpg|mapped_color[1]~26_combout ),
	.dataf(!\tpg|mapped_color[0]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tpg|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tpg|Mux3~0 .extended_lut = "off";
defparam \tpg|Mux3~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \tpg|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N3
cyclonev_lcell_comb \vga_ctrl|vga_hs~1 (
// Equation(s):
// \vga_ctrl|vga_hs~1_combout  = ( \vga_ctrl|hcount [9] & ( (\vga_ctrl|hcount [7] & !\vga_ctrl|hcount [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|hcount [7]),
	.datad(!\vga_ctrl|hcount [8]),
	.datae(gnd),
	.dataf(!\vga_ctrl|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_hs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_hs~1 .extended_lut = "off";
defparam \vga_ctrl|vga_hs~1 .lut_mask = 64'h000000000F000F00;
defparam \vga_ctrl|vga_hs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N0
cyclonev_lcell_comb \vga_ctrl|vga_hs~0 (
// Equation(s):
// \vga_ctrl|vga_hs~0_combout  = ( \vga_ctrl|hcount[1]~DUPLICATE_q  & ( \vga_ctrl|hcount [0] & ( (!\vga_ctrl|hcount [4] & ((!\vga_ctrl|hcount [3]) # (!\vga_ctrl|hcount [2]))) ) ) ) # ( !\vga_ctrl|hcount[1]~DUPLICATE_q  & ( \vga_ctrl|hcount [0] & ( 
// !\vga_ctrl|hcount [4] ) ) ) # ( \vga_ctrl|hcount[1]~DUPLICATE_q  & ( !\vga_ctrl|hcount [0] & ( !\vga_ctrl|hcount [4] ) ) ) # ( !\vga_ctrl|hcount[1]~DUPLICATE_q  & ( !\vga_ctrl|hcount [0] & ( !\vga_ctrl|hcount [4] ) ) )

	.dataa(!\vga_ctrl|hcount [4]),
	.datab(!\vga_ctrl|hcount [3]),
	.datac(!\vga_ctrl|hcount [2]),
	.datad(gnd),
	.datae(!\vga_ctrl|hcount[1]~DUPLICATE_q ),
	.dataf(!\vga_ctrl|hcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_hs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_hs~0 .extended_lut = "off";
defparam \vga_ctrl|vga_hs~0 .lut_mask = 64'hAAAAAAAAAAAAA8A8;
defparam \vga_ctrl|vga_hs~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N6
cyclonev_lcell_comb \vga_ctrl|vga_hs~2 (
// Equation(s):
// \vga_ctrl|vga_hs~2_combout  = ( \vga_ctrl|vga_hs~0_combout  & ( (!\vga_ctrl|vga_hs~1_combout ) # ((!\vga_ctrl|hcount [6] & !\vga_ctrl|hcount [5])) ) ) # ( !\vga_ctrl|vga_hs~0_combout  & ( (!\vga_ctrl|vga_hs~1_combout ) # ((\vga_ctrl|hcount [6] & 
// \vga_ctrl|hcount [5])) ) )

	.dataa(!\vga_ctrl|hcount [6]),
	.datab(!\vga_ctrl|hcount [5]),
	.datac(!\vga_ctrl|vga_hs~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ctrl|vga_hs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_hs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_hs~2 .extended_lut = "off";
defparam \vga_ctrl|vga_hs~2 .lut_mask = 64'hF1F1F1F1F8F8F8F8;
defparam \vga_ctrl|vga_hs~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N18
cyclonev_lcell_comb \vga_ctrl|vga_vs~1 (
// Equation(s):
// \vga_ctrl|vga_vs~1_combout  = ( !\vga_ctrl|vcount [2] & ( !\vga_ctrl|vcount [9] & ( (\vga_ctrl|vcount [3] & (!\vga_ctrl|vcount [4] & (!\vga_ctrl|vcount [0] $ (!\vga_ctrl|vcount [1])))) ) ) )

	.dataa(!\vga_ctrl|vcount [0]),
	.datab(!\vga_ctrl|vcount [3]),
	.datac(!\vga_ctrl|vcount [1]),
	.datad(!\vga_ctrl|vcount [4]),
	.datae(!\vga_ctrl|vcount [2]),
	.dataf(!\vga_ctrl|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~1 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~1 .lut_mask = 64'h1200000000000000;
defparam \vga_ctrl|vga_vs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N15
cyclonev_lcell_comb \vga_ctrl|vga_vs~0 (
// Equation(s):
// \vga_ctrl|vga_vs~0_combout  = ( \vga_ctrl|vcount [7] & ( (\vga_ctrl|vcount [8] & (\vga_ctrl|vcount [5] & \vga_ctrl|vcount [6])) ) )

	.dataa(!\vga_ctrl|vcount [8]),
	.datab(gnd),
	.datac(!\vga_ctrl|vcount [5]),
	.datad(!\vga_ctrl|vcount [6]),
	.datae(gnd),
	.dataf(!\vga_ctrl|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~0 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~0 .lut_mask = 64'h0000000000050005;
defparam \vga_ctrl|vga_vs~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N9
cyclonev_lcell_comb \vga_ctrl|vga_vs~2 (
// Equation(s):
// \vga_ctrl|vga_vs~2_combout  = (!\vga_ctrl|vga_vs~1_combout ) # (!\vga_ctrl|vga_vs~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ctrl|vga_vs~1_combout ),
	.datad(!\vga_ctrl|vga_vs~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_vs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_vs~2 .extended_lut = "off";
defparam \vga_ctrl|vga_vs~2 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \vga_ctrl|vga_vs~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N12
cyclonev_lcell_comb \vga_ctrl|vga_blank_n~0 (
// Equation(s):
// \vga_ctrl|vga_blank_n~0_combout  = ( \vga_ctrl|hcount [8] & ( (!\vga_ctrl|vga_vs~0_combout  & (!\vga_ctrl|hcount [9] & !\vga_ctrl|vcount [9])) ) ) # ( !\vga_ctrl|hcount [8] & ( (!\vga_ctrl|vga_vs~0_combout  & (!\vga_ctrl|vcount [9] & ((!\vga_ctrl|hcount 
// [7]) # (!\vga_ctrl|hcount [9])))) ) )

	.dataa(!\vga_ctrl|vga_vs~0_combout ),
	.datab(!\vga_ctrl|hcount [7]),
	.datac(!\vga_ctrl|hcount [9]),
	.datad(!\vga_ctrl|vcount [9]),
	.datae(!\vga_ctrl|hcount [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_blank_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_blank_n~0 .extended_lut = "off";
defparam \vga_ctrl|vga_blank_n~0 .lut_mask = 64'hA800A000A800A000;
defparam \vga_ctrl|vga_blank_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N18
cyclonev_lcell_comb \vga_ctrl|vga_sync_n (
// Equation(s):
// \vga_ctrl|vga_sync_n~combout  = ( \vga_ctrl|vga_vs~0_combout  & ( \vga_ctrl|vga_hs~0_combout  & ( (!\vga_ctrl|vga_vs~1_combout ) # ((!\vga_ctrl|vga_hs~1_combout ) # ((!\vga_ctrl|hcount [6] & !\vga_ctrl|hcount [5]))) ) ) ) # ( !\vga_ctrl|vga_vs~0_combout  
// & ( \vga_ctrl|vga_hs~0_combout  ) ) # ( \vga_ctrl|vga_vs~0_combout  & ( !\vga_ctrl|vga_hs~0_combout  & ( (!\vga_ctrl|vga_vs~1_combout ) # ((!\vga_ctrl|vga_hs~1_combout ) # ((\vga_ctrl|hcount [6] & \vga_ctrl|hcount [5]))) ) ) ) # ( 
// !\vga_ctrl|vga_vs~0_combout  & ( !\vga_ctrl|vga_hs~0_combout  ) )

	.dataa(!\vga_ctrl|hcount [6]),
	.datab(!\vga_ctrl|vga_vs~1_combout ),
	.datac(!\vga_ctrl|vga_hs~1_combout ),
	.datad(!\vga_ctrl|hcount [5]),
	.datae(!\vga_ctrl|vga_vs~0_combout ),
	.dataf(!\vga_ctrl|vga_hs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ctrl|vga_sync_n~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ctrl|vga_sync_n .extended_lut = "off";
defparam \vga_ctrl|vga_sync_n .lut_mask = 64'hFFFFFCFDFFFFFEFC;
defparam \vga_ctrl|vga_sync_n .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y24_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
