
---------- Begin Simulation Statistics ----------
final_tick                               179696747500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320096                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709444                       # Number of bytes of host memory used
host_op_rate                                   609911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   312.41                       # Real time elapsed on the host
host_tick_rate                              575202151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190540128                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.179697                       # Number of seconds simulated
sim_ticks                                179696747500                       # Number of ticks simulated
system.cpu.BranchMispred                       247636                       # Number of branch mispredictions
system.cpu.BranchMispredPercent              1.031778                       # Percent of branch mispredictions
system.cpu.Branches                          24000909                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     190540128                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        359393495                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  359393495                       # Number of busy cycles
system.cpu.num_cc_register_reads            122909022                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            61435636                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     19459932                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1569268                       # Number of float alu accesses
system.cpu.num_fp_insts                       1569268                       # number of float instructions
system.cpu.num_fp_register_reads              2390880                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1344572                       # number of times the floating registers were written
system.cpu.num_func_calls                     1953960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             188723743                       # Number of integer alu accesses
system.cpu.num_int_insts                    188723743                       # number of integer instructions
system.cpu.num_int_register_reads           361783685                       # number of times the integer registers were read
system.cpu.num_int_register_writes          151141549                       # number of times the integer registers were written
system.cpu.num_load_insts                    21042647                       # Number of load instructions
system.cpu.num_mem_refs                      34872035                       # number of memory refs
system.cpu.num_store_insts                   13829388                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                510687      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 153441132     80.53%     80.80% # Class of executed instruction
system.cpu.op_class::IntMult                   472547      0.25%     81.05% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     81.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                   99508      0.05%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       98      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                   224452      0.12%     81.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                  921012      0.48%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::MemRead                 20818203     10.93%     92.62% # Class of executed instruction
system.cpu.op_class::MemWrite                13829148      7.26%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead              224444      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                240      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  190541499                       # Class of executed instruction
system.cpu.predictedBranches                  9632935                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    98                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        167152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        95249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6173                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       193023                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6173                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                24000909                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19459932                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            247636                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8469269                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8369395                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.820748                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             1.179252                       # BTB Miss Percentage
system.cpu.branchPred.RASUsed                  976977                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          286638                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             286563                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               75                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34781022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34781022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34781022                       # number of overall hits
system.cpu.dcache.overall_hits::total        34781022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        97288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        97288                       # number of overall misses
system.cpu.dcache.overall_misses::total         97288                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7817519000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7817519000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7817519000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7817519000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34878310                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34878310                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34878310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34878310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002789                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002789                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80354.401365                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80354.401365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80354.401365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80354.401365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        93119                       # number of writebacks
system.cpu.dcache.writebacks::total             93119                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        97288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        97288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        97288                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        97288                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7720231000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7720231000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7720231000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7720231000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002789                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79354.401365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79354.401365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79354.401365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79354.401365                       # average overall mshr miss latency
system.cpu.dcache.replacements                  95240                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21029682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21029682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1448537500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1448537500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21050192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21050192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70625.914188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70625.914188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1428027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1428027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69625.914188                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69625.914188                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13751340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13751340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6368981500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6368981500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13828118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13828118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82953.209253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82953.209253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76778                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76778                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6292203500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6292203500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81953.209253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81953.209253                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2041.696585                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34878310                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             97288                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            358.505777                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2041.696585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69853908                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69853908                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    21050193                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13829390                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23040                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2550                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    137064465                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137064465                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137064465                       # number of overall hits
system.cpu.icache.overall_hits::total       137064465                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          486                       # number of overall misses
system.cpu.icache.overall_misses::total           486                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37517500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37517500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37517500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37517500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    137064951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    137064951                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    137064951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    137064951                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77196.502058                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77196.502058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77196.502058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77196.502058                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.icache.writebacks::total                 9                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37031500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37031500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37031500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37031500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76196.502058                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76196.502058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76196.502058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76196.502058                       # average overall mshr miss latency
system.cpu.icache.replacements                      9                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137064465                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137064465                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           486                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    137064951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    137064951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77196.502058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77196.502058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37031500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37031500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76196.502058                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76196.502058                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.066863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           137064951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          282026.648148                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.066863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.231966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.231966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.232910                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         274130388                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        274130388                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   137064951                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 179696747500                       # Cumulative time (in ticks) in various power states
system.cpu.thread32546.numInsts                     0                       # Number of Instructions committed
system.cpu.thread32546.numOps                       0                       # Number of Ops committed
system.cpu.thread32546.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5680                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5681                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                5680                       # number of overall hits
system.l2.overall_hits::total                    5681                       # number of overall hits
system.l2.demand_misses::.cpu.inst                485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              91608                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92093                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               485                       # number of overall misses
system.l2.overall_misses::.cpu.data             91608                       # number of overall misses
system.l2.overall_misses::total                 92093                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36291000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7514659000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7550950000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36291000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7514659000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7550950000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            97288                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                97774                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           97288                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               97774                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.941617                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.941897                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.941617                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.941897                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74826.804124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82030.597764                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81992.659594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74826.804124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82030.597764                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81992.659594                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               74230                       # number of writebacks
system.l2.writebacks::total                     74230                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         91608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        91608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31441000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6598579000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6630020000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31441000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6598579000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6630020000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.941617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.941897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.941617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.941897                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64826.804124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72030.597764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71992.659594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64826.804124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72030.597764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71992.659594                       # average overall mshr miss latency
system.l2.replacements                          80630                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        93119                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            93119                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        93119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        93119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            9                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                9                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            9                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            9                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          602                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           602                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           76774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76774                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6176994500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6176994500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80456.853883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80456.853883                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        76774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5409254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5409254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70456.853883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70456.853883                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74826.804124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74826.804124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31441000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31441000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64826.804124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64826.804124                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5676                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5676                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1337664500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1337664500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.723257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.723257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90175.576379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90175.576379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1189324500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1189324500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.723257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.723257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80175.576379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80175.576379                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15983.477189                       # Cycle average of tags in use
system.l2.tags.total_refs                      192420                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97014                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983425                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     519.890637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.114691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15455.471861                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.943327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975554                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12812                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    290036                       # Number of tag accesses
system.l2.tags.data_accesses                   290036                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     74230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     91601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001205304500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4254                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              303012                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              70100                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       92093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74230                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92093                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74230                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74230                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.644570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.631498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    245.078359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4253     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.443347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.417254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.939987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1238     29.10%     29.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.19%     29.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2892     67.98%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              116      2.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4254                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5893952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4750720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     32.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  179693416500                       # Total gap between requests
system.mem_ctrls.avgGap                    1080388.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5862464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4749056                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 172735.458108388964                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 32624207.625126879662                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 26428168.934999782592                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          485                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        91608                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        74230                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11638000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2851353000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4057147350250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23995.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31125.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  54656437.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5862912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5893952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4750720                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4750720                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          485                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        91608                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          92093                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        74230                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         74230                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       172735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     32626701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         32799436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       172735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       172735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     26437429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        26437429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     26437429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       172735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     32626701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        59236865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                92086                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               74204                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4700                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1136378500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             460430000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2862991000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12340.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31090.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               51916                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              57045                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        57328                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   185.642199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.544398                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   219.708834                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        24622     42.95%     42.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        22616     39.45%     82.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2262      3.95%     86.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2571      4.48%     90.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1359      2.37%     93.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          833      1.45%     94.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          738      1.29%     95.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          721      1.26%     97.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1606      2.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        57328                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5893504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4749056                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               32.796943                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               26.428169                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       199563000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       106066455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      325498320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     193416660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14184661920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40037775270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  35287529760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   90334511385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   502.705322                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  91347364000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6000280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  82349103500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       209766060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       111493305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      331995720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     193928220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14184661920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40573394580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34836481920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   90441721725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   503.301941                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  90169619000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6000280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  83526848500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15319                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        74230                       # Transaction distribution
system.membus.trans_dist::CleanEvict              829                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76774                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15319                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       259245                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       259245                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 259245                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10644672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     10644672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10644672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             92093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   92093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               92093                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           467844500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          493843000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             20996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       167349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76778                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20510                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          981                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       289816                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                290797                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12186048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12217728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           80630                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4750720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           178404                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034607                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.182782                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 172230     96.54%     96.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6174      3.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             178404                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 179696747500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          189639500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            729000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         145932000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
