

================================================================
== Vivado HLS Report for 'mod_data'
================================================================
* Date:           Wed Apr 01 15:53:54 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        simple_ACP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     63|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     618|    748|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      7|
|Register         |        -|      -|      74|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     692|    818|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |mod_data_AXILiteS_s_axi_U  |mod_data_AXILiteS_s_axi  |        0|      0|  106|  168|
    |mod_data_A_BUS_m_axi_U     |mod_data_A_BUS_m_axi     |        2|      0|  512|  580|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  618|  748|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |a2_sum_fu_82_p2  |     +    |      0|  0|  31|          31|          16|
    |ap_return        |     +    |      0|  0|  32|          32|           7|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  63|          63|          23|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_BUS_blk_n_AR                |   1|          2|    1|          2|
    |A_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                     |   4|         11|    1|         11|
    |ap_sig_ioackin_A_BUS_ARREADY  |   1|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |   7|         17|    4|         17|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_BUS_addr_read_reg_114       |  32|   0|   32|          0|
    |a2_sum_reg_103                |  31|   0|   31|          0|
    |ap_CS_fsm                     |  10|   0|   10|          0|
    |ap_reg_ioackin_A_BUS_ARREADY  |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  74|   0|   74|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   mod_data   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   mod_data   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   mod_data   | return value |
|m_axi_A_BUS_AWVALID     | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWREADY     |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWADDR      | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWID        | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWLEN       | out |    8|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWSIZE      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWBURST     | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWLOCK      | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWCACHE     | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWPROT      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWQOS       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWREGION    | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWUSER      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WVALID      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WREADY      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WDATA       | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WSTRB       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WLAST       | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WID         | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WUSER       | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARVALID     | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARREADY     |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARADDR      | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARID        | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARLEN       | out |    8|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARSIZE      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARBURST     | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARLOCK      | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARCACHE     | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARPROT      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARQOS       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARREGION    | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARUSER      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RVALID      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RREADY      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RDATA       |  in |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RLAST       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RID         |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RUSER       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RRESP       |  in |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BVALID      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BREADY      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BRESP       |  in |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BID         |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BUSER       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.44ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: tmp (4)  [1/1] 0.00ns
:1  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)

ST_1: tmp_cast (5)  [1/1] 0.00ns
:2  %tmp_cast = zext i30 %tmp to i31

ST_1: a2_sum (12)  [1/1] 2.44ns  loc: mod_data.cpp:20
:9  %a2_sum = add i31 %tmp_cast, 63984


 <State 2>: 8.75ns
ST_2: a2_sum_cast (13)  [1/1] 0.00ns  loc: mod_data.cpp:20
:10  %a2_sum_cast = zext i31 %a2_sum to i32

ST_2: A_BUS_addr (14)  [1/1] 0.00ns  loc: mod_data.cpp:20
:11  %A_BUS_addr = getelementptr inbounds i32* %A_BUS, i32 %a2_sum_cast

ST_2: A_BUS_load_req (15)  [7/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 3>: 8.75ns
ST_3: A_BUS_load_req (15)  [6/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: A_BUS_load_req (15)  [5/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: A_BUS_load_req (15)  [4/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: A_BUS_load_req (15)  [3/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: A_BUS_load_req (15)  [2/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: A_BUS_load_req (15)  [1/7] 8.75ns  loc: mod_data.cpp:20
:12  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: A_BUS_addr_read (16)  [1/1] 8.75ns  loc: mod_data.cpp:20
:13  %A_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %A_BUS_addr)


 <State 10>: 2.44ns
ST_10: StgValue_25 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_BUS), !map !22

ST_10: StgValue_26 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !28

ST_10: StgValue_27 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mod_data_str) nounwind

ST_10: StgValue_28 (9)  [1/1] 0.00ns  loc: mod_data.cpp:8
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_29 (10)  [1/1] 0.00ns  loc: mod_data.cpp:8
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_30 (11)  [1/1] 0.00ns  loc: mod_data.cpp:13
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: phitmp_s (17)  [1/1] 2.44ns  loc: mod_data.cpp:17
:14  %phitmp_s = add i32 %A_BUS_addr_read, 99

ST_10: StgValue_32 (18)  [1/1] 0.00ns  loc: mod_data.cpp:24
:15  ret i32 %phitmp_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read          (read         ) [ 00000000000]
tmp             (partselect   ) [ 00000000000]
tmp_cast        (zext         ) [ 00000000000]
a2_sum          (add          ) [ 00100000000]
a2_sum_cast     (zext         ) [ 00000000000]
A_BUS_addr      (getelementptr) [ 00011111110]
A_BUS_load_req  (readreq      ) [ 00000000000]
A_BUS_addr_read (read         ) [ 00000000001]
StgValue_25     (specbitsmap  ) [ 00000000000]
StgValue_26     (specbitsmap  ) [ 00000000000]
StgValue_27     (spectopmodule) [ 00000000000]
StgValue_28     (specinterface) [ 00000000000]
StgValue_29     (specinterface) [ 00000000000]
StgValue_30     (specinterface) [ 00000000000]
phitmp_s        (add          ) [ 00000000000]
StgValue_32     (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_data_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="a_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_readreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_BUS_load_req/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="A_BUS_addr_read_read_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="7"/>
<pin id="66" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_read/9 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="30" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="0" index="3" bw="6" slack="0"/>
<pin id="73" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="30" slack="0"/>
<pin id="80" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="a2_sum_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="30" slack="0"/>
<pin id="84" dir="0" index="1" bw="17" slack="0"/>
<pin id="85" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="a2_sum_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a2_sum_cast/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="A_BUS_addr_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="phitmp_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp_s/10 "/>
</bind>
</comp>

<comp id="103" class="1005" name="a2_sum_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="1"/>
<pin id="105" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum "/>
</bind>
</comp>

<comp id="108" class="1005" name="A_BUS_addr_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="114" class="1005" name="A_BUS_addr_read_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="50" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="81"><net_src comp="68" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="88" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="91" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="82" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="111"><net_src comp="91" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="117"><net_src comp="63" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mod_data : A_BUS | {2 3 4 5 6 7 8 9 }
	Port: mod_data : a | {1 }
  - Chain level:
	State 1
		tmp_cast : 1
		a2_sum : 2
	State 2
		A_BUS_addr : 1
		A_BUS_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		StgValue_32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |        a2_sum_fu_82        |    0    |    30   |
|          |       phitmp_s_fu_98       |    0    |    32   |
|----------|----------------------------|---------|---------|
|   read   |      a_read_read_fu_50     |    0    |    0    |
|          | A_BUS_addr_read_read_fu_63 |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_56     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|          tmp_fu_68         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       tmp_cast_fu_78       |    0    |    0    |
|          |      a2_sum_cast_fu_88     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    62   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|A_BUS_addr_read_reg_114|   32   |
|   A_BUS_addr_reg_108  |   32   |
|     a2_sum_reg_103    |   31   |
+-----------------------+--------+
|         Total         |   95   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_56 |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.571  ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   62   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   95   |   94   |
+-----------+--------+--------+--------+
