#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: QQX
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Feb 25 21:02:39 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:i2s_u/key_filter_u/Key_R_Flag' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (82.5%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.032s wall, 0.016s user + 0.000s system = 0.016s CPU (48.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.060s wall, 0.016s user + 0.000s system = 0.016s CPU (26.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.079s wall, 0.047s user + 0.000s system = 0.047s CPU (59.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N14[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N14[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N14[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N14[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N14[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N14[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N14[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N14[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N14[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N14[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N14[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N14[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N14[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N14[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N14[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N14[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N14[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N14[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N14[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N14[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N14[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N14[11], but wasn't replicated.

Cell Usage:
GTP_DFF                       5 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                   56 uses
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                     16 uses
GTP_LUT3                      5 uses
GTP_LUT4                      5 uses
GTP_LUT5                     19 uses
GTP_LUT5CARRY                57 uses
GTP_LUT5M                     3 uses
GTP_PLL_E1                    1 use

I/O ports: 8
GTP_INBUF                   4 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 109 of 17536 (0.62%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 109
Total Registers: 94 of 26304 (0.36%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 8 of 240 (3.33%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 5
  NO              NO                YES                33
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                56
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'i2s_u/State/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 21:02:40 2023
Action synthesize: Peak memory pool usage is 241 MB
