# QuadStrike: 4-Player FPGA Reaction Game  

A VHDL-based reaction-timer game for the Terasic DE1-SoC, featuring four sequential players, LFSR delays, 1 ms timer accuracy, 7-segment displays, and LED indicators.

## ğŸ“º Demo Video

[![Watch the Demo](https://img.youtube.com/watch?v=l2KbygPLTnc/maxresdefault.jpg)](https://www.youtube.com/watch?v=l2KbygPLTnc)

## ğŸ® Overview

QuadStrike is a hardware-only reaction game implemented on an FPGA. Each player:
1. Presses **Ready** to start their turn.  
2. Watches **six zeros** scroll in from left to right.  
3. Waits until they all go blank after a pseudorandom 1â€“3 s delay (via a 16-bit LFSR).  
4. Hits **React** to stop the millisecond timer.  
5. Sees their time displayed as `s.mmm` on four 7-segments.  
6. After all four players, the board lights the **winnerâ€™s LED**, shows **hex5=player#** and **hex4â€“hex1=winner time**.

## âœ¨ Features

- **4 Players** with sequential turns and per-player LED  
- **Random delay** generated by a 16-bit LFSR (1000â€“2999 ms)  
- **1 ms resolution** timer and fixed-point display (`1.125 s`)  
- **Debounced** Ready/React/Reset buttons with edge detection  
- **Splash animation** on power-up/reset (flash â€œ8â€ on HEX0â€“HEX5)
- **Modular VHDL** separated into cores: `debounce`, `lfsr`, `ms_timer`, `reaction_timer`, `seg7_decoder`, `display_controller`, `fsm_control`, `top_level`.

## ğŸ› ï¸ Requirements

- **Quartus II 13.1** (or later)  
- **Terasic DE1-SoC** development board  
- **VHDL 1076-2008** support  

## â–¶ï¸ Usage

- Open project in Quartus II, add all .vhd and .qsf.
- Compile & download to the DE1-SoC.
- On power-up/reset, splash animation runs (~1.2 s).
- Press Ready to start Player 1, hit React after blackout.
- Repeat for Players 2â€“4.
- Press Ready after Player 4 to announce winner.
