// Seed: 289831118
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wand id_2
    , id_8,
    input wire id_3,
    input tri1 module_0
    , id_9,
    output supply0 id_5,
    input tri0 id_6
);
  assign id_9 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor module_1,
    input uwire id_5,
    input wire id_6,
    output uwire id_7
    , id_18,
    output supply0 id_8,
    input wor id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    input supply1 id_15,
    input wor id_16
);
  assign id_18 = -1;
  nor primCall (id_8, id_13, id_0, id_15, id_16, id_6, id_9, id_5, id_2, id_12, id_14, id_3, id_18);
  module_0 modCall_1 (
      id_7,
      id_5,
      id_2,
      id_5,
      id_15,
      id_7,
      id_13
  );
endmodule
