{
  "module_name": "drxd_firm.c",
  "hash_id": "c99accd11ed49f78a382991945c875e72a387595255ed94211a6aabf5eae2751",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/drxd_firm.c",
  "human_readable_source": "\n \n\n \n\n \n\n#include \"drxd_firm.h\"\n\n#define ADDRESS(x)     ((x) & 0xFF), (((x)>>8) & 0xFF), (((x)>>16) & 0xFF), (((x)>>24) & 0xFF)\n#define LENGTH(x)      ((x) & 0xFF), (((x)>>8) & 0xFF)\n\n \n#define DATA16(x)      ((x) & 0xFF), (((x)>>8) & 0xFF)\n\n#define WRBLOCK(a, l) ADDRESS(a), LENGTH(l)\n#define WR16(a, d) ADDRESS(a), LENGTH(1), DATA16(d)\n\n#define END_OF_TABLE      0xFF, 0xFF, 0xFF, 0xFF\n\n \n\n#define HI_TR_FUNC_ADDR HI_IF_RAM_USR_BEGIN__A\n#define HI_TR_FUNC_SIZE 9\t \n\nu8 DRXD_InitAtomicRead[] = {\n\tWRBLOCK(HI_TR_FUNC_ADDR, HI_TR_FUNC_SIZE),\n\t0x26, 0x00,\t\t \n\t0x60, 0x04,\t\t \n\t0x61, 0x04,\t\t \n\t0xE3, 0x07,\t\t \n\t0x40, 0x00,\t\t \n\t0x64, 0x04,\t\t \n\t0x65, 0x04,\t\t \n\t0x26, 0x00,\t\t \n\t0x38, 0x00,\t\t \n\tEND_OF_TABLE\n};\n\n \n\n#define HI_RST_FUNC_ADDR (HI_IF_RAM_USR_BEGIN__A + HI_TR_FUNC_SIZE)\n#define HI_RST_FUNC_SIZE 54\t \n\n \nu8 DRXD_HiI2cPatch_1[] = {\n\tWRBLOCK(HI_RST_FUNC_ADDR, HI_RST_FUNC_SIZE),\n\t0xC8, 0x07, 0x01, 0x00,\t \n\t0xE0, 0x07, 0x15, 0x02,\t \n\t0xE1, 0x07, 0x12, 0x00,\t \n\t0xA2, 0x00,\t\t \n\t0x23, 0x00,\t\t \n\t0x24, 0x00,\t\t \n\t0xA5, 0x02,\t\t \n\t0x26, 0x00,\t\t \n\t0x42, 0x00,\t\t \n\t0xC0, 0x07, 0xFF, 0x0F,\t \n\t0x63, 0x00,\t\t \n\t0x65, 0x02,\t\t \n\t0x26, 0x00,\t\t \n\t0xE1, 0x07, 0x38, 0x00,\t \n\t0xA5, 0x02,\t\t \n\t0x26, 0x00,\t\t \n\t0xE1, 0x07, 0x12, 0x00,\t \n\t0x23, 0x00,\t\t \n\t0x65, 0x02,\t\t \n\t0x26, 0x00,\t\t \n\t0x42, 0x00,\t\t \n\t0x0F, 0x04,\t\t \n\t0x1C, 0x06,\t\t \n\t0xCF, 0x04,\t\t \n\t0xD0, 0x07, 0x70, 0x00,\t \n\t0xD0, 0x04,\t\t \n\t0xC8, 0x04,\t\t \n\t0x60, 0x00,\t\t \n\t0xC2, 0x07, 0x10, 0x00,\t \n\t0x01, 0x00,\t\t \n\t0x01, 0x06,\t\t \n\t0xC2, 0x07, 0x20, 0x00,\t \n\t0x01, 0x00,\t\t \n\t0x01, 0x06,\t\t \n\t0xC2, 0x07, 0x30, 0x00,\t \n\t0x01, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x68, 0x00,\t\t \n\t0x29, 0x00,\t\t \n\t0x28, 0x00,\t\t \n\t0x29, 0x00,\t\t \n\t0xF8, 0x07, 0x2F, 0x00,\t \n\n\tWR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 0) + 1)),\n\t     (u16) (HI_RST_FUNC_ADDR & 0x3FF)),\n\tWR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 1) + 1)),\n\t     (u16) (HI_RST_FUNC_ADDR & 0x3FF)),\n\tWR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 2) + 1)),\n\t     (u16) (HI_RST_FUNC_ADDR & 0x3FF)),\n\tWR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 3) + 1)),\n\t     (u16) (HI_RST_FUNC_ADDR & 0x3FF)),\n\n\t \n\tWR16(B_HI_CT_REG_COMM_STATE__A, 0),\n\tEND_OF_TABLE\n};\n\n \nu8 DRXD_HiI2cPatch_3[] = {\n\tWRBLOCK(HI_RST_FUNC_ADDR, HI_RST_FUNC_SIZE),\n\t0xC8, 0x07, 0x03, 0x00,\t \n\t0xE0, 0x07, 0x15, 0x02,\t \n\t0xE1, 0x07, 0x12, 0x00,\t \n\t0xA2, 0x00,\t\t \n\t0x23, 0x00,\t\t \n\t0x24, 0x00,\t\t \n\t0xA5, 0x02,\t\t \n\t0x26, 0x00,\t\t \n\t0x42, 0x00,\t\t \n\t0xC0, 0x07, 0xFF, 0x0F,\t \n\t0x63, 0x00,\t\t \n\t0x65, 0x02,\t\t \n\t0x26, 0x00,\t\t \n\t0xE1, 0x07, 0x38, 0x00,\t \n\t0xA5, 0x02,\t\t \n\t0x26, 0x00,\t\t \n\t0xE1, 0x07, 0x12, 0x00,\t \n\t0x23, 0x00,\t\t \n\t0x65, 0x02,\t\t \n\t0x26, 0x00,\t\t \n\t0x42, 0x00,\t\t \n\t0x0F, 0x04,\t\t \n\t0x1C, 0x06,\t\t \n\t0xCF, 0x04,\t\t \n\t0xD0, 0x07, 0x70, 0x00,\t \n\t0xD0, 0x04,\t\t \n\t0xC8, 0x04,\t\t \n\t0x60, 0x00,\t\t \n\t0xC2, 0x07, 0x10, 0x00,\t \n\t0x01, 0x00,\t\t \n\t0x01, 0x06,\t\t \n\t0xC2, 0x07, 0x20, 0x00,\t \n\t0x01, 0x00,\t\t \n\t0x01, 0x06,\t\t \n\t0xC2, 0x07, 0x30, 0x00,\t \n\t0x01, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x68, 0x00,\t\t \n\t0x29, 0x00,\t\t \n\t0x28, 0x00,\t\t \n\t0x29, 0x00,\t\t \n\t0xF8, 0x07, 0x2F, 0x00,\t \n\n\tWR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 0) + 1)),\n\t     (u16) (HI_RST_FUNC_ADDR & 0x3FF)),\n\tWR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 1) + 1)),\n\t     (u16) (HI_RST_FUNC_ADDR & 0x3FF)),\n\tWR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 2) + 1)),\n\t     (u16) (HI_RST_FUNC_ADDR & 0x3FF)),\n\tWR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 3) + 1)),\n\t     (u16) (HI_RST_FUNC_ADDR & 0x3FF)),\n\n\t \n\tWR16(B_HI_CT_REG_COMM_STATE__A, 0),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_ResetCEFR[] = {\n\tWRBLOCK(CE_REG_FR_TREAL00__A, 57),\n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x52, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\n\t0x52, 0x00,\t\t \n\n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\t0x0B, 0x00,\t\t \n\n\t0xFF, 0x01,\t\t \n\t0x90, 0x01,\t\t \n\t0x0B, 0x01,\t\t \n\t0xC8, 0x00,\t\t \n\t0xA0, 0x00,\t\t \n\t0x85, 0x00,\t\t \n\t0x72, 0x00,\t\t \n\t0x64, 0x00,\t\t \n\t0x59, 0x00,\t\t \n\t0x50, 0x00,\t\t \n\t0x49, 0x00,\t\t \n\n\t0x10, 0x00,\t\t \n\t0x78, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x00, 0x02,\t\t \n\t0x0D, 0x00,\t\t \n\t0x07, 0x00,\t\t \n\t0x04, 0x00,\t\t \n\t0x06, 0x00,\t\t \n\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitFEA2_1[] = {\n\tWRBLOCK(FE_AD_REG_PD__A, 3),\n\t0x00, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\n\tWRBLOCK(FE_AG_REG_DCE_AUR_CNT__A, 2),\n\t0x10, 0x00,\t\t \n\t0x10, 0x00,\t\t \n\n\tWRBLOCK(FE_AG_REG_ACE_AUR_CNT__A, 2),\n\t0x0E, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\n\tWRBLOCK(FE_AG_REG_EGC_FLA_RGN__A, 5),\n\t0x04, 0x00,\t\t \n\t0x1F, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\n\tWRBLOCK(FE_AG_REG_GC1_AGC_MAX__A, 2),\n\t0xFF, 0x01,\t\t \n\t0x00, 0xFE,\t\t \n\n\tWRBLOCK(FE_AG_REG_IND_WIN__A, 29),\n\t0x00, 0x00,\t\t \n\t0x05, 0x00,\t\t \n\t0x0F, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x1E, 0x00,\t\t \n\t0x0C, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x02, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0xFF, 0xFF,\t\t \n\t0xFF, 0xFF,\t\t \n\t0x00, 0x1F,\t\t \n\t0x00, 0x00,\t\t \n\t0x02, 0x00,\t\t \n\t0x0C, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x22, 0x00,\t\t \n\t0x15, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x0A, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x10, 0x00,\t\t \n\t0x10, 0x00,\t\t \n\n\tWRBLOCK(FE_AG_REG_BGC_FGC_WRI__A, 2),\n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\n\tWRBLOCK(FE_FD_REG_SCL__A, 3),\n\t0x05, 0x00,\t\t \n\t0x03, 0x00,\t\t \n\t0x05, 0x00,\t\t \n\n\tWRBLOCK(FE_CF_REG_SCL__A, 5),\n\t0x16, 0x00,\t\t \n\t0x04, 0x00,\t\t \n\t0x06, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\n\tWRBLOCK(FE_CU_REG_FRM_CNT_RST__A, 2),\n\t0x00, 0x08,\t\t \n\t0x00, 0x00,\t\t \n\n\tEND_OF_TABLE\n};\n\n    \n \n    \n \n \n \n\nu8 DRXD_InitFEA2_2[] = {\n\tWR16(FE_AG_REG_CDR_RUR_CNT__A, 0x0010),\n\tWR16(FE_AG_REG_FGM_WRI__A, 48),\n\t \n\tWR16(FE_FD_REG_MEAS_VAL__A, 0x0001),\n\n\tWR16(FE_CU_REG_COMM_EXEC__A, 0x0001),\n\tWR16(FE_CF_REG_COMM_EXEC__A, 0x0001),\n\tWR16(FE_IF_REG_COMM_EXEC__A, 0x0001),\n\tWR16(FE_FD_REG_COMM_EXEC__A, 0x0001),\n\tWR16(FE_FS_REG_COMM_EXEC__A, 0x0001),\n\tWR16(FE_AD_REG_COMM_EXEC__A, 0x0001),\n\tWR16(FE_AG_REG_COMM_EXEC__A, 0x0001),\n\tWR16(FE_AG_REG_AG_MODE_LOP__A, 0x895E),\n\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitFEB1_1[] = {\n\tWR16(B_FE_AD_REG_PD__A, 0x0000),\n\tWR16(B_FE_AD_REG_CLKNEG__A, 0x0000),\n\tWR16(B_FE_AG_REG_BGC_FGC_WRI__A, 0x0000),\n\tWR16(B_FE_AG_REG_BGC_CGC_WRI__A, 0x0000),\n\tWR16(B_FE_AG_REG_AG_MODE_LOP__A, 0x000a),\n\tWR16(B_FE_AG_REG_IND_PD1_WRI__A, 35),\n\tWR16(B_FE_AG_REG_IND_WIN__A, 0),\n\tWR16(B_FE_AG_REG_IND_THD_LOL__A, 8),\n\tWR16(B_FE_AG_REG_IND_THD_HIL__A, 8),\n\tWR16(B_FE_CF_REG_IMP_VAL__A, 1),\n\tWR16(B_FE_AG_REG_EGC_FLA_RGN__A, 7),\n\tEND_OF_TABLE\n};\n\n\t \n \n        \n \n\t\t\t\t\t\t\t\t\t      \n\nu8 DRXD_InitFEB1_2[] = {\n\tWR16(B_FE_COMM_EXEC__A, 0x0001),\n\n\t \n\tWR16(B_FE_AG_REG_PDA_AUR_CNT__A, 0x0C),\n\tWR16(B_FE_AG_REG_PDC_SET_LVL__A, 0x01),\n\tWR16(B_FE_AG_REG_PDC_FLA_RGN__A, 0x02),\n\tWR16(B_FE_AG_REG_PDC_FLA_STP__A, 0xFFFF),\n\tWR16(B_FE_AG_REG_PDC_SLO_STP__A, 0xFFFF),\n\tWR16(B_FE_AG_REG_PDC_MAX__A, 0x02),\n\tWR16(B_FE_AG_REG_TGA_AUR_CNT__A, 0x0C),\n\tWR16(B_FE_AG_REG_TGC_SET_LVL__A, 0x22),\n\tWR16(B_FE_AG_REG_TGC_FLA_RGN__A, 0x15),\n\tWR16(B_FE_AG_REG_TGC_FLA_STP__A, 0x01),\n\tWR16(B_FE_AG_REG_TGC_SLO_STP__A, 0x0A),\n\n\tWR16(B_FE_CU_REG_DIV_NFC_CLP__A, 0),\n\tWR16(B_FE_CU_REG_CTR_NFC_OCR__A, 25000),\n\tWR16(B_FE_CU_REG_CTR_NFC_ICR__A, 1),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitCPA2[] = {\n\tWRBLOCK(CP_REG_BR_SPL_OFFSET__A, 2),\n\t0x07, 0x00,\t\t \n\t0x0A, 0x00,\t\t \n\n\tWRBLOCK(CP_REG_RT_ANG_INC0__A, 4),\n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0x03, 0x00,\t\t \n\t0x03, 0x00,\t\t \n\n\tWRBLOCK(CP_REG_AC_NEXP_OFFS__A, 5),\n\t0x32, 0x00,\t\t \n\t0x62, 0x00,\t\t \n\t0x82, 0x00,\t\t \n\t0x26, 0x00,\t\t \n\t0x0F, 0x00,\t\t \n\n\tWRBLOCK(CP_REG_AC_AMP_MODE__A, 2),\n\t0x02, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\n\tWR16(CP_REG_INTERVAL__A, 0x0005),\n\tWR16(CP_REG_RT_EXP_MARG__A, 0x0004),\n\tWR16(CP_REG_AC_ANG_MODE__A, 0x0003),\n\n\tWR16(CP_REG_COMM_EXEC__A, 0x0001),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitCPB1[] = {\n\tWR16(B_CP_REG_BR_SPL_OFFSET__A, 0x0008),\n\tWR16(B_CP_COMM_EXEC__A, 0x0001),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitCEA2[] = {\n\tWRBLOCK(CE_REG_AVG_POW__A, 4),\n\t0x62, 0x00,\t\t \n\t0x78, 0x00,\t\t \n\t0x62, 0x00,\t\t \n\t0x17, 0x00,\t\t \n\n\tWRBLOCK(CE_REG_NE_ERR_SELECT__A, 2),\n\t0x07, 0x00,\t\t \n\t0xEB, 0xFF,\t\t \n\n\tWRBLOCK(CE_REG_NE_MIXAVG__A, 2),\n\t0x06, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\n\tWRBLOCK(CE_REG_PE_NEXP_OFFS__A, 2),\n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\n\tWRBLOCK(CE_REG_TP_A0_TAP_NEW__A, 3),\n\t0x00, 0x01,\t\t \n\t0x01, 0x00,\t\t \n\t0x0E, 0x00,\t\t \n\n\tWRBLOCK(CE_REG_TP_A1_TAP_NEW__A, 3),\n\t0x00, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x0A, 0x00,\t\t \n\n\tWRBLOCK(CE_REG_FI_SHT_INCR__A, 2),\n\t0x12, 0x00,\t\t \n\t0x0C, 0x00,\t\t \n\n\tWRBLOCK(CE_REG_IR_INPUTSEL__A, 3),\n\t0x00, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0xFF, 0x00,\t\t \n\n\tWR16(CE_REG_TI_NEXP_OFFS__A, 0x0000),\n\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitCEB1[] = {\n\tWR16(B_CE_REG_TI_PHN_ENABLE__A, 0x0001),\n\tWR16(B_CE_REG_FR_PM_SET__A, 0x000D),\n\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitEQA2[] = {\n\tWRBLOCK(EQ_REG_OT_QNT_THRES0__A, 4),\n\t0x1E, 0x00,\t\t \n\t0x1F, 0x00,\t\t \n\t0x06, 0x00,\t\t \n\t0x02, 0x00,\t\t \n\n\tWR16(EQ_REG_TD_REQ_SMB_CNT__A, 0x0200),\n\tWR16(EQ_REG_IS_CLIP_EXP__A, 0x001F),\n\tWR16(EQ_REG_SN_OFFSET__A, (u16) (-7)),\n\tWR16(EQ_REG_RC_SEL_CAR__A, 0x0002),\n\tWR16(EQ_REG_COMM_EXEC__A, 0x0001),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitEQB1[] = {\n\tWR16(B_EQ_REG_COMM_EXEC__A, 0x0001),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_ResetECRAM[] = {\n\t \n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (0 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (1 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (2 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (3 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (4 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (5 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (6 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (7 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (8 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (9 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10 * 17), 0x0000),\n\n\t \n\tWR16(EC_RS_EC_RAM__A, 0x0000),\n\tWR16(EC_RS_EC_RAM__A + 204, 0x0000),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitECA2[] = {\n\tWRBLOCK(EC_SB_REG_CSI_HI__A, 6),\n\t0x1F, 0x00,\t\t \n\t0x1E, 0x00,\t\t \n\t0x01, 0x00,\t\t \n\t0x7F, 0x00,\t\t \n\t0x7F, 0x00,\t\t \n\t0x7F, 0x00,\t\t \n\n\tWRBLOCK(EC_RS_REG_REQ_PCK_CNT__A, 2),\n\t0x00, 0x10,\t\t \n\tDATA16(EC_RS_REG_VAL_PCK),\t \n\n\tWRBLOCK(EC_OC_REG_TMD_TOP_MODE__A, 5),\n\t0x03, 0x00,\t\t \n\t0xF4, 0x01,\t\t \n\t0xC0, 0x03,\t\t \n\t0x40, 0x00,\t\t \n\t0x03, 0x00,\t\t \n\n\tWRBLOCK(EC_OC_REG_AVR_ASH_CNT__A, 2),\n\t0x06, 0x00,\t\t \n\t0x02, 0x00,\t\t \n\n\tWRBLOCK(EC_OC_REG_RCN_MODE__A, 7),\n\t0x07, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0xc0, 0x00,\t\t \n\t0x00, 0x10,\t\t \n\t0x00, 0x00,\t\t \n\t0xFF, 0x01,\t\t \n\t0x0D, 0x00,\t\t \n\n\tWRBLOCK(EC_OC_REG_RCN_CLP_LOP__A, 2),\n\t0x00, 0x00,\t\t \n\t0xC0, 0x00,\t\t \n\n\tWR16(EC_SB_REG_CSI_OFS__A, 0x0001),\n\tWR16(EC_VD_REG_FORCE__A, 0x0002),\n\tWR16(EC_VD_REG_REQ_SMB_CNT__A, 0x0001),\n\tWR16(EC_VD_REG_RLK_ENA__A, 0x0001),\n\tWR16(EC_OD_REG_SYNC__A, 0x0664),\n\tWR16(EC_OC_REG_OC_MON_SIO__A, 0x0000),\n\tWR16(EC_OC_REG_SNC_ISC_LVL__A, 0x0D0C),\n\t \n\tWR16(EC_OC_REG_OCR_MON_UOS__A,\n\t     (EC_OC_REG_OCR_MON_UOS_DAT_0_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_1_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_2_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_3_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_4_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_5_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_6_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_7_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_8_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_9_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_VAL_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_CLK_ENABLE)),\n\tWR16(EC_OC_REG_OCR_MON_WRI__A,\n\t     EC_OC_REG_OCR_MON_WRI_INIT),\n\n \n\t \n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (0 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (1 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (2 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (3 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (4 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (5 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (6 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (7 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (8 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (9 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10 * 17), 0x0000),\n\n\t \n\tWR16(EC_RS_EC_RAM__A, 0x0000),\n\tWR16(EC_RS_EC_RAM__A + 204, 0x0000),\n\n\tWR16(EC_SB_REG_COMM_EXEC__A, 0x0001),\n\tWR16(EC_VD_REG_COMM_EXEC__A, 0x0001),\n\tWR16(EC_OD_REG_COMM_EXEC__A, 0x0001),\n\tWR16(EC_RS_REG_COMM_EXEC__A, 0x0001),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitECB1[] = {\n\tWR16(B_EC_SB_REG_CSI_OFS0__A, 0x0001),\n\tWR16(B_EC_SB_REG_CSI_OFS1__A, 0x0001),\n\tWR16(B_EC_SB_REG_CSI_OFS2__A, 0x0001),\n\tWR16(B_EC_SB_REG_CSI_LO__A, 0x000c),\n\tWR16(B_EC_SB_REG_CSI_HI__A, 0x0018),\n\tWR16(B_EC_SB_REG_SNR_HI__A, 0x007f),\n\tWR16(B_EC_SB_REG_SNR_MID__A, 0x007f),\n\tWR16(B_EC_SB_REG_SNR_LO__A, 0x007f),\n\n\tWR16(B_EC_OC_REG_DTO_CLKMODE__A, 0x0002),\n\tWR16(B_EC_OC_REG_DTO_PER__A, 0x0006),\n\tWR16(B_EC_OC_REG_DTO_BUR__A, 0x0001),\n\tWR16(B_EC_OC_REG_RCR_CLKMODE__A, 0x0000),\n\tWR16(B_EC_OC_REG_RCN_GAI_LVL__A, 0x000D),\n\tWR16(B_EC_OC_REG_OC_MPG_SIO__A, 0x0000),\n\n\t \n\tWR16(B_EC_OC_REG_RCN_CST_LOP__A, 0x1000),\n\tWR16(B_EC_OC_REG_RCN_CST_HIP__A, 0x0000),\n\tWR16(B_EC_OC_REG_RCN_CRA_LOP__A, 0x0000),\n\tWR16(B_EC_OC_REG_RCN_CRA_HIP__A, 0x00C0),\n\tWR16(B_EC_OC_REG_RCN_CLP_LOP__A, 0x0000),\n\tWR16(B_EC_OC_REG_RCN_CLP_HIP__A, 0x00C0),\n\tWR16(B_EC_OC_REG_DTO_INC_LOP__A, 0x0000),\n\tWR16(B_EC_OC_REG_DTO_INC_HIP__A, 0x00C0),\n\n\tWR16(B_EC_OD_REG_SYNC__A, 0x0664),\n\tWR16(B_EC_RS_REG_REQ_PCK_CNT__A, 0x1000),\n\n \n\t \n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (0 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (1 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (2 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (3 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (4 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (5 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (6 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (7 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (8 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (9 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10 * 17), 0x0000),\n\n\t \n\tWR16(EC_RS_EC_RAM__A, 0x0000),\n\tWR16(EC_RS_EC_RAM__A + 204, 0x0000),\n\n\tWR16(B_EC_SB_REG_COMM_EXEC__A, 0x0001),\n\tWR16(B_EC_VD_REG_COMM_EXEC__A, 0x0001),\n\tWR16(B_EC_OD_REG_COMM_EXEC__A, 0x0001),\n\tWR16(B_EC_RS_REG_COMM_EXEC__A, 0x0001),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_ResetECA2[] = {\n\n\tWR16(EC_OC_REG_COMM_EXEC__A, 0x0000),\n\tWR16(EC_OD_REG_COMM_EXEC__A, 0x0000),\n\n\tWRBLOCK(EC_OC_REG_TMD_TOP_MODE__A, 5),\n\t0x03, 0x00,\t\t \n\t0xF4, 0x01,\t\t \n\t0xC0, 0x03,\t\t \n\t0x40, 0x00,\t\t \n\t0x03, 0x00,\t\t \n\n\tWRBLOCK(EC_OC_REG_AVR_ASH_CNT__A, 2),\n\t0x06, 0x00,\t\t \n\t0x02, 0x00,\t\t \n\n\tWRBLOCK(EC_OC_REG_RCN_MODE__A, 7),\n\t0x07, 0x00,\t\t \n\t0x00, 0x00,\t\t \n\t0xc0, 0x00,\t\t \n\t0x00, 0x10,\t\t \n\t0x00, 0x00,\t\t \n\t0xFF, 0x01,\t\t \n\t0x0D, 0x00,\t\t \n\n\tWRBLOCK(EC_OC_REG_RCN_CLP_LOP__A, 2),\n\t0x00, 0x00,\t\t \n\t0xC0, 0x00,\t\t \n\n\tWR16(EC_OD_REG_SYNC__A, 0x0664),\n\tWR16(EC_OC_REG_OC_MON_SIO__A, 0x0000),\n\tWR16(EC_OC_REG_SNC_ISC_LVL__A, 0x0D0C),\n\t \n\tWR16(EC_OC_REG_OCR_MON_UOS__A,\n\t     (EC_OC_REG_OCR_MON_UOS_DAT_0_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_1_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_2_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_3_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_4_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_5_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_6_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_7_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_8_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_DAT_9_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_VAL_ENABLE |\n\t      EC_OC_REG_OCR_MON_UOS_CLK_ENABLE)),\n\tWR16(EC_OC_REG_OCR_MON_WRI__A,\n\t     EC_OC_REG_OCR_MON_WRI_INIT),\n\n \n\t \n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (0 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (1 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (2 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (3 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (4 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (5 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (6 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (7 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (8 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (9 * 17), 0x0000),\n\tWR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10 * 17), 0x0000),\n\n\t \n\tWR16(EC_RS_EC_RAM__A, 0x0000),\n\tWR16(EC_RS_EC_RAM__A + 204, 0x0000),\n\n\tWR16(EC_OD_REG_COMM_EXEC__A, 0x0001),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_InitSC[] = {\n\tWR16(SC_COMM_EXEC__A, 0),\n\tWR16(SC_COMM_STATE__A, 0),\n\n#ifdef COMPILE_FOR_QT\n\tWR16(SC_RA_RAM_BE_OPT_DELAY__A, 0x100),\n#endif\n\n\t \n\tEND_OF_TABLE\n};\n\n \n\nu8 DRXD_InitDiversityFront[] = {\n\t \n\tWR16(B_SC_RA_RAM_CONFIG__A, B_SC_RA_RAM_CONFIG_FR_ENABLE__M |\n\t     B_SC_RA_RAM_CONFIG_FREQSCAN__M),\n\n\tWR16(B_SC_RA_RAM_LC_ABS_2K__A, 0x7),\n\tWR16(B_SC_RA_RAM_LC_ABS_8K__A, 0x7),\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A, IRLEN_COARSE_8K),\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A, 1 << (11 - IRLEN_COARSE_8K)),\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A, 1 << (17 - IRLEN_COARSE_8K)),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_LENGTH__A, IRLEN_FINE_8K),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_FREQINC__A, 1 << (11 - IRLEN_FINE_8K)),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_KAISINC__A, 1 << (17 - IRLEN_FINE_8K)),\n\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A, IRLEN_COARSE_2K),\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A, 1 << (11 - IRLEN_COARSE_2K)),\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A, 1 << (17 - IRLEN_COARSE_2K)),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_LENGTH__A, IRLEN_FINE_2K),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_FREQINC__A, 1 << (11 - IRLEN_FINE_2K)),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_KAISINC__A, 1 << (17 - IRLEN_FINE_2K)),\n\n\tWR16(B_LC_RA_RAM_FILTER_CRMM_A__A, 7),\n\tWR16(B_LC_RA_RAM_FILTER_CRMM_B__A, 4),\n\tWR16(B_LC_RA_RAM_FILTER_SRMM_A__A, 7),\n\tWR16(B_LC_RA_RAM_FILTER_SRMM_B__A, 4),\n\tWR16(B_LC_RA_RAM_FILTER_SYM_SET__A, 500),\n\n\tWR16(B_CC_REG_DIVERSITY__A, 0x0001),\n\tWR16(B_EC_OC_REG_OC_MODE_HIP__A, 0x0010),\n\tWR16(B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_PASS_B_CE |\n\t     B_EQ_REG_RC_SEL_CAR_LOCAL_B_CE | B_EQ_REG_RC_SEL_CAR_MEAS_B_CE),\n\n\t \n\t \n\tWR16(B_SC_RA_RAM_CONFIG__A, B_SC_RA_RAM_CONFIG_FR_ENABLE__M |\n\t     B_SC_RA_RAM_CONFIG_FREQSCAN__M |\n\t     B_SC_RA_RAM_CONFIG_DIV_ECHO_ENABLE__M |\n\t     B_SC_RA_RAM_CONFIG_SLAVE__M |\n\t     B_SC_RA_RAM_CONFIG_DIV_BLANK_ENABLE__M\n \n\t    ),\n#ifdef DRXDDIV_SRMM_SLAVING\n\tWR16(SC_RA_RAM_LC_ABS_2K__A, 0x3c7),\n\tWR16(SC_RA_RAM_LC_ABS_8K__A, 0x3c7),\n#else\n\tWR16(SC_RA_RAM_LC_ABS_2K__A, 0x7),\n\tWR16(SC_RA_RAM_LC_ABS_8K__A, 0x7),\n#endif\n\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A, IRLEN_COARSE_8K),\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A, 1 << (11 - IRLEN_COARSE_8K)),\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A, 1 << (17 - IRLEN_COARSE_8K)),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_LENGTH__A, IRLEN_FINE_8K),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_FREQINC__A, 1 << (11 - IRLEN_FINE_8K)),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_KAISINC__A, 1 << (17 - IRLEN_FINE_8K)),\n\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A, IRLEN_COARSE_2K),\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A, 1 << (11 - IRLEN_COARSE_2K)),\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A, 1 << (17 - IRLEN_COARSE_2K)),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_LENGTH__A, IRLEN_FINE_2K),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_FREQINC__A, 1 << (11 - IRLEN_FINE_2K)),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_KAISINC__A, 1 << (17 - IRLEN_FINE_2K)),\n\n\tWR16(B_LC_RA_RAM_FILTER_CRMM_A__A, 7),\n\tWR16(B_LC_RA_RAM_FILTER_CRMM_B__A, 4),\n\tWR16(B_LC_RA_RAM_FILTER_SRMM_A__A, 7),\n\tWR16(B_LC_RA_RAM_FILTER_SRMM_B__A, 4),\n\tWR16(B_LC_RA_RAM_FILTER_SYM_SET__A, 500),\n\n\tWR16(B_CC_REG_DIVERSITY__A, 0x0001),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_DisableDiversity[] = {\n\tWR16(B_SC_RA_RAM_LC_ABS_2K__A, B_SC_RA_RAM_LC_ABS_2K__PRE),\n\tWR16(B_SC_RA_RAM_LC_ABS_8K__A, B_SC_RA_RAM_LC_ABS_8K__PRE),\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A,\n\t     B_SC_RA_RAM_IR_COARSE_8K_LENGTH__PRE),\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A,\n\t     B_SC_RA_RAM_IR_COARSE_8K_FREQINC__PRE),\n\tWR16(B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A,\n\t     B_SC_RA_RAM_IR_COARSE_8K_KAISINC__PRE),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_LENGTH__A,\n\t     B_SC_RA_RAM_IR_FINE_8K_LENGTH__PRE),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_FREQINC__A,\n\t     B_SC_RA_RAM_IR_FINE_8K_FREQINC__PRE),\n\tWR16(B_SC_RA_RAM_IR_FINE_8K_KAISINC__A,\n\t     B_SC_RA_RAM_IR_FINE_8K_KAISINC__PRE),\n\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A,\n\t     B_SC_RA_RAM_IR_COARSE_2K_LENGTH__PRE),\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A,\n\t     B_SC_RA_RAM_IR_COARSE_2K_FREQINC__PRE),\n\tWR16(B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A,\n\t     B_SC_RA_RAM_IR_COARSE_2K_KAISINC__PRE),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_LENGTH__A,\n\t     B_SC_RA_RAM_IR_FINE_2K_LENGTH__PRE),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_FREQINC__A,\n\t     B_SC_RA_RAM_IR_FINE_2K_FREQINC__PRE),\n\tWR16(B_SC_RA_RAM_IR_FINE_2K_KAISINC__A,\n\t     B_SC_RA_RAM_IR_FINE_2K_KAISINC__PRE),\n\n\tWR16(B_LC_RA_RAM_FILTER_CRMM_A__A, B_LC_RA_RAM_FILTER_CRMM_A__PRE),\n\tWR16(B_LC_RA_RAM_FILTER_CRMM_B__A, B_LC_RA_RAM_FILTER_CRMM_B__PRE),\n\tWR16(B_LC_RA_RAM_FILTER_SRMM_A__A, B_LC_RA_RAM_FILTER_SRMM_A__PRE),\n\tWR16(B_LC_RA_RAM_FILTER_SRMM_B__A, B_LC_RA_RAM_FILTER_SRMM_B__PRE),\n\tWR16(B_LC_RA_RAM_FILTER_SYM_SET__A, B_LC_RA_RAM_FILTER_SYM_SET__PRE),\n\n\tWR16(B_CC_REG_DIVERSITY__A, 0x0000),\n\tWR16(B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_INIT),\t \n\n\tEND_OF_TABLE\n};\n\nu8 DRXD_StartDiversityFront[] = {\n\t \n\tWR16(B_FE_CF_REG_IMP_VAL__A, 0x0),\n\tWR16(B_FE_AD_REG_FDB_IN__A, 0x0),\n\tWR16(B_FE_AD_REG_INVEXT__A, 0x0),\n\tWR16(B_EQ_REG_COMM_MB__A, 0x12),\t \n\tWR16(B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_PASS_B_CE |\t \n\t     B_EQ_REG_RC_SEL_CAR_LOCAL_B_CE | B_EQ_REG_RC_SEL_CAR_MEAS_B_CE),\n\n\tWR16(SC_RA_RAM_ECHO_SHIFT_LIM__A, 2),\n\n\tEND_OF_TABLE\n};\n\nu8 DRXD_StartDiversityEnd[] = {\n\t \n\tWR16(B_FE_CF_REG_IMP_VAL__A, 0x0),\t \n\tWR16(B_FE_AD_REG_INVEXT__A, 0x0),\t \n\tWR16(B_CP_REG_BR_STR_DEL__A, 10),\t \n\n\tWR16(B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_DIV_ON |\t \n\t     B_EQ_REG_RC_SEL_CAR_MEAS_A_CC |\n\t     B_EQ_REG_RC_SEL_CAR_PASS_A_CC | B_EQ_REG_RC_SEL_CAR_LOCAL_A_CC),\n\n\tEND_OF_TABLE\n};\n\nu8 DRXD_DiversityDelay8MHZ[] = {\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__A, 1150 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_16__A, 1100 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_8__A, 1000 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_4__A, 800 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__A, 5420 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_16__A, 5200 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_8__A, 4800 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_4__A, 4000 - 50),\n\tEND_OF_TABLE\n};\n\nu8 DRXD_DiversityDelay6MHZ[] =\t \n{\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__A, 1100 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_16__A, 1000 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_8__A, 900 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_4__A, 600 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__A, 5300 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_16__A, 5000 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_8__A, 4500 - 50),\n\tWR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_4__A, 3500 - 50),\n\tEND_OF_TABLE\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}