
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.cache/ip 
Command: synth_design -top top -part xc7a35ticsg324-1L -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 848.449 ; gain = 237.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/top.sv:20]
	Parameter NUMBER_OF_SWITCHES bound to: 4 - type: integer 
	Parameter RESET_POLARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.runs/synth_1/.Xil/Vivado-3456-tkrasnoperov-PC/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'axis_i2s2' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/axis_i2s2.sv:24]
	Parameter EOF_COUNT bound to: 9'b111000111 
INFO: [Synth 8-6155] done synthesizing module 'axis_i2s2' (1#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/axis_i2s2.sv:24]
WARNING: [Synth 8-689] width (24) of port connection 'rx_axis_m_data' does not match port width (32) of module 'axis_i2s2' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/top.sv:78]
INFO: [Synth 8-6157] synthesizing module 'axis_volume_controller' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/axis_volume_controller.sv:21]
	Parameter SWITCH_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter MULTIPLIER_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_volume_controller' (2#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/axis_volume_controller.sv:21]
INFO: [Synth 8-6157] synthesizing module 'settings_controller' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/settings_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/uart_rx.sv:15]
	Parameter CLKS_PER_BIT bound to: 10417 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
	Parameter s_CLEANUP_2 bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/uart_rx.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/settings_controller.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'settings_controller' (4#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/settings_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'autocorrelation_spectrum' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/autocorrelation_spectrum.sv:3]
	Parameter MIN_PERIOD bound to: 100 - type: integer 
	Parameter N_PERIODS bound to: 400 - type: integer 
	Parameter BIN_READ_SELECT_START bound to: 3 - type: integer 
	Parameter BIN_WRITE_SELECT_START bound to: 5 - type: integer 
	Parameter BUFFER_READ_START bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'buffer_2048' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/buffer_2048.sv:3]
	Parameter N_POINTS bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer_2048' (5#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/buffer_2048.sv:3]
INFO: [Synth 8-6157] synthesizing module 'state_ram' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/state_ram.sv:3]
	Parameter N_PERIODS bound to: 400 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'state_ram' (6#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/state_ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'autocorrelation_spectrum' (7#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/autocorrelation_spectrum.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wavelet_splitter' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_splitter.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_splitter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'wavelet_splitter' (8#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_splitter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'music_key' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/music_key.sv:3]
	Parameter N_KEY_NOTES bound to: 18 - type: integer 
	Parameter c_major_key_periods bound to: 198'b001111110010011100001000110010000001011001010010101000100100101100001000010110001111110000011100001000110010000001011001000010101000000100101100001000010100001111110000011100000000110010000001011001 
	Parameter cd_major_key_periods bound to: 198'b001111110010011101110000110101000001011110100010101000100100111110001000110110001111110000011101110000110101000001011110100010101000000100111110001000110100001111110000011101110000110101000001011110 
	Parameter d_major_key_periods bound to: 198'b001110111000011100001000110010000001011001010010011111000100101100001000010110001110111000011100001000110010000001011001000010011111000100101100001000010100001110111000011100000000110010000001011001 
	Parameter de_major_key_periods bound to: 198'b001111110000011100000100110101000001011110100010101000100100101100001000110110001111110000011100000000110101000001011110100010101000000100101100001000110100001111110000011100000000110101000001011110 
	Parameter e_major_key_periods bound to: 198'b010000101110011101110000110101000001100100000010110010100100111110001000110110010000101100011101110000110101000001100100000010110010000100111110001000110100010000101000011101110000110101000001100100 
	Parameter f_major_key_periods bound to: 198'b010000101110011111100100111000001001100100000010111101000101010001001001011000010000101100011111100000111000000001100100000010111101000101010000001001011000010000101000011111100000111000000001100100 
	Parameter fg_major_key_periods bound to: 198'b001111110010011101110000110101000001011110100010110010100100111110001000110110001111110000011101110000110101000001011110100010110010000100111110001000110100001111110000011101110000110101000001011110 
	Parameter g_major_key_periods bound to: 198'b010000101110011101110000111000010001100100000010110010100101010001001001011000010000101100011101110000111000010001100100000010110010000101010000001001011000010000101000011101110000111000000001100100 
	Parameter ga_major_key_periods bound to: 198'b001111110010011100000100110101000001011110100010101000100100111110001000110110001111110000011100000000110101000001011110100010101000000100111110001000110100001111110000011100000000110101000001011110 
	Parameter a_major_key_periods bound to: 198'b010000101110011101110000110101000001100100000010110010100100111110001001011000010000101100011101110000110101000001100100000010110010000100111110001001011000010000101000011101110000110101000001100100 
	Parameter ab_major_key_periods bound to: 198'b001111110010011100000100110010000001011110100010101000100100101100001000110110001111110000011100000000110010000001011110100010101000000100101100001000110100001111110000011100000000110010000001011110 
	Parameter b_major_key_periods bound to: 198'b010000101110011101110000110101000001011110100010110010100100111110001000110110010000101100011101110000110101000001011110100010110010000100111110001000110100010000101000011101110000110101000001011110 
	Parameter c_minor_key_periods bound to: 198'b001111110010011100001000110101000001011110100010101000100100101100001000110110001111110000011100001000110101000001011110100010101000000100101100001000110100001111110000011100000000110101000001011110 
	Parameter cd_minor_key_periods bound to: 198'b010000101110011101110000110101000001100100000010110010100100111110001000110110010000101100011101110000110101000001100100000010110010000100111110001000110100010000101000011101110000110101000001100100 
	Parameter d_minor_key_periods bound to: 198'b010000101110011111100100111000010001100100000010111101000101010001001001011000010000101100011111100000111000010001100100000010111101000101010000001001011000010000101000011111100000111000000001100100 
	Parameter de_minor_key_periods bound to: 198'b001111110000011101110000110101000001011110100010110010100100111110001000110110001111110000011101110000110101000001011110100010110010000100111110001000110100001111110000011101110000110101000001011110 
	Parameter e_minor_key_periods bound to: 198'b010000101110011101110000111000010001100100000010110010100101010001001001011000010000101100011101110000111000010001100100000010110010000101010000001001011000010000101000011101110000111000000001100100 
	Parameter f_minor_key_periods bound to: 198'b001111110010011100000100110101000001011110100010101000100100111110001000110110001111110000011100000000110101000001011110100010101000000100111110001000110100001111110000011100000000110101000001011110 
	Parameter fg_minor_key_periods bound to: 198'b010000101110011101110000110101000001100100000010110010100100111110001001011000010000101100011101110000110101000001100100000010110010000100111110001001011000010000101000011101110000110101000001100100 
	Parameter g_minor_key_periods bound to: 198'b001111110010011100000100110010000001011110100010101000100100101100001000110110001111110000011100000000110010000001011110100010101000000100101100001000110100001111110000011100000000110010000001011110 
	Parameter ga_minor_key_periods bound to: 198'b010000101110011101110000110101000001011110100010110010100100111110001000110110010000101100011101110000110101000001011110100010110010000100111110001000110100010000101000011101110000110101000001011110 
	Parameter a_minor_key_periods bound to: 198'b010000101110011111100100111000010001100100000010110010100101010001001001011000010000101100011111100000111000010001100100000010110010000101010000001001011000010000101000011111100000111000000001100100 
	Parameter ab_minor_key_periods bound to: 198'b001111110010011101110000110101000001011110100010101000100100111110001000110110001111110000011101110000110101000001011110100010101000000100111110001000110100001111110000011101110000110101000001011110 
	Parameter b_minor_key_periods bound to: 198'b010000101110011101110000111000001001100100000010110010100100111110001001011000010000101100011101110000111000000001100100000010110010000100111110001001011000010000101000011101110000111000000001100100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/music_key.sv:166]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/music_key.sv:179]
WARNING: [Synth 8-6014] Unused sequential element abs_diff_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/music_key.sv:180]
WARNING: [Synth 8-6014] Unused sequential element jump_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/music_key.sv:209]
WARNING: [Synth 8-6014] Unused sequential element dry_wet_diff_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/music_key.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'music_key' (9#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/music_key.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wavelet_resampler' [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:3]
	Parameter N_BUFFER_POINTS bound to: 2048 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:46]
WARNING: [Synth 8-6014] Unused sequential element delta_x_signed_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:117]
WARNING: [Synth 8-6014] Unused sequential element curr_note_period_signed_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:135]
WARNING: [Synth 8-6014] Unused sequential element y_left_signed_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:136]
WARNING: [Synth 8-6014] Unused sequential element y_add_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:137]
INFO: [Synth 8-6155] done synthesizing module 'wavelet_resampler' (10#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:3]
WARNING: [Synth 8-6014] Unused sequential element x_frame_unsigned_reg was removed.  [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/top.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/top.sv:20]
WARNING: [Synth 8-3331] design state_ram has unconnected port read_addr[10]
WARNING: [Synth 8-3331] design state_ram has unconnected port read_addr[9]
WARNING: [Synth 8-3331] design state_ram has unconnected port write_addr[10]
WARNING: [Synth 8-3331] design state_ram has unconnected port write_addr[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 914.184 ; gain = 303.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 930.777 ; gain = 320.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 930.777 ; gain = 320.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 930.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'm_clk'
Finished Parsing XDC File [c:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'm_clk'
Parsing XDC File [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/constrs_1/imports/constraints/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/constrs_1/imports/constraints/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/constrs_1/imports/constraints/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1047.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1047.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.773 ; gain = 437.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.773 ; gain = 437.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for m_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.773 ; gain = 437.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/autocorrelation_spectrum.sv:218]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/autocorrelation_spectrum.sv:217]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/autocorrelation_spectrum.sv:214]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/autocorrelation_spectrum.sv:213]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/autocorrelation_spectrum.sv:246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/music_key.sv:208]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:137]
WARNING: [Synth 8-3936] Found unconnected internal register 'y_reg_reg' and it is trimmed from '25' to '24' bits. [C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/wavelet_resampler.sv:138]
INFO: [Synth 8-5546] ROM "x_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resolution_position" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "state_counter" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "x_left" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_left" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delta_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delta_x_delta_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal "wavelet_resampler:/x_buffer_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1047.773 ; gain = 437.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 1     
	   4 Input     48 Bit       Adders := 2     
	   3 Input     48 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 21    
	   3 Input     11 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               48 Bit    Registers := 15    
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 13    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 44    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---RAMs : 
	              48K Bit         RAMs := 4     
	              18K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 24    
	   3 Input     11 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 2     
	  14 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	  22 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   5 Input      9 Bit        Muxes := 3     
	   8 Input      9 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 3     
	  23 Input      9 Bit        Muxes := 1     
	  22 Input      9 Bit        Muxes := 3     
	  24 Input      9 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 3     
	  22 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	  23 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 2     
	  22 Input      7 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  23 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   4 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_i2s2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module axis_volume_controller 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module settings_controller 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module buffer_2048 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module state_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module autocorrelation_spectrum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 1     
	   4 Input     48 Bit       Adders := 2     
	   3 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	               72 Bit    Registers := 1     
	               48 Bit    Registers := 11    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	                1 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module wavelet_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module music_key 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 21    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 20    
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	  22 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   5 Input      9 Bit        Muxes := 3     
	   8 Input      9 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 3     
	  23 Input      9 Bit        Muxes := 1     
	  22 Input      9 Bit        Muxes := 3     
	  24 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 3     
	  22 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	  23 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 2     
	  22 Input      7 Bit        Muxes := 1     
	  24 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  23 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module wavelet_resampler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 2     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 4     
	               11 Bit    Registers := 8     
	                5 Bit    Registers := 1     
+---RAMs : 
	              48K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	  14 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM queue_reg to conserve power
INFO: [Synth 8-3971] The signal "wavelet_resampler_1/x_buffer_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM x_buffer_reg to conserve power
INFO: [Synth 8-3886] merging instance 'y_frame_reg[0]' (FDRE) to 'y_frame_reg[1]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[1]' (FDRE) to 'y_frame_reg[2]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[2]' (FDRE) to 'y_frame_reg[3]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[3]' (FDRE) to 'y_frame_reg[4]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[4]' (FDRE) to 'y_frame_reg[5]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[5]' (FDRE) to 'y_frame_reg[6]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[6]' (FDRE) to 'y_frame_reg[7]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[7]' (FDRE) to 'y_frame_reg[8]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[8]' (FDRE) to 'y_frame_reg[9]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[9]' (FDRE) to 'y_frame_reg[10]'
INFO: [Synth 8-3886] merging instance 'y_frame_reg[10]' (FDRE) to 'y_frame_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\y_frame_reg[11] )
INFO: [Synth 8-3886] merging instance 'ac/processing_state_reg[9]' (FDE) to 'ac/processing_state_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ac/\processing_state_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wavelet_splitter_1/\state_reg[2] )
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[16][0]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[7][0]' (FDR) to 'key/key_periods_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[6][0]' (FDS) to 'key/key_periods_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[16][1]' (FDR) to 'key/key_periods_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[14][1]' (FDS) to 'key/key_periods_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[13][1]' (FDR) to 'key/key_periods_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[12][1]' (FDS) to 'key/key_periods_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[9][1]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[4][1]' (FDR) to 'key/key_periods_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[3][1]' (FDR) to 'key/key_periods_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[0][1]' (FDR) to 'key/key_periods_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[14][2]' (FDS) to 'key/key_periods_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[13][2]' (FDS) to 'key/key_periods_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[7][2]' (FDS) to 'key/key_periods_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[6][2]' (FDR) to 'key/key_periods_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[5][2]' (FDS) to 'key/key_periods_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[2][2]' (FDR) to 'key/key_periods_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[17][3]' (FDS) to 'key/key_periods_reg[17][4]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[7][3]' (FDS) to 'key/key_periods_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[6][3]' (FDS) to 'key/key_periods_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[1][3]' (FDR) to 'key/key_periods_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[0][3]' (FDS) to 'key/key_periods_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[15][4]' (FDS) to 'key/key_periods_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[0][4]' (FDS) to 'key/key_periods_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[16][5]' (FDS) to 'key/key_periods_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[15][5]' (FDS) to 'key/key_periods_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[14][5]' (FDS) to 'key/key_periods_reg[14][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[13][5]' (FDR) to 'key/key_periods_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[8][5]' (FDS) to 'key/key_periods_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[7][5]' (FDS) to 'key/key_periods_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[3][5]' (FDS) to 'key/key_periods_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[17][6]' (FDS) to 'key/key_periods_reg[16][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[16][6]' (FDS) to 'key/key_periods_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[15][6]' (FDS) to 'key/key_periods_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[13][6]' (FDR) to 'key/key_periods_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[12][6]' (FDR) to 'key/key_periods_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[11][6]' (FDR) to 'key/key_periods_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[9][6]' (FDS) to 'key/key_periods_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[8][6]' (FDS) to 'key/key_periods_reg[1][6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (key/\key_periods_reg[1][6] )
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[17][7]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[16][7]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[15][7]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[13][7]' (FDS) to 'key/key_periods_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[12][7]' (FDS) to 'key/key_periods_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[11][7]' (FDS) to 'key/key_periods_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[10][7]' (FDS) to 'key/key_periods_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[9][7]' (FDS) to 'key/key_periods_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[8][7]' (FDS) to 'key/key_periods_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[6][7]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[5][7]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[4][7]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[2][7]' (FDS) to 'key/key_periods_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[1][7]' (FDS) to 'key/key_periods_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[0][7]' (FDS) to 'key/key_periods_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[17][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[16][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[15][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[14][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[13][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[12][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[11][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[10][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[9][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[8][8]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[6][8]' (FDS) to 'key/key_periods_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[5][8]' (FDS) to 'key/key_periods_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[4][8]' (FDS) to 'key/key_periods_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[3][8]' (FDS) to 'key/key_periods_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[2][8]' (FDS) to 'key/key_periods_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[17][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[16][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[15][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[14][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[13][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[12][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[11][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[10][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[9][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[8][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[7][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[6][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[5][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[4][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[3][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[2][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[1][9]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[17][10]' (FDR) to 'key/key_periods_reg[16][10]'
INFO: [Synth 8-3886] merging instance 'key/key_periods_reg[16][10]' (FDR) to 'key/key_periods_reg[14][10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (key/\key_periods_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (key/\state_counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_frame_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wavelet_resampler_1/\state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ac/\detected_period_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wavelet_splitter_1/\curr_period_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wavelet_splitter_1/\wavelet_period_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_r_shift_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_i2s2/\tx_data_l_shift_reg[11] )
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[47]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[46]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[45]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[44]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[43]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[42]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[41]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[40]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[39]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[38]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[37]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[36]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[35]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[34]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[33]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[32]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[31]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[30]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[29]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[28]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[27]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[26]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[25]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[24]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[23]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[22]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[21]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[20]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[19]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[18]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_sub_reg[17]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[47]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[46]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[45]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[44]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[43]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[42]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[41]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[40]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[39]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[38]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[37]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[36]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[35]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[34]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[33]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[32]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[31]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[30]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[29]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[28]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[27]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[26]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[25]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[24]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[23]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[22]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[21]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[20]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[19]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[18]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (cv_add_reg[17]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[47]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[46]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[45]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[44]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[43]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[42]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[41]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[40]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[39]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[38]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[37]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[36]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[35]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[34]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[33]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[32]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[31]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[30]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[29]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[28]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[27]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[26]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[25]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[24]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[23]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[22]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[21]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[20]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[19]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[18]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_sub_reg[17]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_add_reg[47]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_add_reg[46]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_add_reg[45]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_add_reg[44]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_add_reg[43]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_add_reg[42]) is unused and will be removed from module autocorrelation_spectrum.
WARNING: [Synth 8-3332] Sequential element (av_add_reg[41]) is unused and will be removed from module autocorrelation_spectrum.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wavelet_resampler_1/\state_counter_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1047.773 ; gain = 437.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|buffer_2048: | queue_reg        | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|buffer_2048: | queue_reg        | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|buffer_2048: | queue_reg        | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|state_ram:   | memory_array_reg | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|state_ram:   | memory_array_reg | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1087.719 ; gain = 476.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|buffer_2048: | queue_reg        | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|buffer_2048: | queue_reg        | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|buffer_2048: | queue_reg        | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|state_ram:   | memory_array_reg | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|state_ram:   | memory_array_reg | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance ac/head_buffer/queue_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/head_buffer/queue_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/pivot_buffer/queue_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/pivot_buffer/queue_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/tail_buffer/queue_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/tail_buffer/queue_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/autovariance_states_1/memory_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/covariance_states_1/memory_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/period_norm_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ac/period_norm_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance wavelet_resampler_1/x_buffer_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance wavelet_resampler_1/x_buffer_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance wavelet_resampler_1/x_buffer_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance wavelet_resampler_1/x_buffer_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance wavelet_resampler_1/x_buffer_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance wavelet_resampler_1/x_buffer_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1121.457 ; gain = 510.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1129.082 ; gain = 518.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1129.082 ; gain = 518.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1129.082 ; gain = 518.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axis_i2s2   | rx_data_l_shift_reg[13] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axis_i2s2   | rx_data_r_shift_reg[13] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |   577|
|3     |DSP48E1          |     6|
|4     |DSP48E1_1        |     4|
|5     |DSP48E1_3        |     1|
|6     |DSP48E1_4        |     2|
|7     |DSP48E1_6        |     2|
|8     |LUT1             |   113|
|9     |LUT2             |   879|
|10    |LUT3             |   880|
|11    |LUT4             |   385|
|12    |LUT5             |   277|
|13    |LUT6             |   273|
|14    |MUXF7            |    10|
|15    |MUXF8            |     3|
|16    |RAMB18E1         |     3|
|17    |RAMB18E1_1       |     1|
|18    |RAMB36E1         |     3|
|19    |RAMB36E1_1       |     2|
|20    |RAMB36E1_2       |     6|
|21    |SRL16E           |     2|
|22    |FDRE             |   765|
|23    |FDSE             |    86|
|24    |IBUF             |     5|
|25    |OBUF             |    19|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------------+-------------------------+------+
|      |Instance                  |Module                   |Cells |
+------+--------------------------+-------------------------+------+
|1     |top                       |                         |  4305|
|2     |  m_i2s2                  |axis_i2s2                |   183|
|3     |  m_vc                    |axis_volume_controller   |   103|
|4     |  settings_controller_1   |settings_controller      |   145|
|5     |    reciever              |uart_rx                  |   127|
|6     |  ac                      |autocorrelation_spectrum |  1000|
|7     |    head_buffer           |buffer_2048__1           |    42|
|8     |    pivot_buffer          |buffer_2048__2           |    31|
|9     |    tail_buffer           |buffer_2048              |    42|
|10    |    autovariance_states_1 |state_ram__1             |     1|
|11    |    covariance_states_1   |state_ram                |     1|
|12    |  wavelet_splitter_1      |wavelet_splitter         |    92|
|13    |  key                     |music_key                |   342|
|14    |  wavelet_resampler_1     |wavelet_resampler        |  2383|
+------+--------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1129.082 ; gain = 518.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 156 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1129.082 ; gain = 401.359
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1129.082 ; gain = 518.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1141.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1141.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
215 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1141.137 ; gain = 796.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1141.137 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tkrasnoperov/Desktop/pmod_demo/vivado_proj/Pmod-I2S2-Arty-A7-35.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 19 02:58:25 2020...
