#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7ff27b107c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ff27b107df0 .scope module, "tb_transmitter" "tb_transmitter" 3 3;
 .timescale 0 0;
P_0x7ff27b107c40 .param/l "CLK_PERIOD" 1 3 5, +C4<00000000000000000000000000001010>;
v0x7ff27b118a00_0 .var "clk", 0 0;
v0x7ff27b118a90_0 .var "data_in", 7 0;
v0x7ff27b118b20_0 .var "reset", 0 0;
v0x7ff27b118bf0_0 .net "tx_busy", 0 0, v0x7ff27b118730_0;  1 drivers
v0x7ff27b118ca0_0 .net "tx_line", 0 0, v0x7ff27b1187d0_0;  1 drivers
v0x7ff27b118d70_0 .var "tx_start", 0 0;
S_0x7ff27b108020 .scope module, "UUT" "transmitter" 3 15, 4 1 0, S_0x7ff27b107df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "tx_line";
    .port_info 5 /OUTPUT 1 "tx_busy";
enum0x7ff27a70e130 .enum2/s (32)
   "Idle" 0,
   "Start" 1,
   "Data" 2,
   "Stop" 3,
   "Cleanup" 4
 ;
v0x7ff27b1082d0_0 .var "Dctr", 2 0;
v0x7ff27b118390_0 .net "clk", 0 0, v0x7ff27b118a00_0;  1 drivers
v0x7ff27b118430_0 .net "data_in", 7 0, v0x7ff27b118a90_0;  1 drivers
v0x7ff27b1184f0_0 .var "next_state", 2 0;
v0x7ff27b1185a0_0 .net "reset", 0 0, v0x7ff27b118b20_0;  1 drivers
v0x7ff27b118680_0 .var "state", 2 0;
v0x7ff27b118730_0 .var "tx_busy", 0 0;
v0x7ff27b1187d0_0 .var "tx_line", 0 0;
v0x7ff27b118870_0 .net "tx_start", 0 0, v0x7ff27b118d70_0;  1 drivers
E_0x7ff27b108220 .event anyedge, v0x7ff27b118390_0, v0x7ff27b1082d0_0, v0x7ff27b118870_0, v0x7ff27b118680_0;
E_0x7ff27b108270 .event posedge, v0x7ff27b1185a0_0, v0x7ff27b118390_0;
    .scope S_0x7ff27b108020;
T_0 ;
    %wait E_0x7ff27b108270;
    %load/vec4 v0x7ff27b1185a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff27b118680_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff27b1184f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff27b1082d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff27b1184f0_0;
    %assign/vec4 v0x7ff27b118680_0, 0;
T_0.1 ;
    %load/vec4 v0x7ff27b118680_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7ff27b118430_0;
    %load/vec4 v0x7ff27b1082d0_0;
    %part/u 1;
    %store/vec4 v0x7ff27b1187d0_0, 0, 1;
    %load/vec4 v0x7ff27b1082d0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ff27b1184f0_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff27b1184f0_0, 0, 3;
    %load/vec4 v0x7ff27b1082d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7ff27b1082d0_0, 0, 3;
T_0.5 ;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff27b108020;
T_1 ;
    %wait E_0x7ff27b108220;
    %load/vec4 v0x7ff27b118680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff27b1187d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff27b118730_0, 0, 1;
    %load/vec4 v0x7ff27b118870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff27b1184f0_0, 0, 3;
T_1.4 ;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff27b1187d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff27b118730_0, 0, 1;
    %load/vec4 v0x7ff27b118390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff27b1184f0_0, 0, 3;
T_1.6 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff27b1187d0_0, 0, 1;
    %load/vec4 v0x7ff27b118390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff27b1184f0_0, 0, 3;
T_1.8 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff27b107df0;
T_2 ;
    %vpi_call/w 3 25 "$dumpfile", "transmitter.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff27b107df0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff27b118a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff27b118b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff27b118d70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff27b118a90_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff27b118b20_0, 0, 1;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x7ff27b118a90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff27b118d70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff27b118d70_0, 0, 1;
    %delay 200, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ff27b107df0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7ff27b118a00_0;
    %inv;
    %store/vec4 v0x7ff27b118a00_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "transmitter_tb.sv";
    "transmitter.sv";
