--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_display.twx vga_display.ncd -o vga_display.twr
vga_display.pcf -ucf vga_display.ucf

Design file:              vga_display.ncd
Physical constraint file: vga_display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.379ns.
--------------------------------------------------------------------------------

Paths for end point ben_read_addr_7 (SLICE_X8Y23.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_27 (FF)
  Destination:          ben_read_addr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.254 - 0.262)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_27 to ben_read_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.DQ      Tcko                  0.447   icount<27>
                                                       icount_27
    SLICE_X8Y23.D2       net (fanout=14)       1.548   icount<27>
    SLICE_X8Y23.CLK      Tas                   0.341   ben_read_addr<7>
                                                       Mmux_sprite_read_addr[14]_decr_read_addr[14]_mux_9_OUT131
                                                       ben_read_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.788ns logic, 1.548ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point ben_read_addr_6 (SLICE_X8Y23.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_27 (FF)
  Destination:          ben_read_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.254 - 0.262)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_27 to ben_read_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.DQ      Tcko                  0.447   icount<27>
                                                       icount_27
    SLICE_X8Y23.D2       net (fanout=14)       1.548   icount<27>
    SLICE_X8Y23.CLK      Tas                   0.213   ben_read_addr<7>
                                                       Mmux_sprite_read_addr[14]_decr_read_addr[14]_mux_9_OUT121
                                                       ben_read_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.660ns logic, 1.548ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point ben_read_addr_5 (SLICE_X8Y23.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_27 (FF)
  Destination:          ben_read_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.254 - 0.262)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_27 to ben_read_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.DQ      Tcko                  0.447   icount<27>
                                                       icount_27
    SLICE_X8Y23.C2       net (fanout=14)       1.344   icount<27>
    SLICE_X8Y23.CLK      Tas                   0.341   ben_read_addr<7>
                                                       Mmux_sprite_read_addr[14]_decr_read_addr[14]_mux_9_OUT111
                                                       ben_read_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.788ns logic, 1.344ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_15 (SLICE_X12Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_15 (FF)
  Destination:          count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_15 to count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.DQ      Tcko                  0.200   count<15>
                                                       count_15
    SLICE_X12Y25.D6      net (fanout=3)        0.027   count<15>
    SLICE_X12Y25.CLK     Tah         (-Th)    -0.237   count<15>
                                                       count<15>_rt
                                                       Mcount_count_xor<15>
                                                       count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.437ns logic, 0.027ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point count_5 (SLICE_X12Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_5 (FF)
  Destination:          count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_5 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.BQ      Tcko                  0.200   count<7>
                                                       count_5
    SLICE_X12Y23.B5      net (fanout=2)        0.076   count<5>
    SLICE_X12Y23.CLK     Tah         (-Th)    -0.234   count<7>
                                                       count<5>_rt
                                                       Mcount_count_cy<7>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point count_9 (SLICE_X12Y24.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_9 (FF)
  Destination:          count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_9 to count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.BQ      Tcko                  0.200   count<11>
                                                       count_9
    SLICE_X12Y24.B5      net (fanout=2)        0.076   count<9>
    SLICE_X12Y24.CLK     Tah         (-Th)    -0.234   count<11>
                                                       count<9>_rt
                                                       Mcount_count_cy<11>
                                                       count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ClkPort_BUFGP/BUFG/I0
  Logical resource: ClkPort_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ClkPort_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.379|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 432 paths, 0 nets, and 82 connections

Design statistics:
   Minimum period:   2.379ns{1}   (Maximum frequency: 420.345MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 01:24:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 251 MB



