// Seed: 3017958726
module module_0 (
    id_1
);
  inout logic [7:0] id_1;
  assign id_1[-1] = id_1;
  assign id_1 = id_1;
  logic id_2 = -1'b0;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd28
) (
    input wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    input wire _id_8,
    input wand id_9,
    output tri0 id_10,
    output tri1 id_11,
    input tri id_12,
    output supply1 id_13
);
  wire id_15 = id_12;
  always_ff @(*);
  logic id_16;
  tri1 [id_8 : 1] id_17 = -1;
  module_0 modCall_1 (id_16);
  assign id_16[1] = id_12;
  wire id_18;
endmodule
