/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  reg [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  reg [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = !(celloutsig_0_7z[3] ? in_data[47] : in_data[19]);
  assign celloutsig_0_29z = !(celloutsig_0_26z[3] ? celloutsig_0_26z[3] : celloutsig_0_8z);
  assign celloutsig_0_0z = ~(in_data[0] | in_data[4]);
  assign celloutsig_0_19z = ~celloutsig_0_3z;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_1z[0]) & (celloutsig_0_2z | in_data[80]));
  assign celloutsig_1_18z = celloutsig_1_2z[8] | ~(celloutsig_1_11z);
  assign celloutsig_1_0z = ~(in_data[184] ^ in_data[134]);
  assign celloutsig_1_2z = { in_data[178:173], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } + in_data[128:114];
  assign celloutsig_0_1z = in_data[78:76] + { in_data[47:46], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[156:148], celloutsig_1_5z } & { celloutsig_1_4z[3:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[144:140] == in_data[124:120];
  assign celloutsig_1_11z = in_data[143:131] >= { celloutsig_1_6z[7], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_4z = in_data[76:70] && { in_data[74], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_2z = { celloutsig_0_1z[1:0], celloutsig_0_1z } && { in_data[39], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z[17:16], celloutsig_1_13z } < { celloutsig_1_6z[4:1], celloutsig_1_18z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z } < { in_data[16:14], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_3z = celloutsig_1_2z[1] & ~(celloutsig_1_1z);
  assign celloutsig_0_8z = celloutsig_0_1z[2] & ~(celloutsig_0_2z);
  assign celloutsig_0_13z = celloutsig_0_3z & ~(celloutsig_0_7z[3]);
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_0z } * { in_data[144:143], celloutsig_1_8z };
  assign celloutsig_1_14z = { in_data[190:183], celloutsig_1_5z } != celloutsig_1_6z[9:1];
  assign celloutsig_0_18z = { celloutsig_0_15z[18:14], celloutsig_0_13z } !== celloutsig_0_12z[13:8];
  assign celloutsig_1_8z = ~^ celloutsig_1_6z[5:3];
  assign celloutsig_1_12z = ~^ { celloutsig_1_6z[9:2], celloutsig_1_4z };
  assign celloutsig_0_30z = ~^ { celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_2z } >> in_data[84:81];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z } >> { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_1z >> { celloutsig_0_7z[2:1], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } <<< { celloutsig_1_2z[14:12], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_2z } - in_data[115:97];
  assign celloutsig_0_15z = { celloutsig_0_7z[4:2], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_13z } - { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_9z = in_data[168:159];
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 14'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_12z = { in_data[68:56], celloutsig_0_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_26z = celloutsig_0_6z;
  assign celloutsig_1_5z = ~((celloutsig_1_2z[13] & celloutsig_1_4z[2]) | (celloutsig_1_1z & celloutsig_1_1z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
