#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sat May 21 16:14:00 2016
# Process ID: 9160
# Log file: C:/Users/ravishm/xilinx_projects/bram_test/bram_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/ravishm/xilinx_projects/bram_test/bram_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/artix7/arty/C.0/board_part.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 944.723 ; gain = 474.754
Finished Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/constrs_1/new/bram_constraints.xdc]
Finished Parsing XDC File [C:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/constrs_1/new/bram_constraints.xdc]
Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/ravishm/xilinx_projects/bram_test/bram_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 953.691 ; gain = 758.852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 953.691 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12ebf6fbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 953.691 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1 cells.
Phase 2 Constant Propagation | Checksum: 13085b291

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 953.691 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 237 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 100 unconnected cells.
Phase 3 Sweep | Checksum: 132e5a87c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.691 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 132e5a87c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 953.691 ; gain = 0.000
Implement Debug Cores | Checksum: 11c4698e7
Logic Optimization | Checksum: 11c4698e7

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: d6be2f2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 953.691 ; gain = 0.000
Ending Power Optimization Task | Checksum: d6be2f2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 953.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 953.691 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ravishm/xilinx_projects/bram_test/bram_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design -directive ExtraNetDelay_medium
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_medium' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 73cdf025

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 953.691 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 953.691 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 953.691 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 2c46a6a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 953.691 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 2c46a6a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 2c46a6a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 92db1305

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 139ccbfc4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1627a18ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 2.1.2.1 Place Init Design | Checksum: 1f723d07d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1f723d07d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 2178d122f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 2178d122f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 2.1 Placer Initialization Core | Checksum: 2178d122f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 2 Placer Initialization | Checksum: 2178d122f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 219d446b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 219d446b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 242ae868c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1e626c44f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 2a2cc9df5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 244863af0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 26ad22c15

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 26ad22c15

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 23c6e98a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 23c6e98a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.8 Place Remaining
Phase 4.8 Place Remaining | Checksum: 29f0ebecc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 4.9 Re-assign LUT pins
Phase 4.9 Re-assign LUT pins | Checksum: 29f0ebecc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 4 Detail Placement | Checksum: 29f0ebecc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates

Phase 5.1.1 PCOPT Budgeting
Phase 5.1.1 PCOPT Budgeting | Checksum: 2f367e6da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 5.1 PCOPT Shape updates | Checksum: 2f367e6da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 2b514c268

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.234. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 2b514c268

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 5.2 Post Placement Optimization | Checksum: 2b514c268

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 2b514c268

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 2b514c268

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 5.4 Placer Reporting | Checksum: 2b514c268

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 230b8e0aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 230b8e0aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926
Ending Placer Task | Checksum: 218842154

Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 969.617 ; gain = 15.926
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 969.617 ; gain = 15.926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.518 . Memory (MB): peak = 969.617 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 969.617 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 316e93560

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.886 . Memory (MB): peak = 969.617 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 969.617 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.274 | TNS=-340.528 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/data_ref_ch51 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1. Net driver design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1 was replaced.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 2 Fanout Optimization | Checksum: 2ff192b06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/data_ref_ch51.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch5_done_i_2
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_1.  Did not re-place instance design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[6].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch5_done_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_5.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch5_done_i_5
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_4.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch5_done_i_4
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[27].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_6.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch5_done_i_6
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_8.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch5_done_i_8
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[7].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[25].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[25]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[25]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[25]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[29].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[29]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[29]_i_3.  Re-placed instance design_1_i/freq_counter_0/inst/dinb[29]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[4].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[11].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[11]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[11]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[11]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[10].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[10]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[10]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[10]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[27].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[27]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[27]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[27]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[20].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[20]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[20]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[20]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch6_done_i_2
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[11].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk6_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[9].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[9]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_7.  Re-placed instance design_1_i/freq_counter_0/inst/data_ch6_done_i_7
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[9]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[9]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[3].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[3]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[3]_i_3.  Re-placed instance design_1_i/freq_counter_0/inst/dinb[3]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[0].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[0]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[0]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[0]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[17].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[17]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[17]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[13].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[13]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[1].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[1]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[4].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[13]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[13]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[1]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[4]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[4]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[23].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[23]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[23]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[23]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[22].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[18].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[18]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[18]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[18]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[22].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[22]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[22]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[22]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[0].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[6].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[6]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[6]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[6]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_8.  Re-placed instance design_1_i/freq_counter_0/inst/data_ch6_done_i_8
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[21].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[21]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[21]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[21]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[5].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[5]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[5]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[5]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[31].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[31]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_6.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[31]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[2].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[2]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[8].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[8]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[2]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[8]_i_4.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[8]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[15].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[15]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[15]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[15]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch3_done_i_2
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8.  Re-placed instance design_1_i/freq_counter_0/inst/data_ch3_done_i_8
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch4_done_i_2
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_8.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch4_done_i_8
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[12].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[12]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[12]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[12]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_9.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch5_done_i_9
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_7.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch3_done_i_7
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[19].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[19]
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[30].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_7.  Did not re-place instance design_1_i/freq_counter_0/inst/data_ch5_done_i_7
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2].  Did not re-place instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[31].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[31]
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[11].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk3_reg[11]
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21].  Re-placed instance design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/dinb_0[7].  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[7]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[7]_i_3.  Did not re-place instance design_1_i/freq_counter_0/inst/dinb[7]_i_3
INFO: [Physopt 32-661] Optimized 21 nets.  Re-placed 21 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.274 | TNS=-315.266 |
Phase 3 Placement Based Optimization | Checksum: 23d4886d4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 6 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_3. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 969.617 ; gain = 0.000
Phase 4 Rewire | Checksum: 25518912e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[19]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[19]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[11]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_axi_rd_burst_i_2. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set. Net driver design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_i_2 was replaced.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[11]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk1_reg[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 71 nets. Created 70 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.234 | TNS=-267.605 |
Phase 5 Critical Cell Optimization | Checksum: 2b6940ff5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 2b6940ff5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 2b6940ff5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: 2b6940ff5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch5_done_i_4.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/n_0_dinb[4]_i_3.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_7.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/countermeas_clk4_reg[7].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net design_1_i/freq_counter_0/inst/countermeas_clk6_reg[24].  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 10 nets.  Swapped 10 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.178 | TNS=-257.985 |
Phase 9 Critical Pin Optimization | Checksum: 2b6940ff5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: 2b6940ff5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 969.617 ; gain = 0.000

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 2b6940ff5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 969.617 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 969.617 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.178 | TNS=-257.985 |
Ending Physical Synthesis Task | Checksum: 236756477

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 969.617 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
292 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 969.617 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.504 . Memory (MB): peak = 969.617 ; gain = 0.000
Command: route_design -directive AdvancedSkewModeling
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AdvancedSkewModeling'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12afe29e3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.063 ; gain = 42.445

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12afe29e3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.348 ; gain = 45.730

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12afe29e3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1021.637 ; gain = 52.020
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fd6ce81c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1031.098 ; gain = 61.480
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.289 | TNS=-5.8   | WHS=-1.9   | THS=-1.03e+03|

Phase 2 Router Initialization | Checksum: 15643eddb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1032.227 ; gain = 62.609

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1af52b057

Time (s): cpu = 00:02:32 ; elapsed = 00:01:30 . Memory (MB): peak = 1514.863 ; gain = 545.246

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 850
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: ca0b0a0e

Time (s): cpu = 00:03:21 ; elapsed = 00:02:00 . Memory (MB): peak = 1514.863 ; gain = 545.246
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.53  | TNS=-1.77e+03| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 17eb01c37

Time (s): cpu = 00:03:21 ; elapsed = 00:02:00 . Memory (MB): peak = 1514.863 ; gain = 545.246
Phase 4.1.2 GlobIterForTiming | Checksum: 25f55a129

Time (s): cpu = 00:03:45 ; elapsed = 00:02:13 . Memory (MB): peak = 1514.863 ; gain = 545.246
Phase 4.1 Global Iteration 0 | Checksum: 25f55a129

Time (s): cpu = 00:03:45 ; elapsed = 00:02:13 . Memory (MB): peak = 1514.863 ; gain = 545.246

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 21751c999

Time (s): cpu = 00:03:52 ; elapsed = 00:02:18 . Memory (MB): peak = 1514.863 ; gain = 545.246
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.57  | TNS=-1.66e+03| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cc915571

Time (s): cpu = 00:03:52 ; elapsed = 00:02:18 . Memory (MB): peak = 1514.863 ; gain = 545.246
Phase 4 Rip-up And Reroute | Checksum: cc915571

Time (s): cpu = 00:03:52 ; elapsed = 00:02:18 . Memory (MB): peak = 1514.863 ; gain = 545.246

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: cc915571

Time (s): cpu = 00:03:53 ; elapsed = 00:02:18 . Memory (MB): peak = 1514.863 ; gain = 545.246
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.53  | TNS=-1.77e+03| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: e804208a

Time (s): cpu = 00:03:53 ; elapsed = 00:02:19 . Memory (MB): peak = 1514.863 ; gain = 545.246

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: e804208a

Time (s): cpu = 00:03:53 ; elapsed = 00:02:19 . Memory (MB): peak = 1514.863 ; gain = 545.246

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1178137cd

Time (s): cpu = 00:03:53 ; elapsed = 00:02:19 . Memory (MB): peak = 1514.863 ; gain = 545.246
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.53  | TNS=-1.77e+03| WHS=-1.45  | THS=-174   |

