# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab3.srcs/sources_1/ip/data_mem/sim/data_mem.v" \
"../../../../lab3.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" \
"../../../../lab3.srcs/sources_1/new/adder.v" \
"../../../../lab3.srcs/sources_1/new/alu.v" \
"../../../../lab3.srcs/sources_1/new/alu_decoder.v" \
"../../../../lab3.srcs/sources_1/new/controller.v" \
"../../../../lab3.srcs/sources_1/new/datapath.v" \
"../../../../lab3.srcs/sources_1/new/lab3.v" \
"../../../../lab3.srcs/sources_1/new/left_2.v" \
"../../../../lab3.srcs/sources_1/new/main_decoder.v" \
"../../../../lab3.srcs/sources_1/new/mips.v" \
"../../../../lab3.srcs/sources_1/new/mux2.v" \
"../../../../lab3.srcs/sources_1/new/pc.v" \
"../../../../lab3.srcs/sources_1/new/regfile.v" \
"../../../../lab3.srcs/sources_1/new/signext.v" \
"../../../../lab3.srcs/sim_1/new/lab3_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
