Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 17:55:21 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.428        0.000                      0                11265        0.020        0.000                      0                11265        2.927        0.000                       0                  5279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.428        0.000                      0                11265        0.020        0.000                      0                11265        2.927        0.000                       0                  5279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.429ns (31.990%)  route 3.038ns (68.010%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.638 r  add3/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.666    add3/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X30Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.763 r  add3/mem_reg_0_7_16_16_i_3/O[1]
                         net (fo=1, routed)           0.202     3.965    y_int_read0_0/out_reg[31]_0[17]
    SLICE_X30Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     4.028 r  y_int_read0_0/mem_reg_0_7_17_17_i_1__0/O
                         net (fo=1, routed)           0.475     4.503    y0/mem_reg_0_7_17_17/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_17_17/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_17_17/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_7_17_17/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.490ns (34.112%)  route 2.878ns (65.888%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.760 r  add3/mem_reg_0_7_8_8_i_3/O[5]
                         net (fo=1, routed)           0.203     3.963    y_int_read0_0/out_reg[31]_0[13]
    SLICE_X30Y48         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.062 r  y_int_read0_0/mem_reg_0_7_13_13_i_1__0/O
                         net (fo=1, routed)           0.342     4.404    y0/mem_reg_0_7_13_13/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_13_13/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y0/mem_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.473ns (33.792%)  route 2.886ns (66.208%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.638 r  add3/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.666    add3/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X30Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.770 r  add3/mem_reg_0_7_16_16_i_3/O[3]
                         net (fo=1, routed)           0.204     3.974    y_int_read0_0/out_reg[31]_0[19]
    SLICE_X30Y48         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.074 r  y_int_read0_0/mem_reg_0_7_19_19_i_1__0/O
                         net (fo=1, routed)           0.321     4.395    y0/mem_reg_0_7_19_19/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_19_19/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_7_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.478ns (34.189%)  route 2.845ns (65.811%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.638 r  add3/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.666    add3/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X30Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.775 r  add3/mem_reg_0_7_16_16_i_3/O[4]
                         net (fo=1, routed)           0.150     3.925    y_int_read0_0/out_reg[31]_0[20]
    SLICE_X32Y46         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     4.025 r  y_int_read0_0/mem_reg_0_7_20_20_i_1__0/O
                         net (fo=1, routed)           0.334     4.359    y0/mem_reg_0_7_20_20/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_20_20/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.477ns (34.072%)  route 2.858ns (65.928%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.638 r  add3/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.666    add3/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X30Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.812 r  add3/mem_reg_0_7_16_16_i_3/O[7]
                         net (fo=1, routed)           0.284     4.096    y_int_read0_0/out_reg[31]_0[23]
    SLICE_X31Y44         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     4.158 r  y_int_read0_0/mem_reg_0_7_23_23_i_1__0/O
                         net (fo=1, routed)           0.213     4.371    y0/mem_reg_0_7_23_23/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_23_23/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    y0/mem_reg_0_7_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.515ns (35.208%)  route 2.788ns (64.792%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.638 r  add3/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.666    add3/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X30Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.795 r  add3/mem_reg_0_7_16_16_i_3/O[6]
                         net (fo=1, routed)           0.218     4.013    y_int_read0_0/out_reg[31]_0[22]
    SLICE_X31Y48         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     4.130 r  y_int_read0_0/mem_reg_0_7_22_22_i_1__0/O
                         net (fo=1, routed)           0.209     4.339    y0/mem_reg_0_7_22_22/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_22_22/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y0/mem_reg_0_7_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.417ns (33.154%)  route 2.857ns (66.846%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.687 r  add3/mem_reg_0_7_8_8_i_3/O[0]
                         net (fo=1, routed)           0.316     4.003    y_int_read0_0/out_reg[31]_0[8]
    SLICE_X32Y46         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.102 r  y_int_read0_0/mem_reg_0_7_8_8_i_1__0/O
                         net (fo=1, routed)           0.208     4.310    y0/mem_reg_0_7_8_8/D
    SLICE_X31Y46         RAMS32                                       r  y0/mem_reg_0_7_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_8_8/WCLK
    SLICE_X31Y46         RAMS32                                       r  y0/mem_reg_0_7_8_8/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y46         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y0/mem_reg_0_7_8_8/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.490ns (34.919%)  route 2.777ns (65.081%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.761 r  add3/mem_reg_0_7_8_8_i_3/O[7]
                         net (fo=1, routed)           0.191     3.952    y_int_read0_0/out_reg[31]_0[15]
    SLICE_X29Y44         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.050 r  y_int_read0_0/mem_reg_0_7_15_15_i_1__0/O
                         net (fo=1, routed)           0.253     4.303    y0/mem_reg_0_7_15_15/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_15_15/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_7_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.512ns (35.294%)  route 2.772ns (64.706%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.638 r  add3/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.666    add3/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X30Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.811 r  add3/mem_reg_0_7_16_16_i_3/O[5]
                         net (fo=1, routed)           0.153     3.964    y_int_read0_0/out_reg[31]_0[21]
    SLICE_X30Y43         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.062 r  y_int_read0_0/mem_reg_0_7_21_21_i_1__0/O
                         net (fo=1, routed)           0.258     4.320    y0/mem_reg_0_7_21_21/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_21_21/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    y0/mem_reg_0_7_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 fsm6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.395ns (32.586%)  route 2.886ns (67.414%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.036     0.036    fsm6/clk
    SLICE_X22Y45         FDRE                                         r  fsm6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[3]/Q
                         net (fo=13, routed)          0.444     0.577    fsm6/fsm6_out[3]
    SLICE_X23Y43         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.164     0.741 r  fsm6/out[3]_i_4__2/O
                         net (fo=9, routed)           0.212     0.953    fsm6/out_reg[2]_0
    SLICE_X24Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     1.069 r  fsm6/out[31]_i_3/O
                         net (fo=23, routed)          0.130     1.199    fsm3/done_reg_5
    SLICE_X22Y42         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     1.262 f  fsm3/out[1]_i_2/O
                         net (fo=5, routed)           0.152     1.414    fsm3/out[1]_i_2_n_0
    SLICE_X24Y42         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     1.612 r  fsm3/mem_reg_0_7_0_0_i_11/O
                         net (fo=2, routed)           0.205     1.817    fsm3/mem_reg_0_7_0_0_i_11_n_0
    SLICE_X24Y42         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     1.880 f  fsm3/mem_reg_0_7_0_0_i_12__0/O
                         net (fo=3, routed)           0.227     2.107    i00/out_reg[31]_1
    SLICE_X26Y45         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     2.146 r  i00/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.597     2.743    y0/mem_reg_0_7_3_3/A0
    SLICE_X31Y46         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     2.938 r  y0/mem_reg_0_7_3_3/SP/O
                         net (fo=4, routed)           0.328     3.266    add3/read_data[3]
    SLICE_X30Y44         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.382 r  add3/mem_reg_0_7_0_0_i_41/O
                         net (fo=1, routed)           0.010     3.392    add3/mem_reg_0_7_0_0_i_41_n_0
    SLICE_X30Y44         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.587 r  add3/mem_reg_0_7_0_0_i_8/CO[7]
                         net (fo=1, routed)           0.028     3.615    add3/mem_reg_0_7_0_0_i_8_n_0
    SLICE_X30Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.638 r  add3/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.666    add3/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X30Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.752 r  add3/mem_reg_0_7_16_16_i_3/O[2]
                         net (fo=1, routed)           0.208     3.960    y_int_read0_0/out_reg[31]_0[18]
    SLICE_X30Y48         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     4.000 r  y_int_read0_0/mem_reg_0_7_18_18_i_1__0/O
                         net (fo=1, routed)           0.317     4.317    y0/mem_reg_0_7_18_18/D
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5342, unset)         0.052     7.052    y0/mem_reg_0_7_18_18/WCLK
    SLICE_X31Y45         RAMS32                                       r  y0/mem_reg_0_7_18_18/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y45         RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.062     6.955    y0/mem_reg_0_7_18_18/SP
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  2.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X32Y41         FDRE                                         r  mult_pipe1/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.034     0.086    mult_pipe1/p_1_in[2]
    SLICE_X32Y41         FDRE                                         r  mult_pipe1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X32Y41         FDRE                                         r  mult_pipe1/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y41         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X25Y51         FDRE                                         r  mult_pipe0/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.035     0.087    mult_pipe0/p_1_in[11]
    SLICE_X25Y51         FDRE                                         r  mult_pipe0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X25Y51         FDRE                                         r  mult_pipe0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y51         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X21Y40         FDRE                                         r  mult_pipe2/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.035     0.087    mult_pipe2/p_1_in[1]
    SLICE_X21Y40         FDRE                                         r  mult_pipe2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X21Y40         FDRE                                         r  mult_pipe2/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y40         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X31Y41         FDRE                                         r  mult_pipe1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe1/p_1_in[14]
    SLICE_X31Y41         FDRE                                         r  mult_pipe1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X31Y41         FDRE                                         r  mult_pipe1/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y41         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.037ns (42.045%)  route 0.051ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X34Y48         FDRE                                         r  mult_pipe3/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe3/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.051     0.101    mult_pipe3/p_1_in[12]
    SLICE_X34Y48         FDRE                                         r  mult_pipe3/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X34Y48         FDRE                                         r  mult_pipe3/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y48         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe3/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X29Y43         FDRE                                         r  mult_pipe1/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe1/out_reg[29]/Q
                         net (fo=1, routed)           0.055     0.105    bin_read1_0/Q[29]
    SLICE_X30Y43         FDRE                                         r  bin_read1_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X30Y43         FDRE                                         r  bin_read1_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y43         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 j01/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j01/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.013     0.013    j01/clk
    SLICE_X27Y44         FDRE                                         r  j01/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j01/out_reg[0]/Q
                         net (fo=8, routed)           0.027     0.079    j01/Q[0]
    SLICE_X27Y44         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.099 r  j01/out[1]_i_1__11/O
                         net (fo=1, routed)           0.006     0.105    j01/j01_in[1]
    SLICE_X27Y44         FDRE                                         r  j01/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.019     0.019    j01/clk
    SLICE_X27Y44         FDRE                                         r  j01/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y44         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j01/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mult_pipe3/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X36Y48         FDRE                                         r  mult_pipe3/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe3/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.054     0.105    mult_pipe3/done_buf_reg[1]__0
    SLICE_X36Y48         FDRE                                         r  mult_pipe3/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.018     0.018    mult_pipe3/clk
    SLICE_X36Y48         FDRE                                         r  mult_pipe3/done_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y48         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe3/done_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X20Y42         FDRE                                         r  mult_pipe2/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[11]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read2_0/Q[11]
    SLICE_X20Y42         FDRE                                         r  bin_read2_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X20Y42         FDRE                                         r  bin_read2_0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y42         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.012     0.012    cond_computed1/clk
    SLICE_X23Y43         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed1/out_reg[0]/Q
                         net (fo=10, routed)          0.029     0.080    fsm1/cond_computed1_out
    SLICE_X23Y43         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.094 r  fsm1/out[0]_i_1__13/O
                         net (fo=1, routed)           0.016     0.110    cond_computed1/out_reg[0]_1
    SLICE_X23Y43         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5342, unset)         0.018     0.018    cond_computed1/clk
    SLICE_X23Y43         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y43         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y47  tmp0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y47  tmp0/mem_reg_0_7_13_13/SP/CLK



