-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BGD_updateParameter_float_16u_s is
port (
    p_learningRate : IN STD_LOGIC_VECTOR (31 downto 0);
    p_batchSize : IN STD_LOGIC_VECTOR (31 downto 0);
    p_weightSize : IN STD_LOGIC_VECTOR (31 downto 0);
    p_biasSize : IN STD_LOGIC_VECTOR (31 downto 0);
    bramWeightGradientAvg_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    bramWeightGradientAvg_ce0 : OUT STD_LOGIC;
    bramWeightGradientAvg_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    bramWeightGradientAvg_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    bramWeightGradientAvg_we0 : OUT STD_LOGIC;
    bramWeightGradientAvg_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    bramWeightGradientAvg_ce1 : OUT STD_LOGIC;
    bramWeightGradientAvg_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    bramWeightGradientAvg_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    bramWeightGradientAvg_we1 : OUT STD_LOGIC;
    bramBiasGradientAvg_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    bramBiasGradientAvg_ce0 : OUT STD_LOGIC;
    bramBiasGradientAvg_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    bramBiasGradientAvg_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    bramBiasGradientAvg_we0 : OUT STD_LOGIC;
    bramBiasGradientAvg_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    bramBiasGradientAvg_ce1 : OUT STD_LOGIC;
    bramBiasGradientAvg_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    bramBiasGradientAvg_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    bramBiasGradientAvg_we1 : OUT STD_LOGIC;
    bramWeight_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    bramWeight_ce0 : OUT STD_LOGIC;
    bramWeight_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    bramWeight_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    bramWeight_we0 : OUT STD_LOGIC;
    bramWeight_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    bramWeight_ce1 : OUT STD_LOGIC;
    bramWeight_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    bramWeight_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    bramWeight_we1 : OUT STD_LOGIC;
    bramBias_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    bramBias_ce0 : OUT STD_LOGIC;
    bramBias_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    bramBias_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    bramBias_we0 : OUT STD_LOGIC;
    bramBias_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    bramBias_ce1 : OUT STD_LOGIC;
    bramBias_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    bramBias_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    bramBias_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_learningRate_ap_vld : IN STD_LOGIC;
    p_batchSize_ap_vld : IN STD_LOGIC;
    p_weightSize_ap_vld : IN STD_LOGIC;
    p_biasSize_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of BGD_updateParameter_float_16u_s is 
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal updateParameter_float_16u_entry90_U0_ap_start : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_start_full_n : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_ap_done : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_ap_continue : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_ap_idle : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_ap_ready : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_start_out : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_start_write : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_p_learningRate_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal updateParameter_float_16u_entry90_U0_p_learningRate_out_write : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_p_batchSize_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal updateParameter_float_16u_entry90_U0_p_batchSize_out_write : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_p_weightSize_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal updateParameter_float_16u_entry90_U0_p_weightSize_out_write : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_p_weightSize_out1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal updateParameter_float_16u_entry90_U0_p_weightSize_out1_write : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_p_biasSize_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal updateParameter_float_16u_entry90_U0_p_biasSize_out_write : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_p_biasSize_out2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal updateParameter_float_16u_entry90_U0_p_biasSize_out2_write : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_ap_start : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_ap_done : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_ap_continue : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_ap_idle : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_ap_ready : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_p_learningRate_read : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_p_batchSize_read : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out_write : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out1_write : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_ap_start : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_ap_done : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_ap_continue : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_ap_idle : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_ap_ready : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_p_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal readVec2Stream_float_16u_1_U0_p_out_write : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_p_n_read : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_ce0 : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_ce1 : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_ap_start : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_ap_done : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_ap_continue : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_ap_idle : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_ap_ready : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_l_weightGradient_read : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_l_weightGradientScal_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scal_float_16u_unsigned_int_37_U0_l_weightGradientScal_write : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_p_weightSize_read : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_l_multiplicator_loc_read : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_p_weightSize_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal scal_float_16u_unsigned_int_37_U0_p_weightSize_out_write : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_ap_start : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_ap_done : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_ap_continue : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_ap_idle : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_ap_ready : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_p_out_din : STD_LOGIC_VECTOR (511 downto 0);
    signal readVec2Stream_float_16u_U0_p_out_write : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_p_n_read : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_bramBiasGradientAvg_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal readVec2Stream_float_16u_U0_bramBiasGradientAvg_ce0 : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_bramBiasGradientAvg_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal readVec2Stream_float_16u_U0_bramBiasGradientAvg_ce1 : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_ap_start : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_ap_done : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_ap_continue : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_ap_idle : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_ap_ready : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_p_x_read : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_p_res_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scal_float_16u_unsigned_int_U0_p_res_write : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_p_biasSize_read : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_l_multiplicator_loc_read : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_p_biasSize_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal scal_float_16u_unsigned_int_U0_p_biasSize_out_write : STD_LOGIC;
    signal accumulate_float_16u_138_U0_ap_start : STD_LOGIC;
    signal accumulate_float_16u_138_U0_ap_done : STD_LOGIC;
    signal accumulate_float_16u_138_U0_ap_continue : STD_LOGIC;
    signal accumulate_float_16u_138_U0_ap_idle : STD_LOGIC;
    signal accumulate_float_16u_138_U0_ap_ready : STD_LOGIC;
    signal accumulate_float_16u_138_U0_p_values_read : STD_LOGIC;
    signal accumulate_float_16u_138_U0_p_accumulator_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal accumulate_float_16u_138_U0_p_accumulator_ce0 : STD_LOGIC;
    signal accumulate_float_16u_138_U0_p_accumulator_we0 : STD_LOGIC;
    signal accumulate_float_16u_138_U0_p_accumulator_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulate_float_16u_138_U0_p_accumulator_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal accumulate_float_16u_138_U0_p_accumulator_ce1 : STD_LOGIC;
    signal accumulate_float_16u_138_U0_p_accumulator_we1 : STD_LOGIC;
    signal accumulate_float_16u_138_U0_p_accumulator_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulate_float_16u_138_U0_p_size_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal accumulate_float_16u_39_U0_ap_start : STD_LOGIC;
    signal accumulate_float_16u_39_U0_ap_done : STD_LOGIC;
    signal accumulate_float_16u_39_U0_ap_continue : STD_LOGIC;
    signal accumulate_float_16u_39_U0_ap_idle : STD_LOGIC;
    signal accumulate_float_16u_39_U0_ap_ready : STD_LOGIC;
    signal accumulate_float_16u_39_U0_p_values_read : STD_LOGIC;
    signal accumulate_float_16u_39_U0_p_accumulator_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal accumulate_float_16u_39_U0_p_accumulator_ce0 : STD_LOGIC;
    signal accumulate_float_16u_39_U0_p_accumulator_we0 : STD_LOGIC;
    signal accumulate_float_16u_39_U0_p_accumulator_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulate_float_16u_39_U0_p_accumulator_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal accumulate_float_16u_39_U0_p_accumulator_ce1 : STD_LOGIC;
    signal accumulate_float_16u_39_U0_p_accumulator_we1 : STD_LOGIC;
    signal accumulate_float_16u_39_U0_p_accumulator_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulate_float_16u_39_U0_p_size_read : STD_LOGIC;
    signal p_learningRate_c_full_n : STD_LOGIC;
    signal p_learningRate_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_learningRate_c_empty_n : STD_LOGIC;
    signal p_batchSize_c_full_n : STD_LOGIC;
    signal p_batchSize_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_batchSize_c_empty_n : STD_LOGIC;
    signal p_weightSize_c_full_n : STD_LOGIC;
    signal p_weightSize_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_weightSize_c_empty_n : STD_LOGIC;
    signal p_weightSize_c15_full_n : STD_LOGIC;
    signal p_weightSize_c15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_weightSize_c15_empty_n : STD_LOGIC;
    signal p_biasSize_c_full_n : STD_LOGIC;
    signal p_biasSize_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_biasSize_c_empty_n : STD_LOGIC;
    signal p_biasSize_c16_full_n : STD_LOGIC;
    signal p_biasSize_c16_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_biasSize_c16_empty_n : STD_LOGIC;
    signal l_multiplicator_loc_c_full_n : STD_LOGIC;
    signal l_multiplicator_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal l_multiplicator_loc_c_empty_n : STD_LOGIC;
    signal l_multiplicator_loc_c17_full_n : STD_LOGIC;
    signal l_multiplicator_loc_c17_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal l_multiplicator_loc_c17_empty_n : STD_LOGIC;
    signal l_weightGradient_full_n : STD_LOGIC;
    signal l_weightGradient_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_weightGradient_empty_n : STD_LOGIC;
    signal l_weightGradientScal_full_n : STD_LOGIC;
    signal l_weightGradientScal_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_weightGradientScal_empty_n : STD_LOGIC;
    signal p_weightSize_c18_full_n : STD_LOGIC;
    signal p_weightSize_c18_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_weightSize_c18_empty_n : STD_LOGIC;
    signal l_biasGradient_full_n : STD_LOGIC;
    signal l_biasGradient_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_biasGradient_empty_n : STD_LOGIC;
    signal l_biasGradientScal_full_n : STD_LOGIC;
    signal l_biasGradientScal_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_biasGradientScal_empty_n : STD_LOGIC;
    signal p_biasSize_c19_full_n : STD_LOGIC;
    signal p_biasSize_c19_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_biasSize_c19_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_updateParameter_float_16u_entry90_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_updateParameter_float_16u_entry90_U0_ap_ready : STD_LOGIC;
    signal updateParameter_float_16u_entry90_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_readVec2Stream_float_16u_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_readVec2Stream_float_16u_1_U0_ap_ready : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_readVec2Stream_float_16u_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_readVec2Stream_float_16u_U0_ap_ready : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_accumulate_float_16u_138_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_accumulate_float_16u_138_U0_ap_ready : STD_LOGIC;
    signal accumulate_float_16u_138_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_accumulate_float_16u_39_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_accumulate_float_16u_39_U0_ap_ready : STD_LOGIC;
    signal accumulate_float_16u_39_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_updateParameter_float_16u_Block_split1_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_updateParameter_float_16u_Block_split1_proc_U0_full_n : STD_LOGIC;
    signal start_for_updateParameter_float_16u_Block_split1_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_updateParameter_float_16u_Block_split1_proc_U0_empty_n : STD_LOGIC;
    signal start_for_scal_float_16u_unsigned_int_37_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scal_float_16u_unsigned_int_37_U0_full_n : STD_LOGIC;
    signal start_for_scal_float_16u_unsigned_int_37_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scal_float_16u_unsigned_int_37_U0_empty_n : STD_LOGIC;
    signal start_for_scal_float_16u_unsigned_int_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scal_float_16u_unsigned_int_U0_full_n : STD_LOGIC;
    signal start_for_scal_float_16u_unsigned_int_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scal_float_16u_unsigned_int_U0_empty_n : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_start_full_n : STD_LOGIC;
    signal updateParameter_float_16u_Block_split1_proc_U0_start_write : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_start_full_n : STD_LOGIC;
    signal readVec2Stream_float_16u_1_U0_start_write : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_start_full_n : STD_LOGIC;
    signal scal_float_16u_unsigned_int_37_U0_start_write : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_start_full_n : STD_LOGIC;
    signal readVec2Stream_float_16u_U0_start_write : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_start_full_n : STD_LOGIC;
    signal scal_float_16u_unsigned_int_U0_start_write : STD_LOGIC;
    signal accumulate_float_16u_138_U0_start_full_n : STD_LOGIC;
    signal accumulate_float_16u_138_U0_start_write : STD_LOGIC;
    signal accumulate_float_16u_39_U0_start_full_n : STD_LOGIC;
    signal accumulate_float_16u_39_U0_start_write : STD_LOGIC;

    component BGD_updateParameter_float_16u_entry90 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_learningRate : IN STD_LOGIC_VECTOR (31 downto 0);
        p_batchSize : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weightSize : IN STD_LOGIC_VECTOR (31 downto 0);
        p_biasSize : IN STD_LOGIC_VECTOR (31 downto 0);
        p_learningRate_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_learningRate_out_full_n : IN STD_LOGIC;
        p_learningRate_out_write : OUT STD_LOGIC;
        p_batchSize_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_batchSize_out_full_n : IN STD_LOGIC;
        p_batchSize_out_write : OUT STD_LOGIC;
        p_weightSize_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weightSize_out_full_n : IN STD_LOGIC;
        p_weightSize_out_write : OUT STD_LOGIC;
        p_weightSize_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weightSize_out1_full_n : IN STD_LOGIC;
        p_weightSize_out1_write : OUT STD_LOGIC;
        p_biasSize_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_biasSize_out_full_n : IN STD_LOGIC;
        p_biasSize_out_write : OUT STD_LOGIC;
        p_biasSize_out2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_biasSize_out2_full_n : IN STD_LOGIC;
        p_biasSize_out2_write : OUT STD_LOGIC );
    end component;


    component BGD_updateParameter_float_16u_Block_split1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_learningRate_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_learningRate_empty_n : IN STD_LOGIC;
        p_learningRate_read : OUT STD_LOGIC;
        p_batchSize_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_batchSize_empty_n : IN STD_LOGIC;
        p_batchSize_read : OUT STD_LOGIC;
        l_multiplicator_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        l_multiplicator_out_out_full_n : IN STD_LOGIC;
        l_multiplicator_out_out_write : OUT STD_LOGIC;
        l_multiplicator_out_out1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        l_multiplicator_out_out1_full_n : IN STD_LOGIC;
        l_multiplicator_out_out1_write : OUT STD_LOGIC );
    end component;


    component BGD_readVec2Stream_float_16u_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        p_out_full_n : IN STD_LOGIC;
        p_out_write : OUT STD_LOGIC;
        p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_n_empty_n : IN STD_LOGIC;
        p_n_read : OUT STD_LOGIC;
        bramWeightGradientAvg_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        bramWeightGradientAvg_ce0 : OUT STD_LOGIC;
        bramWeightGradientAvg_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bramWeightGradientAvg_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        bramWeightGradientAvg_ce1 : OUT STD_LOGIC;
        bramWeightGradientAvg_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BGD_scal_float_16u_unsigned_int_37 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        l_weightGradient_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_weightGradient_empty_n : IN STD_LOGIC;
        l_weightGradient_read : OUT STD_LOGIC;
        l_weightGradientScal_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_weightGradientScal_full_n : IN STD_LOGIC;
        l_weightGradientScal_write : OUT STD_LOGIC;
        p_weightSize_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weightSize_empty_n : IN STD_LOGIC;
        p_weightSize_read : OUT STD_LOGIC;
        l_multiplicator_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        l_multiplicator_loc_empty_n : IN STD_LOGIC;
        l_multiplicator_loc_read : OUT STD_LOGIC;
        p_weightSize_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weightSize_out_full_n : IN STD_LOGIC;
        p_weightSize_out_write : OUT STD_LOGIC );
    end component;


    component BGD_readVec2Stream_float_16u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_out_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        p_out_full_n : IN STD_LOGIC;
        p_out_write : OUT STD_LOGIC;
        p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_n_empty_n : IN STD_LOGIC;
        p_n_read : OUT STD_LOGIC;
        bramBiasGradientAvg_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        bramBiasGradientAvg_ce0 : OUT STD_LOGIC;
        bramBiasGradientAvg_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bramBiasGradientAvg_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        bramBiasGradientAvg_ce1 : OUT STD_LOGIC;
        bramBiasGradientAvg_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BGD_scal_float_16u_unsigned_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_x_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        p_x_empty_n : IN STD_LOGIC;
        p_x_read : OUT STD_LOGIC;
        p_res_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        p_res_full_n : IN STD_LOGIC;
        p_res_write : OUT STD_LOGIC;
        p_biasSize_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_biasSize_empty_n : IN STD_LOGIC;
        p_biasSize_read : OUT STD_LOGIC;
        l_multiplicator_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        l_multiplicator_loc_empty_n : IN STD_LOGIC;
        l_multiplicator_loc_read : OUT STD_LOGIC;
        p_biasSize_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_biasSize_out_full_n : IN STD_LOGIC;
        p_biasSize_out_write : OUT STD_LOGIC );
    end component;


    component BGD_accumulate_float_16u_138 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_values_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        p_values_empty_n : IN STD_LOGIC;
        p_values_read : OUT STD_LOGIC;
        p_accumulator_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_accumulator_ce0 : OUT STD_LOGIC;
        p_accumulator_we0 : OUT STD_LOGIC;
        p_accumulator_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_accumulator_ce1 : OUT STD_LOGIC;
        p_accumulator_we1 : OUT STD_LOGIC;
        p_accumulator_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_size_empty_n : IN STD_LOGIC;
        p_size_read : OUT STD_LOGIC );
    end component;


    component BGD_accumulate_float_16u_39 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_values_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        p_values_empty_n : IN STD_LOGIC;
        p_values_read : OUT STD_LOGIC;
        p_accumulator_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_accumulator_ce0 : OUT STD_LOGIC;
        p_accumulator_we0 : OUT STD_LOGIC;
        p_accumulator_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_accumulator_ce1 : OUT STD_LOGIC;
        p_accumulator_we1 : OUT STD_LOGIC;
        p_accumulator_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_accumulator_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_size_empty_n : IN STD_LOGIC;
        p_size_read : OUT STD_LOGIC );
    end component;


    component BGD_fifo_w32_d2_S_x4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w32_d3_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_fifo_w512_d2_S_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_start_for_updateParameter_float_16u_Block_split1_proc_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_start_for_scal_float_16u_unsigned_int_37_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component BGD_start_for_scal_float_16u_unsigned_int_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    updateParameter_float_16u_entry90_U0 : component BGD_updateParameter_float_16u_entry90
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => updateParameter_float_16u_entry90_U0_ap_start,
        start_full_n => updateParameter_float_16u_entry90_U0_start_full_n,
        ap_done => updateParameter_float_16u_entry90_U0_ap_done,
        ap_continue => updateParameter_float_16u_entry90_U0_ap_continue,
        ap_idle => updateParameter_float_16u_entry90_U0_ap_idle,
        ap_ready => updateParameter_float_16u_entry90_U0_ap_ready,
        start_out => updateParameter_float_16u_entry90_U0_start_out,
        start_write => updateParameter_float_16u_entry90_U0_start_write,
        p_learningRate => p_learningRate,
        p_batchSize => p_batchSize,
        p_weightSize => p_weightSize,
        p_biasSize => p_biasSize,
        p_learningRate_out_din => updateParameter_float_16u_entry90_U0_p_learningRate_out_din,
        p_learningRate_out_full_n => p_learningRate_c_full_n,
        p_learningRate_out_write => updateParameter_float_16u_entry90_U0_p_learningRate_out_write,
        p_batchSize_out_din => updateParameter_float_16u_entry90_U0_p_batchSize_out_din,
        p_batchSize_out_full_n => p_batchSize_c_full_n,
        p_batchSize_out_write => updateParameter_float_16u_entry90_U0_p_batchSize_out_write,
        p_weightSize_out_din => updateParameter_float_16u_entry90_U0_p_weightSize_out_din,
        p_weightSize_out_full_n => p_weightSize_c_full_n,
        p_weightSize_out_write => updateParameter_float_16u_entry90_U0_p_weightSize_out_write,
        p_weightSize_out1_din => updateParameter_float_16u_entry90_U0_p_weightSize_out1_din,
        p_weightSize_out1_full_n => p_weightSize_c15_full_n,
        p_weightSize_out1_write => updateParameter_float_16u_entry90_U0_p_weightSize_out1_write,
        p_biasSize_out_din => updateParameter_float_16u_entry90_U0_p_biasSize_out_din,
        p_biasSize_out_full_n => p_biasSize_c_full_n,
        p_biasSize_out_write => updateParameter_float_16u_entry90_U0_p_biasSize_out_write,
        p_biasSize_out2_din => updateParameter_float_16u_entry90_U0_p_biasSize_out2_din,
        p_biasSize_out2_full_n => p_biasSize_c16_full_n,
        p_biasSize_out2_write => updateParameter_float_16u_entry90_U0_p_biasSize_out2_write);

    updateParameter_float_16u_Block_split1_proc_U0 : component BGD_updateParameter_float_16u_Block_split1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => updateParameter_float_16u_Block_split1_proc_U0_ap_start,
        ap_done => updateParameter_float_16u_Block_split1_proc_U0_ap_done,
        ap_continue => updateParameter_float_16u_Block_split1_proc_U0_ap_continue,
        ap_idle => updateParameter_float_16u_Block_split1_proc_U0_ap_idle,
        ap_ready => updateParameter_float_16u_Block_split1_proc_U0_ap_ready,
        p_learningRate_dout => p_learningRate_c_dout,
        p_learningRate_empty_n => p_learningRate_c_empty_n,
        p_learningRate_read => updateParameter_float_16u_Block_split1_proc_U0_p_learningRate_read,
        p_batchSize_dout => p_batchSize_c_dout,
        p_batchSize_empty_n => p_batchSize_c_empty_n,
        p_batchSize_read => updateParameter_float_16u_Block_split1_proc_U0_p_batchSize_read,
        l_multiplicator_out_out_din => updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out_din,
        l_multiplicator_out_out_full_n => l_multiplicator_loc_c_full_n,
        l_multiplicator_out_out_write => updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out_write,
        l_multiplicator_out_out1_din => updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out1_din,
        l_multiplicator_out_out1_full_n => l_multiplicator_loc_c17_full_n,
        l_multiplicator_out_out1_write => updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out1_write);

    readVec2Stream_float_16u_1_U0 : component BGD_readVec2Stream_float_16u_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => readVec2Stream_float_16u_1_U0_ap_start,
        ap_done => readVec2Stream_float_16u_1_U0_ap_done,
        ap_continue => readVec2Stream_float_16u_1_U0_ap_continue,
        ap_idle => readVec2Stream_float_16u_1_U0_ap_idle,
        ap_ready => readVec2Stream_float_16u_1_U0_ap_ready,
        p_out_din => readVec2Stream_float_16u_1_U0_p_out_din,
        p_out_full_n => l_weightGradient_full_n,
        p_out_write => readVec2Stream_float_16u_1_U0_p_out_write,
        p_n_dout => p_weightSize_c_dout,
        p_n_empty_n => p_weightSize_c_empty_n,
        p_n_read => readVec2Stream_float_16u_1_U0_p_n_read,
        bramWeightGradientAvg_address0 => readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_address0,
        bramWeightGradientAvg_ce0 => readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_ce0,
        bramWeightGradientAvg_q0 => bramWeightGradientAvg_q0,
        bramWeightGradientAvg_address1 => readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_address1,
        bramWeightGradientAvg_ce1 => readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_ce1,
        bramWeightGradientAvg_q1 => bramWeightGradientAvg_q1);

    scal_float_16u_unsigned_int_37_U0 : component BGD_scal_float_16u_unsigned_int_37
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scal_float_16u_unsigned_int_37_U0_ap_start,
        ap_done => scal_float_16u_unsigned_int_37_U0_ap_done,
        ap_continue => scal_float_16u_unsigned_int_37_U0_ap_continue,
        ap_idle => scal_float_16u_unsigned_int_37_U0_ap_idle,
        ap_ready => scal_float_16u_unsigned_int_37_U0_ap_ready,
        l_weightGradient_dout => l_weightGradient_dout,
        l_weightGradient_empty_n => l_weightGradient_empty_n,
        l_weightGradient_read => scal_float_16u_unsigned_int_37_U0_l_weightGradient_read,
        l_weightGradientScal_din => scal_float_16u_unsigned_int_37_U0_l_weightGradientScal_din,
        l_weightGradientScal_full_n => l_weightGradientScal_full_n,
        l_weightGradientScal_write => scal_float_16u_unsigned_int_37_U0_l_weightGradientScal_write,
        p_weightSize_dout => p_weightSize_c15_dout,
        p_weightSize_empty_n => p_weightSize_c15_empty_n,
        p_weightSize_read => scal_float_16u_unsigned_int_37_U0_p_weightSize_read,
        l_multiplicator_loc_dout => l_multiplicator_loc_c_dout,
        l_multiplicator_loc_empty_n => l_multiplicator_loc_c_empty_n,
        l_multiplicator_loc_read => scal_float_16u_unsigned_int_37_U0_l_multiplicator_loc_read,
        p_weightSize_out_din => scal_float_16u_unsigned_int_37_U0_p_weightSize_out_din,
        p_weightSize_out_full_n => p_weightSize_c18_full_n,
        p_weightSize_out_write => scal_float_16u_unsigned_int_37_U0_p_weightSize_out_write);

    readVec2Stream_float_16u_U0 : component BGD_readVec2Stream_float_16u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => readVec2Stream_float_16u_U0_ap_start,
        ap_done => readVec2Stream_float_16u_U0_ap_done,
        ap_continue => readVec2Stream_float_16u_U0_ap_continue,
        ap_idle => readVec2Stream_float_16u_U0_ap_idle,
        ap_ready => readVec2Stream_float_16u_U0_ap_ready,
        p_out_din => readVec2Stream_float_16u_U0_p_out_din,
        p_out_full_n => l_biasGradient_full_n,
        p_out_write => readVec2Stream_float_16u_U0_p_out_write,
        p_n_dout => p_biasSize_c_dout,
        p_n_empty_n => p_biasSize_c_empty_n,
        p_n_read => readVec2Stream_float_16u_U0_p_n_read,
        bramBiasGradientAvg_address0 => readVec2Stream_float_16u_U0_bramBiasGradientAvg_address0,
        bramBiasGradientAvg_ce0 => readVec2Stream_float_16u_U0_bramBiasGradientAvg_ce0,
        bramBiasGradientAvg_q0 => bramBiasGradientAvg_q0,
        bramBiasGradientAvg_address1 => readVec2Stream_float_16u_U0_bramBiasGradientAvg_address1,
        bramBiasGradientAvg_ce1 => readVec2Stream_float_16u_U0_bramBiasGradientAvg_ce1,
        bramBiasGradientAvg_q1 => bramBiasGradientAvg_q1);

    scal_float_16u_unsigned_int_U0 : component BGD_scal_float_16u_unsigned_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scal_float_16u_unsigned_int_U0_ap_start,
        ap_done => scal_float_16u_unsigned_int_U0_ap_done,
        ap_continue => scal_float_16u_unsigned_int_U0_ap_continue,
        ap_idle => scal_float_16u_unsigned_int_U0_ap_idle,
        ap_ready => scal_float_16u_unsigned_int_U0_ap_ready,
        p_x_dout => l_biasGradient_dout,
        p_x_empty_n => l_biasGradient_empty_n,
        p_x_read => scal_float_16u_unsigned_int_U0_p_x_read,
        p_res_din => scal_float_16u_unsigned_int_U0_p_res_din,
        p_res_full_n => l_biasGradientScal_full_n,
        p_res_write => scal_float_16u_unsigned_int_U0_p_res_write,
        p_biasSize_dout => p_biasSize_c16_dout,
        p_biasSize_empty_n => p_biasSize_c16_empty_n,
        p_biasSize_read => scal_float_16u_unsigned_int_U0_p_biasSize_read,
        l_multiplicator_loc_dout => l_multiplicator_loc_c17_dout,
        l_multiplicator_loc_empty_n => l_multiplicator_loc_c17_empty_n,
        l_multiplicator_loc_read => scal_float_16u_unsigned_int_U0_l_multiplicator_loc_read,
        p_biasSize_out_din => scal_float_16u_unsigned_int_U0_p_biasSize_out_din,
        p_biasSize_out_full_n => p_biasSize_c19_full_n,
        p_biasSize_out_write => scal_float_16u_unsigned_int_U0_p_biasSize_out_write);

    accumulate_float_16u_138_U0 : component BGD_accumulate_float_16u_138
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => accumulate_float_16u_138_U0_ap_start,
        ap_done => accumulate_float_16u_138_U0_ap_done,
        ap_continue => accumulate_float_16u_138_U0_ap_continue,
        ap_idle => accumulate_float_16u_138_U0_ap_idle,
        ap_ready => accumulate_float_16u_138_U0_ap_ready,
        p_values_dout => l_weightGradientScal_dout,
        p_values_empty_n => l_weightGradientScal_empty_n,
        p_values_read => accumulate_float_16u_138_U0_p_values_read,
        p_accumulator_address0 => accumulate_float_16u_138_U0_p_accumulator_address0,
        p_accumulator_ce0 => accumulate_float_16u_138_U0_p_accumulator_ce0,
        p_accumulator_we0 => accumulate_float_16u_138_U0_p_accumulator_we0,
        p_accumulator_d0 => accumulate_float_16u_138_U0_p_accumulator_d0,
        p_accumulator_q0 => bramWeight_q0,
        p_accumulator_address1 => accumulate_float_16u_138_U0_p_accumulator_address1,
        p_accumulator_ce1 => accumulate_float_16u_138_U0_p_accumulator_ce1,
        p_accumulator_we1 => accumulate_float_16u_138_U0_p_accumulator_we1,
        p_accumulator_d1 => accumulate_float_16u_138_U0_p_accumulator_d1,
        p_accumulator_q1 => bramWeight_q1,
        p_size_dout => p_weightSize_c18_dout,
        p_size_empty_n => p_weightSize_c18_empty_n,
        p_size_read => accumulate_float_16u_138_U0_p_size_read);

    accumulate_float_16u_39_U0 : component BGD_accumulate_float_16u_39
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => accumulate_float_16u_39_U0_ap_start,
        ap_done => accumulate_float_16u_39_U0_ap_done,
        ap_continue => accumulate_float_16u_39_U0_ap_continue,
        ap_idle => accumulate_float_16u_39_U0_ap_idle,
        ap_ready => accumulate_float_16u_39_U0_ap_ready,
        p_values_dout => l_biasGradientScal_dout,
        p_values_empty_n => l_biasGradientScal_empty_n,
        p_values_read => accumulate_float_16u_39_U0_p_values_read,
        p_accumulator_address0 => accumulate_float_16u_39_U0_p_accumulator_address0,
        p_accumulator_ce0 => accumulate_float_16u_39_U0_p_accumulator_ce0,
        p_accumulator_we0 => accumulate_float_16u_39_U0_p_accumulator_we0,
        p_accumulator_d0 => accumulate_float_16u_39_U0_p_accumulator_d0,
        p_accumulator_q0 => bramBias_q0,
        p_accumulator_address1 => accumulate_float_16u_39_U0_p_accumulator_address1,
        p_accumulator_ce1 => accumulate_float_16u_39_U0_p_accumulator_ce1,
        p_accumulator_we1 => accumulate_float_16u_39_U0_p_accumulator_we1,
        p_accumulator_d1 => accumulate_float_16u_39_U0_p_accumulator_d1,
        p_accumulator_q1 => bramBias_q1,
        p_size_dout => p_biasSize_c19_dout,
        p_size_empty_n => p_biasSize_c19_empty_n,
        p_size_read => accumulate_float_16u_39_U0_p_size_read);

    p_learningRate_c_U : component BGD_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => updateParameter_float_16u_entry90_U0_p_learningRate_out_din,
        if_full_n => p_learningRate_c_full_n,
        if_write => updateParameter_float_16u_entry90_U0_p_learningRate_out_write,
        if_dout => p_learningRate_c_dout,
        if_empty_n => p_learningRate_c_empty_n,
        if_read => updateParameter_float_16u_Block_split1_proc_U0_p_learningRate_read);

    p_batchSize_c_U : component BGD_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => updateParameter_float_16u_entry90_U0_p_batchSize_out_din,
        if_full_n => p_batchSize_c_full_n,
        if_write => updateParameter_float_16u_entry90_U0_p_batchSize_out_write,
        if_dout => p_batchSize_c_dout,
        if_empty_n => p_batchSize_c_empty_n,
        if_read => updateParameter_float_16u_Block_split1_proc_U0_p_batchSize_read);

    p_weightSize_c_U : component BGD_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => updateParameter_float_16u_entry90_U0_p_weightSize_out_din,
        if_full_n => p_weightSize_c_full_n,
        if_write => updateParameter_float_16u_entry90_U0_p_weightSize_out_write,
        if_dout => p_weightSize_c_dout,
        if_empty_n => p_weightSize_c_empty_n,
        if_read => readVec2Stream_float_16u_1_U0_p_n_read);

    p_weightSize_c15_U : component BGD_fifo_w32_d3_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => updateParameter_float_16u_entry90_U0_p_weightSize_out1_din,
        if_full_n => p_weightSize_c15_full_n,
        if_write => updateParameter_float_16u_entry90_U0_p_weightSize_out1_write,
        if_dout => p_weightSize_c15_dout,
        if_empty_n => p_weightSize_c15_empty_n,
        if_read => scal_float_16u_unsigned_int_37_U0_p_weightSize_read);

    p_biasSize_c_U : component BGD_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => updateParameter_float_16u_entry90_U0_p_biasSize_out_din,
        if_full_n => p_biasSize_c_full_n,
        if_write => updateParameter_float_16u_entry90_U0_p_biasSize_out_write,
        if_dout => p_biasSize_c_dout,
        if_empty_n => p_biasSize_c_empty_n,
        if_read => readVec2Stream_float_16u_U0_p_n_read);

    p_biasSize_c16_U : component BGD_fifo_w32_d3_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => updateParameter_float_16u_entry90_U0_p_biasSize_out2_din,
        if_full_n => p_biasSize_c16_full_n,
        if_write => updateParameter_float_16u_entry90_U0_p_biasSize_out2_write,
        if_dout => p_biasSize_c16_dout,
        if_empty_n => p_biasSize_c16_empty_n,
        if_read => scal_float_16u_unsigned_int_U0_p_biasSize_read);

    l_multiplicator_loc_c_U : component BGD_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out_din,
        if_full_n => l_multiplicator_loc_c_full_n,
        if_write => updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out_write,
        if_dout => l_multiplicator_loc_c_dout,
        if_empty_n => l_multiplicator_loc_c_empty_n,
        if_read => scal_float_16u_unsigned_int_37_U0_l_multiplicator_loc_read);

    l_multiplicator_loc_c17_U : component BGD_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out1_din,
        if_full_n => l_multiplicator_loc_c17_full_n,
        if_write => updateParameter_float_16u_Block_split1_proc_U0_l_multiplicator_out_out1_write,
        if_dout => l_multiplicator_loc_c17_dout,
        if_empty_n => l_multiplicator_loc_c17_empty_n,
        if_read => scal_float_16u_unsigned_int_U0_l_multiplicator_loc_read);

    l_weightGradient_U : component BGD_fifo_w512_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => readVec2Stream_float_16u_1_U0_p_out_din,
        if_full_n => l_weightGradient_full_n,
        if_write => readVec2Stream_float_16u_1_U0_p_out_write,
        if_dout => l_weightGradient_dout,
        if_empty_n => l_weightGradient_empty_n,
        if_read => scal_float_16u_unsigned_int_37_U0_l_weightGradient_read);

    l_weightGradientScal_U : component BGD_fifo_w512_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scal_float_16u_unsigned_int_37_U0_l_weightGradientScal_din,
        if_full_n => l_weightGradientScal_full_n,
        if_write => scal_float_16u_unsigned_int_37_U0_l_weightGradientScal_write,
        if_dout => l_weightGradientScal_dout,
        if_empty_n => l_weightGradientScal_empty_n,
        if_read => accumulate_float_16u_138_U0_p_values_read);

    p_weightSize_c18_U : component BGD_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scal_float_16u_unsigned_int_37_U0_p_weightSize_out_din,
        if_full_n => p_weightSize_c18_full_n,
        if_write => scal_float_16u_unsigned_int_37_U0_p_weightSize_out_write,
        if_dout => p_weightSize_c18_dout,
        if_empty_n => p_weightSize_c18_empty_n,
        if_read => accumulate_float_16u_138_U0_p_size_read);

    l_biasGradient_U : component BGD_fifo_w512_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => readVec2Stream_float_16u_U0_p_out_din,
        if_full_n => l_biasGradient_full_n,
        if_write => readVec2Stream_float_16u_U0_p_out_write,
        if_dout => l_biasGradient_dout,
        if_empty_n => l_biasGradient_empty_n,
        if_read => scal_float_16u_unsigned_int_U0_p_x_read);

    l_biasGradientScal_U : component BGD_fifo_w512_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scal_float_16u_unsigned_int_U0_p_res_din,
        if_full_n => l_biasGradientScal_full_n,
        if_write => scal_float_16u_unsigned_int_U0_p_res_write,
        if_dout => l_biasGradientScal_dout,
        if_empty_n => l_biasGradientScal_empty_n,
        if_read => accumulate_float_16u_39_U0_p_values_read);

    p_biasSize_c19_U : component BGD_fifo_w32_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scal_float_16u_unsigned_int_U0_p_biasSize_out_din,
        if_full_n => p_biasSize_c19_full_n,
        if_write => scal_float_16u_unsigned_int_U0_p_biasSize_out_write,
        if_dout => p_biasSize_c19_dout,
        if_empty_n => p_biasSize_c19_empty_n,
        if_read => accumulate_float_16u_39_U0_p_size_read);

    start_for_updateParameter_float_16u_Block_split1_proc_U0_U : component BGD_start_for_updateParameter_float_16u_Block_split1_proc_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_updateParameter_float_16u_Block_split1_proc_U0_din,
        if_full_n => start_for_updateParameter_float_16u_Block_split1_proc_U0_full_n,
        if_write => updateParameter_float_16u_entry90_U0_start_write,
        if_dout => start_for_updateParameter_float_16u_Block_split1_proc_U0_dout,
        if_empty_n => start_for_updateParameter_float_16u_Block_split1_proc_U0_empty_n,
        if_read => updateParameter_float_16u_Block_split1_proc_U0_ap_ready);

    start_for_scal_float_16u_unsigned_int_37_U0_U : component BGD_start_for_scal_float_16u_unsigned_int_37_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scal_float_16u_unsigned_int_37_U0_din,
        if_full_n => start_for_scal_float_16u_unsigned_int_37_U0_full_n,
        if_write => updateParameter_float_16u_entry90_U0_start_write,
        if_dout => start_for_scal_float_16u_unsigned_int_37_U0_dout,
        if_empty_n => start_for_scal_float_16u_unsigned_int_37_U0_empty_n,
        if_read => scal_float_16u_unsigned_int_37_U0_ap_ready);

    start_for_scal_float_16u_unsigned_int_U0_U : component BGD_start_for_scal_float_16u_unsigned_int_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scal_float_16u_unsigned_int_U0_din,
        if_full_n => start_for_scal_float_16u_unsigned_int_U0_full_n,
        if_write => updateParameter_float_16u_entry90_U0_start_write,
        if_dout => start_for_scal_float_16u_unsigned_int_U0_dout,
        if_empty_n => start_for_scal_float_16u_unsigned_int_U0_empty_n,
        if_read => scal_float_16u_unsigned_int_U0_ap_ready);





    ap_sync_reg_accumulate_float_16u_138_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_accumulate_float_16u_138_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_accumulate_float_16u_138_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_accumulate_float_16u_138_U0_ap_ready <= ap_sync_accumulate_float_16u_138_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_accumulate_float_16u_39_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_accumulate_float_16u_39_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_accumulate_float_16u_39_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_accumulate_float_16u_39_U0_ap_ready <= ap_sync_accumulate_float_16u_39_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_readVec2Stream_float_16u_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_readVec2Stream_float_16u_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_readVec2Stream_float_16u_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_readVec2Stream_float_16u_1_U0_ap_ready <= ap_sync_readVec2Stream_float_16u_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_readVec2Stream_float_16u_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_readVec2Stream_float_16u_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_readVec2Stream_float_16u_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_readVec2Stream_float_16u_U0_ap_ready <= ap_sync_readVec2Stream_float_16u_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_updateParameter_float_16u_entry90_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_updateParameter_float_16u_entry90_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_updateParameter_float_16u_entry90_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_updateParameter_float_16u_entry90_U0_ap_ready <= ap_sync_updateParameter_float_16u_entry90_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    accumulate_float_16u_138_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = accumulate_float_16u_138_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                accumulate_float_16u_138_U0_ap_ready_count <= std_logic_vector(unsigned(accumulate_float_16u_138_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = accumulate_float_16u_138_U0_ap_ready) and (ap_sync_ready = ap_const_logic_0))) then 
                accumulate_float_16u_138_U0_ap_ready_count <= std_logic_vector(unsigned(accumulate_float_16u_138_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    accumulate_float_16u_39_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = accumulate_float_16u_39_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                accumulate_float_16u_39_U0_ap_ready_count <= std_logic_vector(unsigned(accumulate_float_16u_39_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = accumulate_float_16u_39_U0_ap_ready) and (ap_sync_ready = ap_const_logic_0))) then 
                accumulate_float_16u_39_U0_ap_ready_count <= std_logic_vector(unsigned(accumulate_float_16u_39_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    readVec2Stream_float_16u_1_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (readVec2Stream_float_16u_1_U0_ap_ready = ap_const_logic_0))) then 
                readVec2Stream_float_16u_1_U0_ap_ready_count <= std_logic_vector(unsigned(readVec2Stream_float_16u_1_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (readVec2Stream_float_16u_1_U0_ap_ready = ap_const_logic_1))) then 
                readVec2Stream_float_16u_1_U0_ap_ready_count <= std_logic_vector(unsigned(readVec2Stream_float_16u_1_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    readVec2Stream_float_16u_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (readVec2Stream_float_16u_U0_ap_ready = ap_const_logic_0))) then 
                readVec2Stream_float_16u_U0_ap_ready_count <= std_logic_vector(unsigned(readVec2Stream_float_16u_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (readVec2Stream_float_16u_U0_ap_ready = ap_const_logic_1))) then 
                readVec2Stream_float_16u_U0_ap_ready_count <= std_logic_vector(unsigned(readVec2Stream_float_16u_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    updateParameter_float_16u_entry90_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((updateParameter_float_16u_entry90_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                updateParameter_float_16u_entry90_U0_ap_ready_count <= std_logic_vector(unsigned(updateParameter_float_16u_entry90_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((updateParameter_float_16u_entry90_U0_ap_ready = ap_const_logic_1) and (ap_sync_ready = ap_const_logic_0))) then 
                updateParameter_float_16u_entry90_U0_ap_ready_count <= std_logic_vector(unsigned(updateParameter_float_16u_entry90_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    accumulate_float_16u_138_U0_ap_continue <= ap_sync_continue;
    accumulate_float_16u_138_U0_ap_start <= ((ap_sync_reg_accumulate_float_16u_138_U0_ap_ready xor ap_const_logic_1) and ap_start);
    accumulate_float_16u_138_U0_start_full_n <= ap_const_logic_1;
    accumulate_float_16u_138_U0_start_write <= ap_const_logic_0;
    accumulate_float_16u_39_U0_ap_continue <= ap_sync_continue;
    accumulate_float_16u_39_U0_ap_start <= ((ap_sync_reg_accumulate_float_16u_39_U0_ap_ready xor ap_const_logic_1) and ap_start);
    accumulate_float_16u_39_U0_start_full_n <= ap_const_logic_1;
    accumulate_float_16u_39_U0_start_write <= ap_const_logic_0;
    ap_done <= ap_sync_done;
    ap_idle <= (updateParameter_float_16u_entry90_U0_ap_idle and updateParameter_float_16u_Block_split1_proc_U0_ap_idle and scal_float_16u_unsigned_int_U0_ap_idle and scal_float_16u_unsigned_int_37_U0_ap_idle and readVec2Stream_float_16u_U0_ap_idle and readVec2Stream_float_16u_1_U0_ap_idle and accumulate_float_16u_39_U0_ap_idle and accumulate_float_16u_138_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_accumulate_float_16u_138_U0_ap_ready <= (ap_sync_reg_accumulate_float_16u_138_U0_ap_ready or accumulate_float_16u_138_U0_ap_ready);
    ap_sync_accumulate_float_16u_39_U0_ap_ready <= (ap_sync_reg_accumulate_float_16u_39_U0_ap_ready or accumulate_float_16u_39_U0_ap_ready);
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (accumulate_float_16u_39_U0_ap_done and accumulate_float_16u_138_U0_ap_done);
    ap_sync_readVec2Stream_float_16u_1_U0_ap_ready <= (readVec2Stream_float_16u_1_U0_ap_ready or ap_sync_reg_readVec2Stream_float_16u_1_U0_ap_ready);
    ap_sync_readVec2Stream_float_16u_U0_ap_ready <= (readVec2Stream_float_16u_U0_ap_ready or ap_sync_reg_readVec2Stream_float_16u_U0_ap_ready);
    ap_sync_ready <= (ap_sync_updateParameter_float_16u_entry90_U0_ap_ready and ap_sync_readVec2Stream_float_16u_U0_ap_ready and ap_sync_readVec2Stream_float_16u_1_U0_ap_ready and ap_sync_accumulate_float_16u_39_U0_ap_ready and ap_sync_accumulate_float_16u_138_U0_ap_ready);
    ap_sync_updateParameter_float_16u_entry90_U0_ap_ready <= (updateParameter_float_16u_entry90_U0_ap_ready or ap_sync_reg_updateParameter_float_16u_entry90_U0_ap_ready);
    bramBiasGradientAvg_address0 <= readVec2Stream_float_16u_U0_bramBiasGradientAvg_address0;
    bramBiasGradientAvg_address1 <= readVec2Stream_float_16u_U0_bramBiasGradientAvg_address1;
    bramBiasGradientAvg_ce0 <= readVec2Stream_float_16u_U0_bramBiasGradientAvg_ce0;
    bramBiasGradientAvg_ce1 <= readVec2Stream_float_16u_U0_bramBiasGradientAvg_ce1;
    bramBiasGradientAvg_d0 <= ap_const_lv32_0;
    bramBiasGradientAvg_d1 <= ap_const_lv32_0;
    bramBiasGradientAvg_we0 <= ap_const_logic_0;
    bramBiasGradientAvg_we1 <= ap_const_logic_0;
    bramBias_address0 <= accumulate_float_16u_39_U0_p_accumulator_address0;
    bramBias_address1 <= accumulate_float_16u_39_U0_p_accumulator_address1;
    bramBias_ce0 <= accumulate_float_16u_39_U0_p_accumulator_ce0;
    bramBias_ce1 <= accumulate_float_16u_39_U0_p_accumulator_ce1;
    bramBias_d0 <= accumulate_float_16u_39_U0_p_accumulator_d0;
    bramBias_d1 <= accumulate_float_16u_39_U0_p_accumulator_d1;
    bramBias_we0 <= accumulate_float_16u_39_U0_p_accumulator_we0;
    bramBias_we1 <= accumulate_float_16u_39_U0_p_accumulator_we1;
    bramWeightGradientAvg_address0 <= readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_address0;
    bramWeightGradientAvg_address1 <= readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_address1;
    bramWeightGradientAvg_ce0 <= readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_ce0;
    bramWeightGradientAvg_ce1 <= readVec2Stream_float_16u_1_U0_bramWeightGradientAvg_ce1;
    bramWeightGradientAvg_d0 <= ap_const_lv32_0;
    bramWeightGradientAvg_d1 <= ap_const_lv32_0;
    bramWeightGradientAvg_we0 <= ap_const_logic_0;
    bramWeightGradientAvg_we1 <= ap_const_logic_0;
    bramWeight_address0 <= accumulate_float_16u_138_U0_p_accumulator_address0;
    bramWeight_address1 <= accumulate_float_16u_138_U0_p_accumulator_address1;
    bramWeight_ce0 <= accumulate_float_16u_138_U0_p_accumulator_ce0;
    bramWeight_ce1 <= accumulate_float_16u_138_U0_p_accumulator_ce1;
    bramWeight_d0 <= accumulate_float_16u_138_U0_p_accumulator_d0;
    bramWeight_d1 <= accumulate_float_16u_138_U0_p_accumulator_d1;
    bramWeight_we0 <= accumulate_float_16u_138_U0_p_accumulator_we0;
    bramWeight_we1 <= accumulate_float_16u_138_U0_p_accumulator_we1;
    readVec2Stream_float_16u_1_U0_ap_continue <= ap_const_logic_1;
    readVec2Stream_float_16u_1_U0_ap_start <= ((ap_sync_reg_readVec2Stream_float_16u_1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    readVec2Stream_float_16u_1_U0_start_full_n <= ap_const_logic_1;
    readVec2Stream_float_16u_1_U0_start_write <= ap_const_logic_0;
    readVec2Stream_float_16u_U0_ap_continue <= ap_const_logic_1;
    readVec2Stream_float_16u_U0_ap_start <= ((ap_sync_reg_readVec2Stream_float_16u_U0_ap_ready xor ap_const_logic_1) and ap_start);
    readVec2Stream_float_16u_U0_start_full_n <= ap_const_logic_1;
    readVec2Stream_float_16u_U0_start_write <= ap_const_logic_0;
    scal_float_16u_unsigned_int_37_U0_ap_continue <= ap_const_logic_1;
    scal_float_16u_unsigned_int_37_U0_ap_start <= start_for_scal_float_16u_unsigned_int_37_U0_empty_n;
    scal_float_16u_unsigned_int_37_U0_start_full_n <= ap_const_logic_1;
    scal_float_16u_unsigned_int_37_U0_start_write <= ap_const_logic_0;
    scal_float_16u_unsigned_int_U0_ap_continue <= ap_const_logic_1;
    scal_float_16u_unsigned_int_U0_ap_start <= start_for_scal_float_16u_unsigned_int_U0_empty_n;
    scal_float_16u_unsigned_int_U0_start_full_n <= ap_const_logic_1;
    scal_float_16u_unsigned_int_U0_start_write <= ap_const_logic_0;
    start_for_scal_float_16u_unsigned_int_37_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_scal_float_16u_unsigned_int_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_updateParameter_float_16u_Block_split1_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
    updateParameter_float_16u_Block_split1_proc_U0_ap_continue <= ap_const_logic_1;
    updateParameter_float_16u_Block_split1_proc_U0_ap_start <= start_for_updateParameter_float_16u_Block_split1_proc_U0_empty_n;
    updateParameter_float_16u_Block_split1_proc_U0_start_full_n <= ap_const_logic_1;
    updateParameter_float_16u_Block_split1_proc_U0_start_write <= ap_const_logic_0;
    updateParameter_float_16u_entry90_U0_ap_continue <= ap_const_logic_1;
    updateParameter_float_16u_entry90_U0_ap_start <= ((ap_sync_reg_updateParameter_float_16u_entry90_U0_ap_ready xor ap_const_logic_1) and ap_start);
    updateParameter_float_16u_entry90_U0_start_full_n <= (start_for_updateParameter_float_16u_Block_split1_proc_U0_full_n and start_for_scal_float_16u_unsigned_int_U0_full_n and start_for_scal_float_16u_unsigned_int_37_U0_full_n);
end behav;
