{"vcs1":{"timestamp_begin":1680532932.469880676, "rt":1.05, "ut":0.26, "st":0.15}}
{"vcselab":{"timestamp_begin":1680532933.550728880, "rt":1.39, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1680532934.963557559, "rt":1.16, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680532932.181645970}
{"VCS_COMP_START_TIME": 1680532932.181645970}
{"VCS_COMP_END_TIME": 1680532936.895912348}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340040}}
{"stitch_vcselab": {"peak_mem": 239012}}
