-- VHDL for IBM SMS ALD group LogicClock
-- Title: LogicClock
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 6/9/2020 10:30:40 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity LogicClock is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PP_SPECIAL_OR_12V_POWER_FOR_OSC: in STD_LOGIC;
		PS_1401_STOP_AND_WAIT: in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE: in STD_LOGIC;
		PS_I_RING_9_TIME: in STD_LOGIC;
		PS_B_CH_WM_BIT_1: in STD_LOGIC;
		PS_LOGIC_GATE_E_1: in STD_LOGIC;
		PS_STOP_LATCH: in STD_LOGIC;
		MS_F_CH_IN_PROCESS: in STD_LOGIC;
		MS_E_CH_IN_PROCESS: in STD_LOGIC;
		MS_MASTER_ERROR: in STD_LOGIC;
		PS_OSCILLATOR: out STD_LOGIC;
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS: out STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1: out STD_LOGIC;
		PS_1ST_CLOCK_PULSE_PRIME: out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_1: out STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2: out STD_LOGIC;
		PS_STOPPED_DOT_NOT_IN_PROCESS: out STD_LOGIC;
		PS_CLOCK_STOPPED_STAR_AUTS_STAR: out STD_LOGIC;
		PS_CLOCK_STOPPED: out STD_LOGIC;
		MS_CLOCK_STOPPED: out STD_LOGIC;
		LAMP_15A1K24: out STD_LOGIC);
end LogicClock;


ARCHITECTURE structural of LogicClock is

	 signal PS_OSCILLATOR_DELAYED: STD_LOGIC;

	 signal XX_PS_OSCILLATOR: STD_LOGIC;

BEGIN

	PS_OSCILLATOR <= 
		XX_PS_OSCILLATOR;

Page_11_10_01_1: ENTITY ALD_11_10_01_1_LOGIC_CLOCK_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PP_SPECIAL_OR_12V_POWER_FOR_OSC =>
		PP_SPECIAL_OR_12V_POWER_FOR_OSC,
	PS_OSCILLATOR =>
		XX_PS_OSCILLATOR,
	PP_SPECIAL_OR_12V_FOR_REL_DRIVERS =>
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
	PS_OSCILLATOR_DELAYED =>
		PS_OSCILLATOR_DELAYED
	);

Page_11_10_02_1: ENTITY ALD_11_10_02_1_1_LOGIC_GATE_RING_CLK_PULSES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OSCILLATOR =>
		XX_PS_OSCILLATOR,
	PS_OSCILLATOR_DELAYED =>
		PS_OSCILLATOR_DELAYED,
	PS_1401_STOP_AND_WAIT =>
		PS_1401_STOP_AND_WAIT,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	PS_I_RING_9_TIME =>
		PS_I_RING_9_TIME,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_LOGIC_GATE_E_1 =>
		PS_LOGIC_GATE_E_1,
	PS_STOP_LATCH =>
		PS_STOP_LATCH,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	MS_MASTER_ERROR =>
		MS_MASTER_ERROR,
	PS_1ST_CLOCK_PULSE_1 =>
		PS_1ST_CLOCK_PULSE_1,
	PS_1ST_CLOCK_PULSE_PRIME =>
		PS_1ST_CLOCK_PULSE_PRIME,
	PS_2ND_CLOCK_PULSE_1 =>
		PS_2ND_CLOCK_PULSE_1,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_STOPPED_DOT_NOT_IN_PROCESS =>
		PS_STOPPED_DOT_NOT_IN_PROCESS,
	PS_CLOCK_STOPPED_STAR_AUTS_STAR =>
		PS_CLOCK_STOPPED_STAR_AUTS_STAR,
	PS_CLOCK_STOPPED =>
		PS_CLOCK_STOPPED,
	MS_CLOCK_STOPPED =>
		MS_CLOCK_STOPPED,
	LAMP_15A1K24 =>
		LAMP_15A1K24
	);


END;
