#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Aug 19 03:01:07 2024
# Process ID: 240415
# Current directory: /home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_seg7_0_0_synth_1
# Command line: vivado -log design_1_seg7_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_seg7_0_0.tcl
# Log file: /home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_seg7_0_0_synth_1/design_1_seg7_0_0.vds
# Journal file: /home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_seg7_0_0_synth_1/vivado.jou
# Running On: plab-imac, OS: Linux, CPU Frequency: 4191.384 MHz, CPU Physical cores: 4, Host memory: 33584 MB
#-----------------------------------------------------------
source design_1_seg7_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.590 ; gain = 0.023 ; free physical = 13330 ; free virtual = 28519
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakagami/Develop/project/DreamCode/cpu/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nakagami/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_seg7_0_0
Command: synth_design -top design_1_seg7_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 240511
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/nakagami/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/1a72/src/seg7.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.727 ; gain = 373.738 ; free physical = 12526 ; free virtual = 27715
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2981.863; parent = 1982.699; children = 999.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_seg7_0_0' [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ip/design_1_seg7_0_0/synth/design_1_seg7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'seg7' [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/1a72/src/seg7.v:1]
INFO: [Synth 8-226] default block is never used [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/1a72/src/seg7.v:97]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (0#1) [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ipshared/1a72/src/seg7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_seg7_0_0' (0#1) [/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.gen/sources_1/bd/design_1/ip/design_1_seg7_0_0/synth/design_1_seg7_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2049.664 ; gain = 443.676 ; free physical = 12592 ; free virtual = 27781
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.832; parent = 2049.668; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2064.508 ; gain = 458.520 ; free physical = 12592 ; free virtual = 27781
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3063.676; parent = 2064.512; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2064.508 ; gain = 458.520 ; free physical = 12592 ; free virtual = 27781
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3063.676; parent = 2064.512; children = 999.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2064.508 ; gain = 0.000 ; free physical = 12589 ; free virtual = 27778
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.258 ; gain = 0.000 ; free physical = 12543 ; free virtual = 27732
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2218.258 ; gain = 0.000 ; free physical = 12543 ; free virtual = 27731
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/nakagami/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12580 ; free virtual = 27769
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12580 ; free virtual = 27769
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12580 ; free virtual = 27769
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ctl_state_reg' in module 'seg7'
INFO: [Synth 8-802] inferred FSM for state register 'cs_state_reg' in module 'seg7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_CTL_IDLE |                                0 |                               00
             S_CTL_WRITE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctl_state_reg' using encoding 'sequential' in module 'seg7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_CS_IDLE |                             0001 |                               00
               S_CS_SEND |                             0010 |                               01
               S_CS_WAIT |                             0100 |                               11
             S_CS_FINISH |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_state_reg' using encoding 'one-hot' in module 'seg7'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12566 ; free virtual = 27756
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12558 ; free virtual = 27751
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.604; parent = 1198.908; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12456 ; free virtual = 27649
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.123; parent = 1296.491; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12456 ; free virtual = 27649
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.260; parent = 1296.628; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12446 ; free virtual = 27640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.592; parent = 1296.960; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12446 ; free virtual = 27639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.764; parent = 1297.132; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12446 ; free virtual = 27639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.779; parent = 1297.147; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12446 ; free virtual = 27639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.795; parent = 1297.163; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12446 ; free virtual = 27639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.873; parent = 1297.241; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12446 ; free virtual = 27639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.873; parent = 1297.241; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12446 ; free virtual = 27639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.889; parent = 1297.257; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |    35|
|4     |LUT4 |    10|
|5     |LUT5 |     4|
|6     |LUT6 |     5|
|7     |FDRE |    62|
|8     |FDSE |     7|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12446 ; free virtual = 27639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1501.924; parent = 1297.292; children = 204.695
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.410; parent = 2186.246; children = 999.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2218.258 ; gain = 458.520 ; free physical = 12498 ; free virtual = 27692
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2218.258 ; gain = 612.270 ; free physical = 12498 ; free virtual = 27692
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.258 ; gain = 0.000 ; free physical = 12495 ; free virtual = 27689
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.258 ; gain = 0.000 ; free physical = 12540 ; free virtual = 27734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 419f3ff4
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2218.258 ; gain = 893.668 ; free physical = 12746 ; free virtual = 27939
INFO: [Common 17-1381] The checkpoint '/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_seg7_0_0_synth_1/design_1_seg7_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_seg7_0_0, cache-ID = 1e1de98fceaa92b2
INFO: [Common 17-1381] The checkpoint '/home/nakagami/Develop/project/DreamCode/cpu/vproj/synth_riscv_tests/hardware/hardware.runs/design_1_seg7_0_0_synth_1/design_1_seg7_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_seg7_0_0_utilization_synth.rpt -pb design_1_seg7_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 03:01:50 2024...
