
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                       Premise(F2)
	S3= ICache[addr]={0,0,rT,rD,sa,3}                           Premise(F3)
	S4= GPR[rT]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={0,0,rT,rD,sa,3}                            ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={0,0,rT,rD,sa,3}                                 Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={0,0,rT,rD,sa,3}                          Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={0,0,rT,rD,sa,3}                          ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={0,0,rT,rD,sa,3}                                  IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                      IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlGPR=0                                              Premise(F26)
	S47= GPR[rT]=a                                              GPR-Hold(S4,S46)
	S48= CtrlB=0                                                Premise(F27)
	S49= CtrlALUOut=0                                           Premise(F28)

ID	S50= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S51= PC.Out=addr+4                                          PC-Out(S35)
	S52= PC.CIA=addr                                            PC-Out(S36)
	S53= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S54= IR.Out={0,0,rT,rD,sa,3}                                IR-Out(S41)
	S55= IR.Out31_26=0                                          IR-Out(S41)
	S56= IR.Out25_21=0                                          IR-Out(S41)
	S57= IR.Out20_16=rT                                         IR-Out(S41)
	S58= IR.Out15_11=rD                                         IR-Out(S41)
	S59= IR.Out10_6=sa                                          IR-Out(S41)
	S60= IR.Out5_0=3                                            IR-Out(S41)
	S61= IR.Out31_26=>CU.Op                                     Premise(F45)
	S62= CU.Op=0                                                Path(S55,S61)
	S63= IR.Out20_16=>GPR.RReg2                                 Premise(F46)
	S64= GPR.RReg2=rT                                           Path(S57,S63)
	S65= GPR.Rdata2=a                                           GPR-Read(S64,S47)
	S66= IR.Out5_0=>CU.IRFunc                                   Premise(F47)
	S67= CU.IRFunc=3                                            Path(S60,S66)
	S68= GPR.Rdata2=>B.In                                       Premise(F48)
	S69= B.In=a                                                 Path(S65,S68)
	S70= CtrlASIDIn=0                                           Premise(F49)
	S71= CtrlCP0=0                                              Premise(F50)
	S72= CP0[ASID]=pid                                          CP0-Hold(S29,S71)
	S73= CtrlEPCIn=0                                            Premise(F51)
	S74= CtrlExCodeIn=0                                         Premise(F52)
	S75= CtrlIMMU=0                                             Premise(F53)
	S76= CtrlPC=0                                               Premise(F54)
	S77= CtrlPCInc=0                                            Premise(F55)
	S78= PC[CIA]=addr                                           PC-Hold(S36,S77)
	S79= PC[Out]=addr+4                                         PC-Hold(S35,S76,S77)
	S80= CtrlIAddrReg=0                                         Premise(F56)
	S81= CtrlICache=0                                           Premise(F57)
	S82= ICache[addr]={0,0,rT,rD,sa,3}                          ICache-Hold(S39,S81)
	S83= CtrlIR=0                                               Premise(F58)
	S84= [IR]={0,0,rT,rD,sa,3}                                  IR-Hold(S41,S83)
	S85= CtrlICacheReg=0                                        Premise(F59)
	S86= CtrlIMem=0                                             Premise(F60)
	S87= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                      IMem-Hold(S44,S86)
	S88= CtrlIRMux=0                                            Premise(F61)
	S89= CtrlGPR=0                                              Premise(F62)
	S90= GPR[rT]=a                                              GPR-Hold(S47,S89)
	S91= CtrlB=1                                                Premise(F63)
	S92= [B]=a                                                  B-Write(S69,S91)
	S93= CtrlALUOut=0                                           Premise(F64)

EX	S94= CP0.ASID=pid                                           CP0-Read-ASID(S72)
	S95= PC.CIA=addr                                            PC-Out(S78)
	S96= PC.CIA31_28=addr[31:28]                                PC-Out(S78)
	S97= PC.Out=addr+4                                          PC-Out(S79)
	S98= IR.Out={0,0,rT,rD,sa,3}                                IR-Out(S84)
	S99= IR.Out31_26=0                                          IR-Out(S84)
	S100= IR.Out25_21=0                                         IR-Out(S84)
	S101= IR.Out20_16=rT                                        IR-Out(S84)
	S102= IR.Out15_11=rD                                        IR-Out(S84)
	S103= IR.Out10_6=sa                                         IR-Out(S84)
	S104= IR.Out5_0=3                                           IR-Out(S84)
	S105= B.Out=a                                               B-Out(S92)
	S106= B.Out1_0={a}[1:0]                                     B-Out(S92)
	S107= B.Out4_0={a}[4:0]                                     B-Out(S92)
	S108= IR.Out10_6=>SU.Shamt                                  Premise(F65)
	S109= SU.Shamt=sa                                           Path(S103,S108)
	S110= B.Out=>SU.Data                                        Premise(F66)
	S111= SU.Data=a                                             Path(S105,S110)
	S112= SU.Func=6'b000110                                     Premise(F67)
	S113= SU.Out=a>>sa                                          SU(S111,S109)
	S114= SU.CMP=Compare0(a>>sa)                                SU(S111,S109)
	S115= SU.CA=Carry(a>>sa)                                    SU(S111,S109)
	S116= SU.Out=>ALUOut.In                                     Premise(F68)
	S117= ALUOut.In=a>>sa                                       Path(S113,S116)
	S118= CtrlASIDIn=0                                          Premise(F69)
	S119= CtrlCP0=0                                             Premise(F70)
	S120= CP0[ASID]=pid                                         CP0-Hold(S72,S119)
	S121= CtrlEPCIn=0                                           Premise(F71)
	S122= CtrlExCodeIn=0                                        Premise(F72)
	S123= CtrlIMMU=0                                            Premise(F73)
	S124= CtrlPC=0                                              Premise(F74)
	S125= CtrlPCInc=0                                           Premise(F75)
	S126= PC[CIA]=addr                                          PC-Hold(S78,S125)
	S127= PC[Out]=addr+4                                        PC-Hold(S79,S124,S125)
	S128= CtrlIAddrReg=0                                        Premise(F76)
	S129= CtrlICache=0                                          Premise(F77)
	S130= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S82,S129)
	S131= CtrlIR=0                                              Premise(F78)
	S132= [IR]={0,0,rT,rD,sa,3}                                 IR-Hold(S84,S131)
	S133= CtrlICacheReg=0                                       Premise(F79)
	S134= CtrlIMem=0                                            Premise(F80)
	S135= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S87,S134)
	S136= CtrlIRMux=0                                           Premise(F81)
	S137= CtrlGPR=0                                             Premise(F82)
	S138= GPR[rT]=a                                             GPR-Hold(S90,S137)
	S139= CtrlB=0                                               Premise(F83)
	S140= [B]=a                                                 B-Hold(S92,S139)
	S141= CtrlALUOut=1                                          Premise(F84)
	S142= [ALUOut]=a>>sa                                        ALUOut-Write(S117,S141)

MEM	S143= CP0.ASID=pid                                          CP0-Read-ASID(S120)
	S144= PC.CIA=addr                                           PC-Out(S126)
	S145= PC.CIA31_28=addr[31:28]                               PC-Out(S126)
	S146= PC.Out=addr+4                                         PC-Out(S127)
	S147= IR.Out={0,0,rT,rD,sa,3}                               IR-Out(S132)
	S148= IR.Out31_26=0                                         IR-Out(S132)
	S149= IR.Out25_21=0                                         IR-Out(S132)
	S150= IR.Out20_16=rT                                        IR-Out(S132)
	S151= IR.Out15_11=rD                                        IR-Out(S132)
	S152= IR.Out10_6=sa                                         IR-Out(S132)
	S153= IR.Out5_0=3                                           IR-Out(S132)
	S154= B.Out=a                                               B-Out(S140)
	S155= B.Out1_0={a}[1:0]                                     B-Out(S140)
	S156= B.Out4_0={a}[4:0]                                     B-Out(S140)
	S157= ALUOut.Out=a>>sa                                      ALUOut-Out(S142)
	S158= ALUOut.Out1_0={a>>sa}[1:0]                            ALUOut-Out(S142)
	S159= ALUOut.Out4_0={a>>sa}[4:0]                            ALUOut-Out(S142)
	S160= CtrlASIDIn=0                                          Premise(F85)
	S161= CtrlCP0=0                                             Premise(F86)
	S162= CP0[ASID]=pid                                         CP0-Hold(S120,S161)
	S163= CtrlEPCIn=0                                           Premise(F87)
	S164= CtrlExCodeIn=0                                        Premise(F88)
	S165= CtrlIMMU=0                                            Premise(F89)
	S166= CtrlPC=0                                              Premise(F90)
	S167= CtrlPCInc=0                                           Premise(F91)
	S168= PC[CIA]=addr                                          PC-Hold(S126,S167)
	S169= PC[Out]=addr+4                                        PC-Hold(S127,S166,S167)
	S170= CtrlIAddrReg=0                                        Premise(F92)
	S171= CtrlICache=0                                          Premise(F93)
	S172= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S130,S171)
	S173= CtrlIR=0                                              Premise(F94)
	S174= [IR]={0,0,rT,rD,sa,3}                                 IR-Hold(S132,S173)
	S175= CtrlICacheReg=0                                       Premise(F95)
	S176= CtrlIMem=0                                            Premise(F96)
	S177= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S135,S176)
	S178= CtrlIRMux=0                                           Premise(F97)
	S179= CtrlGPR=0                                             Premise(F98)
	S180= GPR[rT]=a                                             GPR-Hold(S138,S179)
	S181= CtrlB=0                                               Premise(F99)
	S182= [B]=a                                                 B-Hold(S140,S181)
	S183= CtrlALUOut=0                                          Premise(F100)
	S184= [ALUOut]=a>>sa                                        ALUOut-Hold(S142,S183)

MEM(DMMU1)	S185= CP0.ASID=pid                                          CP0-Read-ASID(S162)
	S186= PC.CIA=addr                                           PC-Out(S168)
	S187= PC.CIA31_28=addr[31:28]                               PC-Out(S168)
	S188= PC.Out=addr+4                                         PC-Out(S169)
	S189= IR.Out={0,0,rT,rD,sa,3}                               IR-Out(S174)
	S190= IR.Out31_26=0                                         IR-Out(S174)
	S191= IR.Out25_21=0                                         IR-Out(S174)
	S192= IR.Out20_16=rT                                        IR-Out(S174)
	S193= IR.Out15_11=rD                                        IR-Out(S174)
	S194= IR.Out10_6=sa                                         IR-Out(S174)
	S195= IR.Out5_0=3                                           IR-Out(S174)
	S196= B.Out=a                                               B-Out(S182)
	S197= B.Out1_0={a}[1:0]                                     B-Out(S182)
	S198= B.Out4_0={a}[4:0]                                     B-Out(S182)
	S199= ALUOut.Out=a>>sa                                      ALUOut-Out(S184)
	S200= ALUOut.Out1_0={a>>sa}[1:0]                            ALUOut-Out(S184)
	S201= ALUOut.Out4_0={a>>sa}[4:0]                            ALUOut-Out(S184)
	S202= CtrlASIDIn=0                                          Premise(F101)
	S203= CtrlCP0=0                                             Premise(F102)
	S204= CP0[ASID]=pid                                         CP0-Hold(S162,S203)
	S205= CtrlEPCIn=0                                           Premise(F103)
	S206= CtrlExCodeIn=0                                        Premise(F104)
	S207= CtrlIMMU=0                                            Premise(F105)
	S208= CtrlPC=0                                              Premise(F106)
	S209= CtrlPCInc=0                                           Premise(F107)
	S210= PC[CIA]=addr                                          PC-Hold(S168,S209)
	S211= PC[Out]=addr+4                                        PC-Hold(S169,S208,S209)
	S212= CtrlIAddrReg=0                                        Premise(F108)
	S213= CtrlICache=0                                          Premise(F109)
	S214= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S172,S213)
	S215= CtrlIR=0                                              Premise(F110)
	S216= [IR]={0,0,rT,rD,sa,3}                                 IR-Hold(S174,S215)
	S217= CtrlICacheReg=0                                       Premise(F111)
	S218= CtrlIMem=0                                            Premise(F112)
	S219= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S177,S218)
	S220= CtrlIRMux=0                                           Premise(F113)
	S221= CtrlGPR=0                                             Premise(F114)
	S222= GPR[rT]=a                                             GPR-Hold(S180,S221)
	S223= CtrlB=0                                               Premise(F115)
	S224= [B]=a                                                 B-Hold(S182,S223)
	S225= CtrlALUOut=0                                          Premise(F116)
	S226= [ALUOut]=a>>sa                                        ALUOut-Hold(S184,S225)

MEM(DMMU2)	S227= CP0.ASID=pid                                          CP0-Read-ASID(S204)
	S228= PC.CIA=addr                                           PC-Out(S210)
	S229= PC.CIA31_28=addr[31:28]                               PC-Out(S210)
	S230= PC.Out=addr+4                                         PC-Out(S211)
	S231= IR.Out={0,0,rT,rD,sa,3}                               IR-Out(S216)
	S232= IR.Out31_26=0                                         IR-Out(S216)
	S233= IR.Out25_21=0                                         IR-Out(S216)
	S234= IR.Out20_16=rT                                        IR-Out(S216)
	S235= IR.Out15_11=rD                                        IR-Out(S216)
	S236= IR.Out10_6=sa                                         IR-Out(S216)
	S237= IR.Out5_0=3                                           IR-Out(S216)
	S238= B.Out=a                                               B-Out(S224)
	S239= B.Out1_0={a}[1:0]                                     B-Out(S224)
	S240= B.Out4_0={a}[4:0]                                     B-Out(S224)
	S241= ALUOut.Out=a>>sa                                      ALUOut-Out(S226)
	S242= ALUOut.Out1_0={a>>sa}[1:0]                            ALUOut-Out(S226)
	S243= ALUOut.Out4_0={a>>sa}[4:0]                            ALUOut-Out(S226)
	S244= CtrlASIDIn=0                                          Premise(F117)
	S245= CtrlCP0=0                                             Premise(F118)
	S246= CP0[ASID]=pid                                         CP0-Hold(S204,S245)
	S247= CtrlEPCIn=0                                           Premise(F119)
	S248= CtrlExCodeIn=0                                        Premise(F120)
	S249= CtrlIMMU=0                                            Premise(F121)
	S250= CtrlPC=0                                              Premise(F122)
	S251= CtrlPCInc=0                                           Premise(F123)
	S252= PC[CIA]=addr                                          PC-Hold(S210,S251)
	S253= PC[Out]=addr+4                                        PC-Hold(S211,S250,S251)
	S254= CtrlIAddrReg=0                                        Premise(F124)
	S255= CtrlICache=0                                          Premise(F125)
	S256= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S214,S255)
	S257= CtrlIR=0                                              Premise(F126)
	S258= [IR]={0,0,rT,rD,sa,3}                                 IR-Hold(S216,S257)
	S259= CtrlICacheReg=0                                       Premise(F127)
	S260= CtrlIMem=0                                            Premise(F128)
	S261= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S219,S260)
	S262= CtrlIRMux=0                                           Premise(F129)
	S263= CtrlGPR=0                                             Premise(F130)
	S264= GPR[rT]=a                                             GPR-Hold(S222,S263)
	S265= CtrlB=0                                               Premise(F131)
	S266= [B]=a                                                 B-Hold(S224,S265)
	S267= CtrlALUOut=0                                          Premise(F132)
	S268= [ALUOut]=a>>sa                                        ALUOut-Hold(S226,S267)

WB	S269= CP0.ASID=pid                                          CP0-Read-ASID(S246)
	S270= PC.CIA=addr                                           PC-Out(S252)
	S271= PC.CIA31_28=addr[31:28]                               PC-Out(S252)
	S272= PC.Out=addr+4                                         PC-Out(S253)
	S273= IR.Out={0,0,rT,rD,sa,3}                               IR-Out(S258)
	S274= IR.Out31_26=0                                         IR-Out(S258)
	S275= IR.Out25_21=0                                         IR-Out(S258)
	S276= IR.Out20_16=rT                                        IR-Out(S258)
	S277= IR.Out15_11=rD                                        IR-Out(S258)
	S278= IR.Out10_6=sa                                         IR-Out(S258)
	S279= IR.Out5_0=3                                           IR-Out(S258)
	S280= B.Out=a                                               B-Out(S266)
	S281= B.Out1_0={a}[1:0]                                     B-Out(S266)
	S282= B.Out4_0={a}[4:0]                                     B-Out(S266)
	S283= ALUOut.Out=a>>sa                                      ALUOut-Out(S268)
	S284= ALUOut.Out1_0={a>>sa}[1:0]                            ALUOut-Out(S268)
	S285= ALUOut.Out4_0={a>>sa}[4:0]                            ALUOut-Out(S268)
	S286= IR.Out15_11=>GPR.WReg                                 Premise(F133)
	S287= GPR.WReg=rD                                           Path(S277,S286)
	S288= ALUOut.Out=>GPR.WData                                 Premise(F134)
	S289= GPR.WData=a>>sa                                       Path(S283,S288)
	S290= CtrlASIDIn=0                                          Premise(F135)
	S291= CtrlCP0=0                                             Premise(F136)
	S292= CP0[ASID]=pid                                         CP0-Hold(S246,S291)
	S293= CtrlEPCIn=0                                           Premise(F137)
	S294= CtrlExCodeIn=0                                        Premise(F138)
	S295= CtrlIMMU=0                                            Premise(F139)
	S296= CtrlPC=0                                              Premise(F140)
	S297= CtrlPCInc=0                                           Premise(F141)
	S298= PC[CIA]=addr                                          PC-Hold(S252,S297)
	S299= PC[Out]=addr+4                                        PC-Hold(S253,S296,S297)
	S300= CtrlIAddrReg=0                                        Premise(F142)
	S301= CtrlICache=0                                          Premise(F143)
	S302= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S256,S301)
	S303= CtrlIR=0                                              Premise(F144)
	S304= [IR]={0,0,rT,rD,sa,3}                                 IR-Hold(S258,S303)
	S305= CtrlICacheReg=0                                       Premise(F145)
	S306= CtrlIMem=0                                            Premise(F146)
	S307= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S261,S306)
	S308= CtrlIRMux=0                                           Premise(F147)
	S309= CtrlGPR=1                                             Premise(F148)
	S310= GPR[rD]=a>>sa                                         GPR-Write(S287,S289,S309)
	S311= CtrlB=0                                               Premise(F149)
	S312= [B]=a                                                 B-Hold(S266,S311)
	S313= CtrlALUOut=0                                          Premise(F150)
	S314= [ALUOut]=a>>sa                                        ALUOut-Hold(S268,S313)

POST	S292= CP0[ASID]=pid                                         CP0-Hold(S246,S291)
	S298= PC[CIA]=addr                                          PC-Hold(S252,S297)
	S299= PC[Out]=addr+4                                        PC-Hold(S253,S296,S297)
	S302= ICache[addr]={0,0,rT,rD,sa,3}                         ICache-Hold(S256,S301)
	S304= [IR]={0,0,rT,rD,sa,3}                                 IR-Hold(S258,S303)
	S307= IMem[{pid,addr}]={0,0,rT,rD,sa,3}                     IMem-Hold(S261,S306)
	S310= GPR[rD]=a>>sa                                         GPR-Write(S287,S289,S309)
	S312= [B]=a                                                 B-Hold(S266,S311)
	S314= [ALUOut]=a>>sa                                        ALUOut-Hold(S268,S313)

