
module mux8way16(a,b,c,d,e,f,g,h,sel,out);

  input  [15:0] a,b,c,d,e,f,g,h;
  input  [2:0] sel;
  output reg [15:0] out;

  
  always @(sel)
      begin
        case (sel)

          3'b000: out = a;

          3'b001: out = b;

          3'b010: out = c;

          3'b011: out = d;

          3'b100: out = e;

          3'b101: out = f;

          3'b110: out = g;

          3'b111: out = h;

          default: out = 3'b000;

        endcase

      end
endmodule

