Disassembly of section .text:

0000000000100000 <test_addme_1>:
  100000:       7c 64 01 d4     addme   r3,r4
  100004:       7c c0 01 14     adde    r6,r0,r0
  100008:       4e 80 00 20     blr

000000000010000c <test_addme_1_constant>:
  10000c:       38 80 00 01     li      r4,1
  100010:       7c 64 01 d4     addme   r3,r4
  100014:       7c c0 01 14     adde    r6,r0,r0
  100018:       4e 80 00 20     blr

000000000010001c <test_addme_2>:
  10001c:       7c 63 1a 78     xor     r3,r3,r3
  100020:       7c 63 18 f8     not     r3,r3
  100024:       30 63 00 01     addic   r3,r3,1
  100028:       7c 64 01 d4     addme   r3,r4
  10002c:       7c c0 01 14     adde    r6,r0,r0
  100030:       4e 80 00 20     blr

0000000000100034 <test_addme_2_constant>:
  100034:       38 80 00 01     li      r4,1
  100038:       7c 63 1a 78     xor     r3,r3,r3
  10003c:       7c 63 18 f8     not     r3,r3
  100040:       30 63 00 01     addic   r3,r3,1
  100044:       7c 64 01 d4     addme   r3,r4
  100048:       7c c0 01 14     adde    r6,r0,r0
  10004c:       4e 80 00 20     blr

0000000000100050 <test_addme_3>:
  100050:       7c 64 01 d4     addme   r3,r4
  100054:       7c c0 01 14     adde    r6,r0,r0
  100058:       4e 80 00 20     blr

000000000010005c <test_addme_3_constant>:
  10005c:       38 80 00 0c     li      r4,12
  100060:       7c 64 01 d4     addme   r3,r4
  100064:       7c c0 01 14     adde    r6,r0,r0
  100068:       4e 80 00 20     blr

000000000010006c <test_addme_4>:
  10006c:       7c 63 1a 78     xor     r3,r3,r3
  100070:       7c 63 18 f8     not     r3,r3
  100074:       30 63 00 01     addic   r3,r3,1
  100078:       7c 64 01 d4     addme   r3,r4
  10007c:       7c c0 01 14     adde    r6,r0,r0
  100080:       4e 80 00 20     blr

0000000000100084 <test_addme_4_constant>:
  100084:       38 80 00 0c     li      r4,12
  100088:       7c 63 1a 78     xor     r3,r3,r3
  10008c:       7c 63 18 f8     not     r3,r3
  100090:       30 63 00 01     addic   r3,r3,1
  100094:       7c 64 01 d4     addme   r3,r4
  100098:       7c c0 01 14     adde    r6,r0,r0
  10009c:       4e 80 00 20     blr

00000000001000a0 <test_addme_5>:
  1000a0:       7c 64 01 d4     addme   r3,r4
  1000a4:       7c c0 01 14     adde    r6,r0,r0
  1000a8:       4e 80 00 20     blr

00000000001000ac <test_addme_5_constant>:
  1000ac:       38 80 ff ff     li      r4,-1
  1000b0:       7c 64 01 d4     addme   r3,r4
  1000b4:       7c c0 01 14     adde    r6,r0,r0
  1000b8:       4e 80 00 20     blr

00000000001000bc <test_addme_6>:
  1000bc:       7c 63 1a 78     xor     r3,r3,r3
  1000c0:       7c 63 18 f8     not     r3,r3
  1000c4:       30 63 00 01     addic   r3,r3,1
  1000c8:       7c 64 01 d4     addme   r3,r4
  1000cc:       7c c0 01 14     adde    r6,r0,r0
  1000d0:       4e 80 00 20     blr

00000000001000d4 <test_addme_6_constant>:
  1000d4:       38 80 ff ff     li      r4,-1
  1000d8:       7c 63 1a 78     xor     r3,r3,r3
  1000dc:       7c 63 18 f8     not     r3,r3
  1000e0:       30 63 00 01     addic   r3,r3,1
  1000e4:       7c 64 01 d4     addme   r3,r4
  1000e8:       7c c0 01 14     adde    r6,r0,r0
  1000ec:       4e 80 00 20     blr

00000000001000f0 <test_addme_7>:
  1000f0:       7c 64 01 d4     addme   r3,r4
  1000f4:       7c c0 01 14     adde    r6,r0,r0
  1000f8:       4e 80 00 20     blr

00000000001000fc <test_addme_7_constant>:
  1000fc:       38 80 00 00     li      r4,0
  100100:       7c 64 01 d4     addme   r3,r4
  100104:       7c c0 01 14     adde    r6,r0,r0
  100108:       4e 80 00 20     blr

000000000010010c <test_addme_8>:
  10010c:       7c 63 1a 78     xor     r3,r3,r3
  100110:       7c 63 18 f8     not     r3,r3
  100114:       30 63 00 01     addic   r3,r3,1
  100118:       7c 64 01 d4     addme   r3,r4
  10011c:       7c c0 01 14     adde    r6,r0,r0
  100120:       4e 80 00 20     blr

0000000000100124 <test_addme_8_constant>:
  100124:       38 80 00 00     li      r4,0
  100128:       7c 63 1a 78     xor     r3,r3,r3
  10012c:       7c 63 18 f8     not     r3,r3
  100130:       30 63 00 01     addic   r3,r3,1
  100134:       7c 64 01 d4     addme   r3,r4
  100138:       7c c0 01 14     adde    r6,r0,r0
  10013c:       4e 80 00 20     blr

0000000000100140 <test_addme_cr_1>:
  100140:       7c 64 01 d5     addme.  r3,r4
  100144:       7c c0 01 14     adde    r6,r0,r0
  100148:       7d 80 00 26     mfcr    r12
  10014c:       4e 80 00 20     blr

0000000000100150 <test_addme_cr_1_constant>:
  100150:       38 80 00 01     li      r4,1
  100154:       7c 64 01 d5     addme.  r3,r4
  100158:       7c c0 01 14     adde    r6,r0,r0
  10015c:       7d 80 00 26     mfcr    r12
  100160:       4e 80 00 20     blr

0000000000100164 <test_addme_cr_2>:
  100164:       7c 63 1a 78     xor     r3,r3,r3
  100168:       7c 63 18 f8     not     r3,r3
  10016c:       30 63 00 01     addic   r3,r3,1
  100170:       7c 64 01 d5     addme.  r3,r4
  100174:       7c c0 01 14     adde    r6,r0,r0
  100178:       7d 80 00 26     mfcr    r12
  10017c:       4e 80 00 20     blr

0000000000100180 <test_addme_cr_2_constant>:
  100180:       38 80 00 01     li      r4,1
  100184:       7c 63 1a 78     xor     r3,r3,r3
  100188:       7c 63 18 f8     not     r3,r3
  10018c:       30 63 00 01     addic   r3,r3,1
  100190:       7c 64 01 d5     addme.  r3,r4
  100194:       7c c0 01 14     adde    r6,r0,r0
  100198:       7d 80 00 26     mfcr    r12
  10019c:       4e 80 00 20     blr

00000000001001a0 <test_addme_cr_3>:
  1001a0:       7c 64 01 d5     addme.  r3,r4
  1001a4:       7c c0 01 14     adde    r6,r0,r0
  1001a8:       7d 80 00 26     mfcr    r12
  1001ac:       4e 80 00 20     blr

00000000001001b0 <test_addme_cr_3_constant>:
  1001b0:       38 80 00 0c     li      r4,12
  1001b4:       7c 64 01 d5     addme.  r3,r4
  1001b8:       7c c0 01 14     adde    r6,r0,r0
  1001bc:       7d 80 00 26     mfcr    r12
  1001c0:       4e 80 00 20     blr

00000000001001c4 <test_addme_cr_4>:
  1001c4:       7c 63 1a 78     xor     r3,r3,r3
  1001c8:       7c 63 18 f8     not     r3,r3
  1001cc:       30 63 00 01     addic   r3,r3,1
  1001d0:       7c 64 01 d5     addme.  r3,r4
  1001d4:       7c c0 01 14     adde    r6,r0,r0
  1001d8:       7d 80 00 26     mfcr    r12
  1001dc:       4e 80 00 20     blr

00000000001001e0 <test_addme_cr_4_constant>:
  1001e0:       38 80 00 0c     li      r4,12
  1001e4:       7c 63 1a 78     xor     r3,r3,r3
  1001e8:       7c 63 18 f8     not     r3,r3
  1001ec:       30 63 00 01     addic   r3,r3,1
  1001f0:       7c 64 01 d5     addme.  r3,r4
  1001f4:       7c c0 01 14     adde    r6,r0,r0
  1001f8:       7d 80 00 26     mfcr    r12
  1001fc:       4e 80 00 20     blr

0000000000100200 <test_addme_cr_5>:
  100200:       7c 64 01 d5     addme.  r3,r4
  100204:       7c c0 01 14     adde    r6,r0,r0
  100208:       7d 80 00 26     mfcr    r12
  10020c:       4e 80 00 20     blr

0000000000100210 <test_addme_cr_5_constant>:
  100210:       38 80 ff ff     li      r4,-1
  100214:       7c 64 01 d5     addme.  r3,r4
  100218:       7c c0 01 14     adde    r6,r0,r0
  10021c:       7d 80 00 26     mfcr    r12
  100220:       4e 80 00 20     blr

0000000000100224 <test_addme_cr_6>:
  100224:       7c 63 1a 78     xor     r3,r3,r3
  100228:       7c 63 18 f8     not     r3,r3
  10022c:       30 63 00 01     addic   r3,r3,1
  100230:       7c 64 01 d5     addme.  r3,r4
  100234:       7c c0 01 14     adde    r6,r0,r0
  100238:       7d 80 00 26     mfcr    r12
  10023c:       4e 80 00 20     blr

0000000000100240 <test_addme_cr_6_constant>:
  100240:       38 80 ff ff     li      r4,-1
  100244:       7c 63 1a 78     xor     r3,r3,r3
  100248:       7c 63 18 f8     not     r3,r3
  10024c:       30 63 00 01     addic   r3,r3,1
  100250:       7c 64 01 d5     addme.  r3,r4
  100254:       7c c0 01 14     adde    r6,r0,r0
  100258:       7d 80 00 26     mfcr    r12
  10025c:       4e 80 00 20     blr

0000000000100260 <test_addme_cr_7>:
  100260:       7c 64 01 d5     addme.  r3,r4
  100264:       7c c0 01 14     adde    r6,r0,r0
  100268:       7d 80 00 26     mfcr    r12
  10026c:       4e 80 00 20     blr

0000000000100270 <test_addme_cr_7_constant>:
  100270:       38 80 00 00     li      r4,0
  100274:       7c 64 01 d5     addme.  r3,r4
  100278:       7c c0 01 14     adde    r6,r0,r0
  10027c:       7d 80 00 26     mfcr    r12
  100280:       4e 80 00 20     blr

0000000000100284 <test_addme_cr_8>:
  100284:       7c 63 1a 78     xor     r3,r3,r3
  100288:       7c 63 18 f8     not     r3,r3
  10028c:       30 63 00 01     addic   r3,r3,1
  100290:       7c 64 01 d5     addme.  r3,r4
  100294:       7c c0 01 14     adde    r6,r0,r0
  100298:       7d 80 00 26     mfcr    r12
  10029c:       4e 80 00 20     blr

00000000001002a0 <test_addme_cr_8_constant>:
  1002a0:       38 80 00 00     li      r4,0
  1002a4:       7c 63 1a 78     xor     r3,r3,r3
  1002a8:       7c 63 18 f8     not     r3,r3
  1002ac:       30 63 00 01     addic   r3,r3,1
  1002b0:       7c 64 01 d5     addme.  r3,r4
  1002b4:       7c c0 01 14     adde    r6,r0,r0
  1002b8:       7d 80 00 26     mfcr    r12
  1002bc:       4e 80 00 20     blr
