Release 7.1.01i - platgen EDK_H.12.5.1
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -st xst system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd:33 - tool overriding c_device value X2VP4 to 2vp30
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (dipsws_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:39 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd:56 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7e200000-0x7e20ffff) huffman_decoder_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform configuration ...
plb_v34 (plb) - F:\fpga\proj\huffman_decode\system.mhs:73 - 2 master(s) : 2
slave(s)
opb_v20 (opb) - F:\fpga\proj\huffman_decode\system.mhs:82 - 1 master(s) : 4
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:39
- tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:40
- tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd:41
- tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:36
- tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:48 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd:49 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:40 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd:47 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:35 - tool overriding c_memsize value 2048 to 131072
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:36 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd:38 - tool overriding c_num_we value 4 to 8

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
ppc405 (ppc405_0) - F:\fpga\proj\huffman_decode\system.mhs:28 - Copying cache
implementation netlist
ppc405 (ppc405_1) - F:\fpga\proj\huffman_decode\system.mhs:44 - Copying cache
implementation netlist
jtagppc_cntlr (jtagppc_0) - F:\fpga\proj\huffman_decode\system.mhs:50 - Copying
cache implementation netlist
proc_sys_reset (reset_block) - F:\fpga\proj\huffman_decode\system.mhs:57 -
Copying cache implementation netlist
plb_v34 (plb) - F:\fpga\proj\huffman_decode\system.mhs:73 - Copying cache
implementation netlist
opb_v20 (opb) - F:\fpga\proj\huffman_decode\system.mhs:82 - Copying cache
implementation netlist
plb2opb_bridge (plb2opb) - F:\fpga\proj\huffman_decode\system.mhs:90 - Copying
cache implementation netlist
opb_uartlite (rs232_uart_1) - F:\fpga\proj\huffman_decode\system.mhs:103 -
Copying cache implementation netlist
opb_gpio (leds_4bit) - F:\fpga\proj\huffman_decode\system.mhs:119 - Copying
cache implementation netlist
opb_gpio (dipsws_4bit) - F:\fpga\proj\huffman_decode\system.mhs:133 - Copying
cache implementation netlist
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
F:\fpga\proj\huffman_decode\system.mhs:147 - Copying cache implementation
netlist
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_decode\system.mhs:158 - Copying cache implementation
netlist
dcm_module (dcm_0) - F:\fpga\proj\huffman_decode\system.mhs:164 - Copying cache
implementation netlist
huffman_decoder (huffman_decoder_0) - F:\fpga\proj\huffman_decode\system.mhs:178
- Copying cache implementation netlist

Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
F:\fpga\proj\huffman_decode\system.mhs:158 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 5.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - F:\fpga\proj\huffman_decode\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
huffman_decoder_0_wrapper (huffman_decoder_0) -
F:\fpga\proj\huffman_decode\system.mhs:178 - Running XST synthesis
