$date
	Tue Nov 26 02:06:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Shift_Register_3_beh $end
$var wire 2 ! state [1:0] $end
$var wire 3 " A_par [2:0] $end
$var reg 1 # CLK $end
$var reg 1 $ Clear_b $end
$var reg 3 % I_par [2:0] $end
$var reg 1 & LSB_in $end
$var reg 1 ' MSB_in $end
$var reg 1 ( s0 $end
$var reg 1 ) s1 $end
$scope module U3R $end
$var wire 1 # CLK $end
$var wire 1 $ Clear_b $end
$var wire 3 * I_par [2:0] $end
$var wire 1 & LSB_in $end
$var wire 1 ' MSB_in $end
$var wire 1 ( s0 $end
$var wire 1 ) s1 $end
$var reg 3 + A_par [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
b101 *
0)
0(
1'
0&
b101 %
1$
0#
bx "
b0 !
$end
#5
b0 "
b0 +
0$
#10
b1 !
1(
#12
1$
#17
b100 "
b100 +
1#
#22
0#
#27
b110 "
b110 +
1#
#32
0#
#37
b111 "
b111 +
1#
#40
b11 !
1)
#42
0#
#47
b101 "
b101 +
1#
#52
0#
#57
1#
#62
0#
#67
1#
#72
0#
#77
1#
#80
b10 !
0(
#82
0#
#87
b10 "
b10 +
1#
#92
0#
#100
