// Seed: 1138104085
module module_0 (
    output tri id_0,
    output wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri1 id_9,
    output tri id_10,
    output wire id_11,
    output supply1 id_12
);
  logic [-1 : -1] id_14;
  ;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    input wand id_6,
    output tri id_7,
    input wire id_8,
    output supply0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    inout tri id_15,
    input tri id_16,
    output logic id_17,
    input tri1 id_18,
    output supply1 id_19,
    input tri1 id_20,
    input wire id_21,
    output wire id_22
);
  always id_17 = id_14;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_20,
      id_6,
      id_3,
      id_0,
      id_14,
      id_20,
      id_19,
      id_20,
      id_11,
      id_15,
      id_7
  );
  assign modCall_1.id_2 = 0;
endmodule
