// Seed: 1706048140
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    output wor id_10,
    output wire id_11,
    input tri1 id_12,
    output supply0 id_13,
    output wand id_14,
    output wand id_15,
    output supply1 id_16
);
  wire id_18;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    input wand id_7,
    output uwire id_8,
    input uwire id_9
);
  assign id_8.id_0 = id_1;
  module_0(
      id_8,
      id_6,
      id_5,
      id_9,
      id_8,
      id_6,
      id_7,
      id_1,
      id_2,
      id_1,
      id_8,
      id_8,
      id_3,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
