/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(in_data[66] & in_data[68]);
  assign celloutsig_1_10z = ~(celloutsig_1_2z & in_data[179]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[95]);
  assign celloutsig_0_11z = ~(in_data[7] & celloutsig_0_2z);
  assign celloutsig_1_2z = ~((in_data[168] | in_data[130]) & celloutsig_1_0z);
  assign celloutsig_0_13z = ~((in_data[29] | in_data[24]) & celloutsig_0_9z);
  assign celloutsig_0_14z = ~((celloutsig_0_1z | celloutsig_0_2z) & celloutsig_0_3z);
  assign celloutsig_0_8z = celloutsig_0_0z | celloutsig_0_7z;
  assign celloutsig_0_30z = celloutsig_0_1z | _00_;
  reg [2:0] _12_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 3'h0;
    else _12_ <= { celloutsig_0_21z[1], celloutsig_0_30z, celloutsig_0_5z };
  assign out_data[2:0] = _12_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 6'h00;
    else _01_ <= { in_data[6:2], celloutsig_0_5z };
  reg [2:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 3'h0;
    else _14_ <= { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_0z };
  assign { _02_[2], _00_, _02_[0] } = _14_;
  assign celloutsig_1_5z = celloutsig_1_3z[6:1] && 1'h1;
  assign celloutsig_0_6z = { in_data[43:41], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } && { in_data[45:44], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[33:22] && { in_data[65:55], celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z } < { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_0z = | in_data[4:1];
  assign celloutsig_0_16z = | { celloutsig_0_11z, _01_[4:3], celloutsig_0_9z };
  assign celloutsig_0_19z = | { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, in_data[4:1] };
  assign celloutsig_0_5z = ~^ { in_data[91:87], celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } >>> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_2z } >>> { celloutsig_0_20z[3:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_20z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z } ^ { _01_[4:3], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_0z = ~((in_data[137] & in_data[189]) | (in_data[187] & in_data[119]));
  assign celloutsig_1_18z = ~((celloutsig_1_10z & 1'h1) | (celloutsig_1_5z & celloutsig_1_2z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_0z & in_data[41]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z) | (in_data[87] & celloutsig_0_2z));
  assign celloutsig_1_3z[4] = ~ in_data[167];
  assign celloutsig_1_3z[2] = ~ celloutsig_1_2z;
  assign { celloutsig_1_3z[8:7], celloutsig_1_3z[5], celloutsig_1_3z[1], celloutsig_1_3z[6], celloutsig_1_3z[3] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ { in_data[171:170], in_data[168], celloutsig_1_2z, in_data[169], in_data[166] };
  assign _02_[1] = _00_;
  assign celloutsig_1_3z[0] = celloutsig_1_3z[2];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, 1'h1, celloutsig_0_37z };
endmodule
