# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab1_dekoder_7Seg_DE2_nn_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_nn.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:03 on Sep 04,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_nn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dekoder_7Seg_nn
# -- Compiling architecture behavior of Dekoder_7Seg_nn
# End time: 22:07:03 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:03 on Sep 04,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/quartus/Lab1_dekoder_7Seg_DE2_nn/Lab1_dekoder_7Seg_DE2_nn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dekoder_7Seg_DE2_nn
# -- Compiling architecture struct of Dekoder_7seg_DE2_nn
# End time: 22:07:03 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
