<stg><name>bigint_math_bigint_rightshift</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="2">
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="32">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="3">
<condition id="40">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="4">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %out_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i9 [ 0, %0 ], [ %i_5, %2 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond_i = icmp eq i9 %i_i, -256

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_5 = add i9 %i_i, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %bigint_zero.exit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_i = zext i9 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_addr_2 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  store i8 0, i8* %out_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
bigint_zero.exit:0  %i = phi i9 [ %i_3, %9 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bigint_zero.exit:1  %k = phi i32 [ %p_k_1, %9 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bigint_zero.exit:2  %exitcond = icmp eq i9 %i, -256

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bigint_zero.exit:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bigint_zero.exit:4  %i_3 = add i9 %i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bigint_zero.exit:5  br i1 %exitcond, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp = zext i9 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j = phi i4 [ 7, %3 ], [ %j_4, %8 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %k_1 = phi i32 [ %k, %3 ], [ %k_2, %8 ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %outputBit = phi i32 [ 6, %3 ], [ %outputBit_2, %8 ]

]]></node>
<StgValue><ssdm name="outputBit"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="4">
<![CDATA[
:3  %j_cast = sext i4 %j to i8

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:4  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %j, i32 3)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_4, label %9, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8">
<![CDATA[
:0  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = icmp eq i32 %outputBit, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %k_3 = add nsw i32 %k_1, 1

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %p_k_1 = select i1 %tmp_s, i32 %k_3, i32 %k_1

]]></node>
<StgValue><ssdm name="p_k_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %bigint_zero.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8">
<![CDATA[
:0  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_15 = shl i8 1, %j_cast

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_16 = and i8 %tmp_15, %a_load

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %b = lshr i8 %tmp_16, %j_cast

]]></node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_17 = icmp eq i32 %outputBit, -1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_17, label %6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_21 = sext i32 %k_1 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr_1 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8">
<![CDATA[
:4  %out_load_1 = load i8* %out_addr_1, align 1

]]></node>
<StgValue><ssdm name="out_load_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %k_4 = add nsw i32 1, %k_1

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_18 = sext i32 %k_4 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8">
<![CDATA[
:4  %out_load = load i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="32">
<![CDATA[
:0  %tmp_6 = trunc i32 %outputBit to i8

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_20 = shl i8 %b, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8">
<![CDATA[
:4  %out_load_1 = load i8* %out_addr_1, align 1

]]></node>
<StgValue><ssdm name="out_load_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_22 = add i8 %tmp_20, %out_load_1

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_22, i8* %out_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_5 = shl i8 %b, 7

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8">
<![CDATA[
:4  %out_load = load i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_19 = add i8 %out_load, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_19, i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %k_2 = phi i32 [ %k_4, %6 ], [ %k_1, %7 ]

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %outputBit_1 = phi i32 [ 7, %6 ], [ %outputBit, %7 ]

]]></node>
<StgValue><ssdm name="outputBit_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %outputBit_2 = add nsw i32 %outputBit_1, -1

]]></node>
<StgValue><ssdm name="outputBit_2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_4 = add i4 %j, -1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="81" name="out_r" dir="2" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="out_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="a" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="_ssdm_op_SpecMemCore" to="empty" fromId="83" toId="7">
</dataflow>
<dataflow id="85" from="a" to="empty" fromId="82" toId="7">
</dataflow>
<dataflow id="87" from="p_str10" to="empty" fromId="86" toId="7">
</dataflow>
<dataflow id="89" from="RAM_1P_str" to="empty" fromId="88" toId="7">
</dataflow>
<dataflow id="90" from="p_str10" to="empty" fromId="86" toId="7">
</dataflow>
<dataflow id="92" from="stg_91" to="empty" fromId="91" toId="7">
</dataflow>
<dataflow id="93" from="p_str10" to="empty" fromId="86" toId="7">
</dataflow>
<dataflow id="94" from="p_str10" to="empty" fromId="86" toId="7">
</dataflow>
<dataflow id="95" from="p_str10" to="empty" fromId="86" toId="7">
</dataflow>
<dataflow id="96" from="p_str10" to="empty" fromId="86" toId="7">
</dataflow>
<dataflow id="97" from="p_str10" to="empty" fromId="86" toId="7">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecMemCore" to="empty_16" fromId="83" toId="8">
</dataflow>
<dataflow id="99" from="out_r" to="empty_16" fromId="81" toId="8">
</dataflow>
<dataflow id="100" from="p_str10" to="empty_16" fromId="86" toId="8">
</dataflow>
<dataflow id="101" from="RAM_1P_str" to="empty_16" fromId="88" toId="8">
</dataflow>
<dataflow id="102" from="p_str10" to="empty_16" fromId="86" toId="8">
</dataflow>
<dataflow id="103" from="stg_91" to="empty_16" fromId="91" toId="8">
</dataflow>
<dataflow id="104" from="p_str10" to="empty_16" fromId="86" toId="8">
</dataflow>
<dataflow id="105" from="p_str10" to="empty_16" fromId="86" toId="8">
</dataflow>
<dataflow id="106" from="p_str10" to="empty_16" fromId="86" toId="8">
</dataflow>
<dataflow id="107" from="p_str10" to="empty_16" fromId="86" toId="8">
</dataflow>
<dataflow id="108" from="p_str10" to="empty_16" fromId="86" toId="8">
</dataflow>
<dataflow id="110" from="stg_109" to="i_i" fromId="109" toId="10">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="stg_9" to="i_i" fromId="9" toId="10">
</dataflow>
<dataflow id="112" from="i_5" to="i_i" fromId="13" toId="10">
<BackEdge/>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="stg_18" to="i_i" fromId="18" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="114" from="i_i" to="exitcond_i" fromId="10" toId="11">
</dataflow>
<dataflow id="116" from="stg_115" to="exitcond_i" fromId="115" toId="11">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="117" toId="12">
</dataflow>
<dataflow id="120" from="stg_119" to="empty_17" fromId="119" toId="12">
</dataflow>
<dataflow id="121" from="stg_119" to="empty_17" fromId="119" toId="12">
</dataflow>
<dataflow id="122" from="stg_119" to="empty_17" fromId="119" toId="12">
</dataflow>
<dataflow id="123" from="i_i" to="i_5" fromId="10" toId="13">
</dataflow>
<dataflow id="125" from="stg_124" to="i_5" fromId="124" toId="13">
</dataflow>
<dataflow id="126" from="exitcond_i" to="stg_14" fromId="11" toId="14">
</dataflow>
<dataflow id="127" from="i_i" to="tmp_i" fromId="10" toId="15">
</dataflow>
<dataflow id="128" from="out_r" to="out_addr_2" fromId="81" toId="16">
</dataflow>
<dataflow id="130" from="stg_129" to="out_addr_2" fromId="129" toId="16">
</dataflow>
<dataflow id="131" from="tmp_i" to="out_addr_2" fromId="15" toId="16">
</dataflow>
<dataflow id="133" from="stg_132" to="stg_17" fromId="132" toId="17">
</dataflow>
<dataflow id="134" from="out_addr_2" to="stg_17" fromId="16" toId="17">
</dataflow>
<dataflow id="135" from="i_3" to="i" fromId="23" toId="19">
<BackEdge/>
<condition id="49">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="stg_40" to="i" fromId="40" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="137" from="stg_109" to="i" fromId="109" toId="19">
<condition id="50">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="stg_14" to="i" fromId="14" toId="19">
</dataflow>
<dataflow id="139" from="p_k_1" to="k" fromId="39" toId="20">
<BackEdge/>
<condition id="51">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="stg_40" to="k" fromId="40" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="142" from="stg_141" to="k" fromId="141" toId="20">
<condition id="52">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="stg_14" to="k" fromId="14" toId="20">
</dataflow>
<dataflow id="144" from="i" to="exitcond" fromId="19" toId="21">
</dataflow>
<dataflow id="145" from="stg_115" to="exitcond" fromId="115" toId="21">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="117" toId="22">
</dataflow>
<dataflow id="147" from="stg_119" to="empty_18" fromId="119" toId="22">
</dataflow>
<dataflow id="148" from="stg_119" to="empty_18" fromId="119" toId="22">
</dataflow>
<dataflow id="149" from="stg_119" to="empty_18" fromId="119" toId="22">
</dataflow>
<dataflow id="150" from="i" to="i_3" fromId="19" toId="23">
</dataflow>
<dataflow id="151" from="stg_124" to="i_3" fromId="124" toId="23">
</dataflow>
<dataflow id="152" from="exitcond" to="stg_24" fromId="21" toId="24">
</dataflow>
<dataflow id="153" from="i" to="tmp" fromId="19" toId="25">
</dataflow>
<dataflow id="154" from="a" to="a_addr" fromId="82" toId="26">
</dataflow>
<dataflow id="155" from="stg_129" to="a_addr" fromId="129" toId="26">
</dataflow>
<dataflow id="156" from="tmp" to="a_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="158" from="stg_157" to="j" fromId="157" toId="29">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="stg_27" to="j" fromId="27" toId="29">
</dataflow>
<dataflow id="160" from="j_4" to="j" fromId="68" toId="29">
<BackEdge/>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="stg_69" to="j" fromId="69" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="162" from="k" to="k_1" fromId="20" toId="30">
<condition id="55">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="stg_27" to="k_1" fromId="27" toId="30">
</dataflow>
<dataflow id="164" from="k_2" to="k_1" fromId="65" toId="30">
<BackEdge/>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="stg_69" to="k_1" fromId="69" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="167" from="stg_166" to="outputBit" fromId="166" toId="31">
<condition id="57">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="stg_27" to="outputBit" fromId="27" toId="31">
</dataflow>
<dataflow id="169" from="outputBit_2" to="outputBit" fromId="67" toId="31">
<BackEdge/>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="stg_69" to="outputBit" fromId="69" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="171" from="j" to="j_cast" fromId="29" toId="32">
</dataflow>
<dataflow id="173" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_4" fromId="172" toId="33">
</dataflow>
<dataflow id="174" from="j" to="tmp_4" fromId="29" toId="33">
</dataflow>
<dataflow id="176" from="stg_175" to="tmp_4" fromId="175" toId="33">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="117" toId="34">
</dataflow>
<dataflow id="179" from="stg_178" to="empty_19" fromId="178" toId="34">
</dataflow>
<dataflow id="180" from="stg_178" to="empty_19" fromId="178" toId="34">
</dataflow>
<dataflow id="181" from="stg_178" to="empty_19" fromId="178" toId="34">
</dataflow>
<dataflow id="182" from="tmp_4" to="stg_35" fromId="33" toId="35">
</dataflow>
<dataflow id="183" from="a_addr" to="a_load" fromId="26" toId="36">
</dataflow>
<dataflow id="184" from="outputBit" to="tmp_s" fromId="31" toId="37">
</dataflow>
<dataflow id="185" from="stg_141" to="tmp_s" fromId="141" toId="37">
</dataflow>
<dataflow id="186" from="k_1" to="k_3" fromId="30" toId="38">
</dataflow>
<dataflow id="188" from="stg_187" to="k_3" fromId="187" toId="38">
</dataflow>
<dataflow id="189" from="tmp_s" to="p_k_1" fromId="37" toId="39">
</dataflow>
<dataflow id="190" from="k_3" to="p_k_1" fromId="38" toId="39">
</dataflow>
<dataflow id="191" from="k_1" to="p_k_1" fromId="30" toId="39">
</dataflow>
<dataflow id="192" from="a_addr" to="a_load" fromId="26" toId="41">
</dataflow>
<dataflow id="194" from="stg_193" to="tmp_15" fromId="193" toId="42">
</dataflow>
<dataflow id="195" from="j_cast" to="tmp_15" fromId="32" toId="42">
</dataflow>
<dataflow id="196" from="tmp_15" to="tmp_16" fromId="42" toId="43">
</dataflow>
<dataflow id="197" from="a_load" to="tmp_16" fromId="41" toId="43">
</dataflow>
<dataflow id="198" from="tmp_16" to="b" fromId="43" toId="44">
</dataflow>
<dataflow id="199" from="j_cast" to="b" fromId="32" toId="44">
</dataflow>
<dataflow id="200" from="outputBit" to="tmp_17" fromId="31" toId="45">
</dataflow>
<dataflow id="201" from="stg_91" to="tmp_17" fromId="91" toId="45">
</dataflow>
<dataflow id="202" from="tmp_17" to="stg_46" fromId="45" toId="46">
</dataflow>
<dataflow id="203" from="k_1" to="tmp_21" fromId="30" toId="47">
</dataflow>
<dataflow id="204" from="out_r" to="out_addr_1" fromId="81" toId="48">
</dataflow>
<dataflow id="205" from="stg_129" to="out_addr_1" fromId="129" toId="48">
</dataflow>
<dataflow id="206" from="tmp_21" to="out_addr_1" fromId="47" toId="48">
</dataflow>
<dataflow id="207" from="out_addr_1" to="out_load_1" fromId="48" toId="49">
</dataflow>
<dataflow id="208" from="stg_187" to="k_4" fromId="187" toId="50">
</dataflow>
<dataflow id="209" from="k_1" to="k_4" fromId="30" toId="50">
</dataflow>
<dataflow id="210" from="k_4" to="tmp_18" fromId="50" toId="51">
</dataflow>
<dataflow id="211" from="out_r" to="out_addr" fromId="81" toId="52">
</dataflow>
<dataflow id="212" from="stg_129" to="out_addr" fromId="129" toId="52">
</dataflow>
<dataflow id="213" from="tmp_18" to="out_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="214" from="out_addr" to="out_load" fromId="52" toId="53">
</dataflow>
<dataflow id="215" from="outputBit" to="tmp_6" fromId="31" toId="54">
</dataflow>
<dataflow id="216" from="b" to="tmp_20" fromId="44" toId="55">
</dataflow>
<dataflow id="217" from="tmp_6" to="tmp_20" fromId="54" toId="55">
</dataflow>
<dataflow id="218" from="out_addr_1" to="out_load_1" fromId="48" toId="56">
</dataflow>
<dataflow id="219" from="tmp_20" to="tmp_22" fromId="55" toId="57">
</dataflow>
<dataflow id="220" from="out_load_1" to="tmp_22" fromId="56" toId="57">
</dataflow>
<dataflow id="221" from="tmp_22" to="stg_58" fromId="57" toId="58">
</dataflow>
<dataflow id="222" from="out_addr_1" to="stg_58" fromId="48" toId="58">
</dataflow>
<dataflow id="223" from="b" to="tmp_5" fromId="44" toId="60">
</dataflow>
<dataflow id="225" from="stg_224" to="tmp_5" fromId="224" toId="60">
</dataflow>
<dataflow id="226" from="out_addr" to="out_load" fromId="52" toId="61">
</dataflow>
<dataflow id="227" from="out_load" to="tmp_19" fromId="61" toId="62">
</dataflow>
<dataflow id="228" from="tmp_5" to="tmp_19" fromId="60" toId="62">
</dataflow>
<dataflow id="229" from="tmp_19" to="stg_63" fromId="62" toId="63">
</dataflow>
<dataflow id="230" from="out_addr" to="stg_63" fromId="52" toId="63">
</dataflow>
<dataflow id="231" from="k_4" to="k_2" fromId="50" toId="65">
<condition id="59">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="232" from="stg_64" to="k_2" fromId="64" toId="65">
</dataflow>
<dataflow id="233" from="k_1" to="k_2" fromId="30" toId="65">
<condition id="60">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="234" from="stg_59" to="k_2" fromId="59" toId="65">
</dataflow>
<dataflow id="236" from="stg_235" to="outputBit_1" fromId="235" toId="66">
<condition id="61">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="stg_64" to="outputBit_1" fromId="64" toId="66">
</dataflow>
<dataflow id="238" from="outputBit" to="outputBit_1" fromId="31" toId="66">
<condition id="62">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="stg_59" to="outputBit_1" fromId="59" toId="66">
</dataflow>
<dataflow id="240" from="outputBit_1" to="outputBit_2" fromId="66" toId="67">
</dataflow>
<dataflow id="241" from="stg_91" to="outputBit_2" fromId="91" toId="67">
</dataflow>
<dataflow id="242" from="j" to="j_4" fromId="29" toId="68">
</dataflow>
<dataflow id="244" from="stg_243" to="j_4" fromId="243" toId="68">
</dataflow>
<dataflow id="245" from="exitcond_i" to="stg_2" fromId="11" toId="2">
</dataflow>
<dataflow id="246" from="exitcond" to="stg_3" fromId="21" toId="3">
</dataflow>
<dataflow id="247" from="tmp_4" to="stg_4" fromId="33" toId="4">
</dataflow>
<dataflow id="248" from="tmp_17" to="stg_5" fromId="45" toId="5">
</dataflow>
<dataflow id="249" from="tmp_17" to="stg_6" fromId="45" toId="6">
</dataflow>
</dataflows>


</stg>
