Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 23 08:31:34 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DIO_control_sets_placed.rpt
| Design       : DIO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             117 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------+------------------------------+------------------+----------------+
|           Clock Signal           |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------------+------------------------------+------------------------------+------------------+----------------+
|  nolabel_line42/a0/cnt_reg[12]_0 |                              |                              |                2 |              3 |
|  clk_IBUF_BUFG                   | f1/E[0]                      | f1/FSM_onehot_cs_reg[5]_0[0] |                1 |              5 |
|  clk_IBUF_BUFG                   | f1/FSM_onehot_cs[6]_i_2_n_0  | d11/c2/rstn                  |                3 |              7 |
|  clk_IBUF_BUFG                   |                              | rstn_IBUF                    |                4 |             13 |
|  clk_IBUF_BUFG                   |                              | d11/Q[0]                     |                4 |             16 |
|  clk_IBUF_BUFG                   | f1/FSM_onehot_cs_reg[1]_0[0] | d11/c2/rstn                  |                6 |             16 |
|  clk_IBUF_BUFG                   | f1/E[0]                      |                              |                4 |             16 |
|  clk_IBUF_BUFG                   |                              |                              |                6 |             19 |
|  clk_IBUF_BUFG                   |                              | d11/c2/rstn                  |               24 |             88 |
+----------------------------------+------------------------------+------------------------------+------------------+----------------+


