###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Mon Nov 17 19:43:10 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1749                    69
clk_hfxt/prelayout_constraint_mode       1              112                     8
clk_lfxt/prelayout_constraint_mode       1              112                     4
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2055                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.294     0.444     0.411        0.018       ignored                  -         0.150              -
                                clk_hfxt/prelayout_constraint_mode        -        0.659     0.810     0.794        0.035       ignored                  -         0.151              -
                                clk_lfxt/prelayout_constraint_mode        -        0.635     0.781     0.763        0.034       ignored                  -         0.145              -
                                clk_sck0/prelayout_constraint_mode        -        0.436     0.443     0.438        0.002       ignored                  -         0.007              -
                                clk_sck1/prelayout_constraint_mode        -        0.356     0.361     0.359        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.753     0.906     0.880        0.021       ignored                  -         0.153              -
                                smclk/prelayout_constraint_mode           -        0.636     0.788     0.762        0.029       ignored                  -         0.152              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.294     0.444     0.411        0.018       auto computed        0.154         0.150    100% {0.294, 0.444}
                                clk_hfxt/prelayout_constraint_mode    none         0.659     0.812     0.796        0.036       auto computed        0.154         0.153    100% {0.659, 0.812}
                                clk_lfxt/prelayout_constraint_mode    none         0.636     0.783     0.766        0.035       auto computed        0.154         0.147    100% {0.636, 0.783}
                                clk_sck0/prelayout_constraint_mode    none         0.437     0.444     0.439        0.002       auto computed        0.154         0.007    100% {0.437, 0.444}
                                clk_sck1/prelayout_constraint_mode    none         0.359     0.363     0.362        0.001       auto computed        0.154         0.004    100% {0.359, 0.363}
                                mclk/prelayout_constraint_mode        none         0.765     0.918     0.892        0.021       auto computed        0.154         0.153    100% {0.765, 0.918}
                                smclk/prelayout_constraint_mode       none         0.637     0.789     0.764        0.029       auto computed        0.154         0.152    100% {0.637, 0.789}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.108     0.181     0.159        0.009       ignored                  -         0.073              -
                                clk_hfxt/prelayout_constraint_mode        -        0.213     0.301     0.292        0.020       ignored                  -         0.088              -
                                clk_lfxt/prelayout_constraint_mode        -        0.205     0.288     0.280        0.019       ignored                  -         0.083              -
                                clk_sck0/prelayout_constraint_mode        -        0.167     0.171     0.169        0.002       ignored                  -         0.005              -
                                clk_sck1/prelayout_constraint_mode        -        0.129     0.136     0.134        0.002       ignored                  -         0.007              -
                                mclk/prelayout_constraint_mode            -        0.274     0.345     0.331        0.008       ignored                  -         0.071              -
                                smclk/prelayout_constraint_mode           -        0.238     0.305     0.290        0.013       ignored                  -         0.067              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.109     0.181     0.159        0.009       ignored                  -         0.073              -
                                clk_hfxt/prelayout_constraint_mode        -        0.213     0.302     0.293        0.020       ignored                  -         0.089              -
                                clk_lfxt/prelayout_constraint_mode        -        0.205     0.289     0.281        0.019       ignored                  -         0.084              -
                                clk_sck0/prelayout_constraint_mode        -        0.167     0.172     0.170        0.002       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.131     0.138     0.135        0.002       ignored                  -         0.007              -
                                mclk/prelayout_constraint_mode            -        0.277     0.348     0.334        0.008       ignored                  -         0.071              -
                                smclk/prelayout_constraint_mode           -        0.239     0.306     0.291        0.013       ignored                  -         0.067              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.294        1      0.444        2
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/compare2_reg_reg[9]/CK
                                clk_hfxt/prelayout_constraint_mode    0.659        9      0.810       10
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/divider_counter_reg[14]/CK
                                clk_lfxt/prelayout_constraint_mode    0.635       17      0.781       18
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/divider_counter_reg[14]/CK
                                clk_sck0/prelayout_constraint_mode    0.436       25      0.443       26
-    min spi0/s_tx_sreg_reg[12]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.356       33      0.361       34
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[8]/CK
                                mclk/prelayout_constraint_mode        0.753       41      0.906       42
-    min core/pc_next_ret_ltch_reg/CK
-    max core/datapath_inst/rf/registers_reg[24][27]/CK
                                smclk/prelayout_constraint_mode       0.636       49      0.788       50
-    min i2c1/CGMaster/EnLat_reg/CK
-    max uart1/tx_bit_cntr_reg[3]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.294        3      0.444        4
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer1/compare2_reg_reg[9]/CK
                                clk_hfxt/prelayout_constraint_mode    0.659       11      0.812       12
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/divider_counter_reg[14]/CK
                                clk_lfxt/prelayout_constraint_mode    0.636       19      0.783       20
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/divider_counter_reg[14]/CK
                                clk_sck0/prelayout_constraint_mode    0.437       27      0.444       28
-    min spi0/s_tx_sreg_reg[12]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.359       35      0.363       36
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[10]/CK
                                mclk/prelayout_constraint_mode        0.765       43      0.918       44
-    min core/pc_next_ret_ltch_reg/CK
-    max core/datapath_inst/rf/registers_reg[24][27]/CK
                                smclk/prelayout_constraint_mode       0.637       51      0.789       52
-    min i2c1/CGMaster/EnLat_reg/CK
-    max uart1/tx_bit_cntr_reg[3]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.108        5      0.181        6
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max adddec0/mab_out_reg[17]/CKN
                                clk_hfxt/prelayout_constraint_mode    0.213       13      0.301       14
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/divider_counter_reg[14]/CK
                                clk_lfxt/prelayout_constraint_mode    0.205       21      0.288       22
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/divider_counter_reg[14]/CK
                                clk_sck0/prelayout_constraint_mode    0.167       29      0.171       30
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[27]/CKN
                                clk_sck1/prelayout_constraint_mode    0.129       37      0.136       38
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[7]/CK
                                mclk/prelayout_constraint_mode        0.274       45      0.345       46
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[24][25]/CK
                                smclk/prelayout_constraint_mode       0.238       53      0.305       54
-    min i2c1/CGMaster/EnLat_reg/CK
-    max spi1/m_rx_sreg_reg[31]/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.109        7      0.181        8
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max adddec0/mab_out_reg[17]/CKN
                                clk_hfxt/prelayout_constraint_mode    0.213       15      0.302       16
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[20]/CK
                                clk_lfxt/prelayout_constraint_mode    0.205       23      0.289       24
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer0/timer_value_reg[20]/CK
                                clk_sck0/prelayout_constraint_mode    0.167       31      0.172       32
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[27]/CKN
                                clk_sck1/prelayout_constraint_mode    0.131       39      0.138       40
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[7]/CK
                                mclk/prelayout_constraint_mode        0.277       47      0.348       48
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[24][25]/CK
                                smclk/prelayout_constraint_mode       0.239       55      0.306       56
-    min i2c1/CGMaster/EnLat_reg/CK
-    max spi1/m_rx_sreg_reg[31]/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.294

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.054  0.068  (493.700,422.500)  -            5    
adddec0/CTS_cci_inv_00341/A
-     INVX7P5BA10TH     rise   0.001   0.001   0.054  -      (411.300,420.900)   84.000   -       
adddec0/CTS_cci_inv_00341/Y
-     INVX7P5BA10TH     rise   0.047   0.048   0.052  0.041  (411.300,421.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX13BA10TH      fall   0.000   0.048   0.044  -      (399.700,420.900)   11.800   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX13BA10TH      fall   0.076   0.124   0.097  0.159  (399.700,420.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.129   0.114  -      (362.100,452.300)   69.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.164   0.294   0.108  0.005  (364.700,452.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.294   0.108  -      (369.300,455.100)    7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/compare2_reg_reg[8]/CK
Delay     : 0.444

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.054  0.068  (493.700,422.500)  -            5    
adddec0/CTS_cci_inv_00341/A
-     INVX7P5BA10TH    rise   0.001   0.001   0.054  -      (411.300,420.900)   84.000   -       
adddec0/CTS_cci_inv_00341/Y
-     INVX7P5BA10TH    rise   0.047   0.048   0.052  0.041  (411.300,421.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX13BA10TH     fall   0.000   0.048   0.044  -      (399.700,420.900)   11.800   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX13BA10TH     fall   0.076   0.124   0.097  0.159  (399.700,420.500)    0.400     15    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX13BA10TH  rise   0.007   0.131   0.114  -      (283.900,360.300)  176.000   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX13BA10TH  rise   0.126   0.257   0.078  0.092  (287.700,361.100)    4.600     18    
timer1/RC_CG_HIER_INST278/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.002   0.259   0.078  -      (233.100,380.300)   73.800   -       
timer1/RC_CG_HIER_INST278/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.185   0.444   0.155  0.015  (235.700,380.300)    2.600      8    
timer1/compare2_reg_reg[8]/CK
-     DFFRPQX1MA10TH   rise   0.000   0.444   0.155  -      (229.300,387.300)   13.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.294

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.054  0.068  (493.700,422.500)  -            5    
adddec0/CTS_cci_inv_00341/A
-     INVX7P5BA10TH     rise   0.001   0.001   0.054  -      (411.300,420.900)   84.000   -       
adddec0/CTS_cci_inv_00341/Y
-     INVX7P5BA10TH     rise   0.047   0.048   0.052  0.041  (411.300,421.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX13BA10TH      fall   0.000   0.048   0.044  -      (399.700,420.900)   11.800   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX13BA10TH      fall   0.076   0.124   0.097  0.159  (399.700,420.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.129   0.114  -      (362.100,452.300)   69.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.164   0.294   0.108  0.005  (364.700,452.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.294   0.108  -      (369.300,455.100)    7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer1/compare2_reg_reg[8]/CK
Delay     : 0.444

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.054  0.068  (493.700,422.500)  -            5    
adddec0/CTS_cci_inv_00341/A
-     INVX7P5BA10TH    rise   0.001   0.001   0.054  -      (411.300,420.900)   84.000   -       
adddec0/CTS_cci_inv_00341/Y
-     INVX7P5BA10TH    rise   0.047   0.048   0.052  0.041  (411.300,421.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX13BA10TH     fall   0.000   0.048   0.044  -      (399.700,420.900)   11.800   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX13BA10TH     fall   0.076   0.124   0.097  0.159  (399.700,420.500)    0.400     15    
adddec0/gen_cg_periph[7].cg_periph/CG1/CK
-     PREICGX13BA10TH  rise   0.007   0.131   0.114  -      (283.900,360.300)  176.000   -       
adddec0/gen_cg_periph[7].cg_periph/CG1/ECK
-     PREICGX13BA10TH  rise   0.126   0.257   0.078  0.092  (287.700,361.100)    4.600     18    
timer1/RC_CG_HIER_INST278/RC_CGIC_INST/CK
-     PREICGX1BA10TH   rise   0.002   0.259   0.078  -      (233.100,380.300)   73.800   -       
timer1/RC_CG_HIER_INST278/RC_CGIC_INST/ECK
-     PREICGX1BA10TH   rise   0.185   0.444   0.155  0.015  (235.700,380.300)    2.600      8    
timer1/compare2_reg_reg[8]/CK
-     DFFRPQX1MA10TH   rise   0.000   0.444   0.155  -      (229.300,387.300)   13.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.108

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.024  0.065  (493.700,422.500)  -            5    
adddec0/CTS_cci_inv_00341/A
-     INVX7P5BA10TH     rise   0.001   0.001   0.024  -      (411.300,420.900)   84.000   -       
adddec0/CTS_cci_inv_00341/Y
-     INVX7P5BA10TH     rise   0.019   0.020   0.024  0.043  (411.300,421.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX13BA10TH      fall   0.000   0.020   0.021  -      (399.700,420.900)   11.800   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX13BA10TH      fall   0.028   0.048   0.040  0.148  (399.700,420.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.053   0.050  -      (362.100,452.300)   69.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.055   0.108   0.046  0.005  (364.700,452.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.108   0.046  -      (369.300,455.100)    7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/wen_fe_reg[0]/CKN
Delay     : 0.181

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.024  0.065  (493.700,422.500)  -            5    
adddec0/CTS_cci_inv_00341/A
-     INVX7P5BA10TH    rise   0.001   0.001   0.024  -      (411.300,420.900)   84.000   -       
adddec0/CTS_cci_inv_00341/Y
-     INVX7P5BA10TH    rise   0.019   0.020   0.024  0.043  (411.300,421.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX13BA10TH     fall   0.000   0.020   0.021  -      (399.700,420.900)   11.800   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX13BA10TH     fall   0.028   0.048   0.040  0.148  (399.700,420.500)    0.400     15    
adddec0/CTS_ccl_inv_00329/A
-     INVX2BA10TH      rise   0.005   0.053   0.050  -      (338.500,423.100)   63.800   -       
adddec0/CTS_ccl_inv_00329/Y
-     INVX2BA10TH      rise   0.021   0.074   0.026  0.009  (338.300,423.300)    0.400      1    
adddec0/CTS_ccl_a_inv_00327/A
-     INVX5BA10TH      fall   0.000   0.074   0.024  -      (334.700,423.100)    3.800   -       
adddec0/CTS_ccl_a_inv_00327/Y
-     INVX5BA10TH      fall   0.096   0.170   0.146  0.224  (334.500,423.300)    0.400     80    
adddec0/wen_fe_reg[0]/CKN
-     DFFNQX1MA10TH    rise   0.011   0.181   0.178  -      (582.100,455.100)  279.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.109

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.024  0.065  (493.700,422.500)  -            5    
adddec0/CTS_cci_inv_00341/A
-     INVX7P5BA10TH     rise   0.001   0.001   0.024  -      (411.300,420.900)   84.000   -       
adddec0/CTS_cci_inv_00341/Y
-     INVX7P5BA10TH     rise   0.019   0.020   0.024  0.043  (411.300,421.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX13BA10TH      fall   0.000   0.020   0.021  -      (399.700,420.900)   11.800   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX13BA10TH      fall   0.028   0.048   0.040  0.148  (399.700,420.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.053   0.050  -      (362.100,452.300)   69.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.055   0.109   0.046  0.005  (364.700,452.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.109   0.046  -      (369.300,455.100)    7.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/wen_fe_reg[0]/CKN
Delay     : 0.181

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.024  0.065  (493.700,422.500)  -            5    
adddec0/CTS_cci_inv_00341/A
-     INVX7P5BA10TH    rise   0.001   0.001   0.024  -      (411.300,420.900)   84.000   -       
adddec0/CTS_cci_inv_00341/Y
-     INVX7P5BA10TH    rise   0.019   0.020   0.024  0.043  (411.300,421.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00334/A
-     INVX13BA10TH     fall   0.000   0.020   0.021  -      (399.700,420.900)   11.800   -       
adddec0/CTS_ccl_a_inv_00334/Y
-     INVX13BA10TH     fall   0.028   0.048   0.040  0.148  (399.700,420.500)    0.400     15    
adddec0/CTS_ccl_inv_00329/A
-     INVX2BA10TH      rise   0.005   0.053   0.050  -      (338.500,423.100)   63.800   -       
adddec0/CTS_ccl_inv_00329/Y
-     INVX2BA10TH      rise   0.021   0.074   0.026  0.009  (338.300,423.300)    0.400      1    
adddec0/CTS_ccl_a_inv_00327/A
-     INVX5BA10TH      fall   0.000   0.074   0.024  -      (334.700,423.100)    3.800   -       
adddec0/CTS_ccl_a_inv_00327/Y
-     INVX5BA10TH      fall   0.096   0.170   0.146  0.224  (334.500,423.300)    0.400     80    
adddec0/wen_fe_reg[0]/CKN
-     DFFNQX1MA10TH    rise   0.011   0.181   0.178  -      (582.100,455.100)  279.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     : 0.659

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.120  0.011  (267.500,387.700)  -           2     
system0/CTS_ccl_a_inv_00493/A
-     INVX4BA10TH     rise   0.000   0.000   0.120  -      (268.700,384.900)    4.000   -       
system0/CTS_ccl_a_inv_00493/Y
-     INVX4BA10TH     rise   0.043   0.043   0.033  0.004  (269.500,384.900)    0.800     1     
system0/CTS_ccl_a_inv_00489/A
-     INVX2BA10TH     fall   0.000   0.043   0.034  -      (264.300,384.900)    5.200   -       
system0/CTS_ccl_a_inv_00489/Y
-     INVX2BA10TH     fall   0.053   0.096   0.055  0.014  (264.100,384.700)    0.400     3     
CTS_ccl_a_inv_00486/A
-     INVX1BA10TH     rise   0.000   0.096   0.069  -      (253.700,396.900)   22.600   -       
CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH     rise   0.064   0.161   0.080  0.008  (253.500,396.300)    0.800     1     
CTS_cdb_buf_01023/A
-     DLY4X0P5MA10TH  fall   0.000   0.161   0.064  -      (222.300,400.900)   35.800   -       
CTS_cdb_buf_01023/Y
-     DLY4X0P5MA10TH  fall   0.403   0.564   0.075  0.004  (224.100,400.700)    2.000     1     
CTS_ccl_a_inv_00483/A
-     INVX1BA10TH     fall   0.000   0.564   0.075  -      (231.900,400.900)    8.000   -       
CTS_ccl_a_inv_00483/Y
-     INVX1BA10TH     fall   0.095   0.659   0.094  0.012  (232.100,400.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.659   0.119  -      (240.700,399.300)    9.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/divider_counter_reg[1]/CK
Delay     :  0.810

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.120  0.011  (267.500,387.700)  -            2    
system0/CTS_ccl_a_inv_00493/A
-     INVX4BA10TH     rise   0.000   0.000   0.120  -      (268.700,384.900)    4.000   -       
system0/CTS_ccl_a_inv_00493/Y
-     INVX4BA10TH     rise   0.043   0.043   0.033  0.004  (269.500,384.900)    0.800      1    
system0/CTS_ccl_a_inv_00489/A
-     INVX2BA10TH     fall   0.000   0.043   0.034  -      (264.300,384.900)    5.200   -       
system0/CTS_ccl_a_inv_00489/Y
-     INVX2BA10TH     fall   0.053   0.096   0.055  0.014  (264.100,384.700)    0.400      3    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.096   0.069  -      (256.700,392.300)   15.000   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX3BA10TH  rise   0.151   0.247   0.126  0.038  (259.300,392.700)    3.000      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH   rise   0.002   0.249   0.126  -      (472.300,387.100)  218.600   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH   rise   0.146   0.395   0.094  0.004  (471.300,387.500)    1.400      1    
timer0/CTS_cid_inv_00864/A
-     INVX2BA10TH     rise   0.000   0.395   0.094  -      (468.300,387.100)    3.400   -       
timer0/CTS_cid_inv_00864/Y
-     INVX2BA10TH     rise   0.073   0.468   0.082  0.016  (468.100,387.300)    0.400      1    
timer0/CTS_cid_inv_00863/A
-     INVX9BA10TH     fall   0.000   0.468   0.066  -      (460.900,387.100)    7.400   -       
timer0/CTS_cid_inv_00863/Y
-     INVX9BA10TH     fall   0.063   0.531   0.061  0.065  (460.700,387.300)    0.400      2    
timer0/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH  rise   0.004   0.536   0.071  -      (187.500,327.700)  332.800   -       
timer0/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH  rise   0.115   0.651   0.061  0.009  (184.700,326.900)    3.600      2    
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/CK
-     PREICGX2BA10TH  rise   0.000   0.651   0.061  -      (171.100,320.300)   20.200   -       
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  rise   0.159   0.810   0.136  0.027  (168.300,321.100)    3.600     14    
timer0/divider_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.810   0.136  -      (183.500,323.300)   17.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.659

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.120  0.011  (267.500,387.700)  -           2     
system0/CTS_ccl_a_inv_00493/A
-     INVX4BA10TH     rise   0.000   0.000   0.120  -      (268.700,384.900)    4.000   -       
system0/CTS_ccl_a_inv_00493/Y
-     INVX4BA10TH     rise   0.043   0.043   0.034  0.004  (269.500,384.900)    0.800     1     
system0/CTS_ccl_a_inv_00489/A
-     INVX2BA10TH     fall   0.000   0.043   0.034  -      (264.300,384.900)    5.200   -       
system0/CTS_ccl_a_inv_00489/Y
-     INVX2BA10TH     fall   0.053   0.097   0.055  0.014  (264.100,384.700)    0.400     3     
CTS_ccl_a_inv_00486/A
-     INVX1BA10TH     rise   0.000   0.097   0.069  -      (253.700,396.900)   22.600   -       
CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH     rise   0.064   0.161   0.080  0.008  (253.500,396.300)    0.800     1     
CTS_cdb_buf_01023/A
-     DLY4X0P5MA10TH  fall   0.000   0.161   0.064  -      (222.300,400.900)   35.800   -       
CTS_cdb_buf_01023/Y
-     DLY4X0P5MA10TH  fall   0.403   0.564   0.075  0.004  (224.100,400.700)    2.000     1     
CTS_ccl_a_inv_00483/A
-     INVX1BA10TH     fall   0.000   0.564   0.075  -      (231.900,400.900)    8.000   -       
CTS_ccl_a_inv_00483/Y
-     INVX1BA10TH     fall   0.095   0.659   0.094  0.012  (232.100,400.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.659   0.119  -      (240.700,399.300)    9.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/divider_counter_reg[1]/CK
Delay     :  0.812

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.120  0.011  (267.500,387.700)  -            2    
system0/CTS_ccl_a_inv_00493/A
-     INVX4BA10TH     rise   0.000   0.000   0.120  -      (268.700,384.900)    4.000   -       
system0/CTS_ccl_a_inv_00493/Y
-     INVX4BA10TH     rise   0.043   0.043   0.034  0.004  (269.500,384.900)    0.800      1    
system0/CTS_ccl_a_inv_00489/A
-     INVX2BA10TH     fall   0.000   0.043   0.034  -      (264.300,384.900)    5.200   -       
system0/CTS_ccl_a_inv_00489/Y
-     INVX2BA10TH     fall   0.053   0.097   0.055  0.014  (264.100,384.700)    0.400      3    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.097   0.069  -      (256.700,392.300)   15.000   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX3BA10TH  rise   0.151   0.247   0.126  0.038  (259.300,392.700)    3.000      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH   rise   0.002   0.249   0.126  -      (472.300,387.100)  218.600   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH   rise   0.146   0.395   0.100  0.004  (471.300,387.500)    1.400      1    
timer0/CTS_cid_inv_00864/A
-     INVX2BA10TH     rise   0.000   0.395   0.100  -      (468.300,387.100)    3.400   -       
timer0/CTS_cid_inv_00864/Y
-     INVX2BA10TH     rise   0.075   0.470   0.082  0.016  (468.100,387.300)    0.400      1    
timer0/CTS_cid_inv_00863/A
-     INVX9BA10TH     fall   0.000   0.470   0.066  -      (460.900,387.100)    7.400   -       
timer0/CTS_cid_inv_00863/Y
-     INVX9BA10TH     fall   0.063   0.534   0.061  0.065  (460.700,387.300)    0.400      2    
timer0/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH  rise   0.004   0.538   0.071  -      (187.500,327.700)  332.800   -       
timer0/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH  rise   0.115   0.653   0.061  0.009  (184.700,326.900)    3.600      2    
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/CK
-     PREICGX2BA10TH  rise   0.000   0.654   0.061  -      (171.100,320.300)   20.200   -       
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  rise   0.159   0.812   0.136  0.027  (168.300,321.100)    3.600     14    
timer0/divider_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.812   0.136  -      (183.500,323.300)   17.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.213

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.055  0.012  (267.500,387.700)  -           2     
system0/CTS_ccl_a_inv_00493/A
-     INVX4BA10TH     rise   0.000   0.000   0.055  -      (268.700,384.900)    4.000   -       
system0/CTS_ccl_a_inv_00493/Y
-     INVX4BA10TH     rise   0.011   0.011   0.016  0.004  (269.500,384.900)    0.800     1     
system0/CTS_ccl_a_inv_00489/A
-     INVX2BA10TH     fall   0.000   0.011   0.016  -      (264.300,384.900)    5.200   -       
system0/CTS_ccl_a_inv_00489/Y
-     INVX2BA10TH     fall   0.021   0.032   0.022  0.013  (264.100,384.700)    0.400     3     
CTS_ccl_a_inv_00486/A
-     INVX1BA10TH     rise   0.000   0.032   0.028  -      (253.700,396.900)   22.600   -       
CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH     rise   0.023   0.055   0.035  0.008  (253.500,396.300)    0.800     1     
CTS_cdb_buf_01023/A
-     DLY4X0P5MA10TH  fall   0.000   0.055   0.027  -      (222.300,400.900)   35.800   -       
CTS_cdb_buf_01023/Y
-     DLY4X0P5MA10TH  fall   0.120   0.176   0.029  0.004  (224.100,400.700)    2.000     1     
CTS_ccl_a_inv_00483/A
-     INVX1BA10TH     fall   0.000   0.176   0.029  -      (231.900,400.900)    8.000   -       
CTS_ccl_a_inv_00483/Y
-     INVX1BA10TH     fall   0.037   0.213   0.041  0.012  (232.100,400.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.213   0.053  -      (240.700,399.300)    9.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/divider_counter_reg[1]/CK
Delay     :  0.301

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.055  0.012  (267.500,387.700)  -            2    
system0/CTS_ccl_a_inv_00493/A
-     INVX4BA10TH     rise   0.000   0.000   0.055  -      (268.700,384.900)    4.000   -       
system0/CTS_ccl_a_inv_00493/Y
-     INVX4BA10TH     rise   0.011   0.011   0.016  0.004  (269.500,384.900)    0.800      1    
system0/CTS_ccl_a_inv_00489/A
-     INVX2BA10TH     fall   0.000   0.011   0.016  -      (264.300,384.900)    5.200   -       
system0/CTS_ccl_a_inv_00489/Y
-     INVX2BA10TH     fall   0.021   0.032   0.022  0.013  (264.100,384.700)    0.400      3    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.032   0.028  -      (256.700,392.300)   15.000   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX3BA10TH  rise   0.059   0.091   0.058  0.038  (259.300,392.700)    3.000      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH   rise   0.002   0.092   0.058  -      (472.300,387.100)  218.600   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH   rise   0.049   0.141   0.040  0.004  (471.300,387.500)    1.400      1    
timer0/CTS_cid_inv_00864/A
-     INVX2BA10TH     rise   0.000   0.141   0.040  -      (468.300,387.100)    3.400   -       
timer0/CTS_cid_inv_00864/Y
-     INVX2BA10TH     rise   0.027   0.168   0.037  0.017  (468.100,387.300)    0.400      1    
timer0/CTS_cid_inv_00863/A
-     INVX9BA10TH     fall   0.000   0.169   0.031  -      (460.900,387.100)    7.400   -       
timer0/CTS_cid_inv_00863/Y
-     INVX9BA10TH     fall   0.024   0.193   0.028  0.063  (460.700,387.300)    0.400      2    
timer0/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH  rise   0.004   0.197   0.033  -      (187.500,327.700)  332.800   -       
timer0/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH  rise   0.042   0.239   0.026  0.008  (184.700,326.900)    3.600      2    
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/CK
-     PREICGX2BA10TH  rise   0.000   0.239   0.026  -      (171.100,320.300)   20.200   -       
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  rise   0.063   0.301   0.062  0.028  (168.300,321.100)    3.600     14    
timer0/divider_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.301   0.062  -      (183.500,323.300)   17.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.213

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.055  0.012  (267.500,387.700)  -           2     
system0/CTS_ccl_a_inv_00493/A
-     INVX4BA10TH     rise   0.000   0.000   0.055  -      (268.700,384.900)    4.000   -       
system0/CTS_ccl_a_inv_00493/Y
-     INVX4BA10TH     rise   0.011   0.011   0.016  0.004  (269.500,384.900)    0.800     1     
system0/CTS_ccl_a_inv_00489/A
-     INVX2BA10TH     fall   0.000   0.011   0.016  -      (264.300,384.900)    5.200   -       
system0/CTS_ccl_a_inv_00489/Y
-     INVX2BA10TH     fall   0.021   0.032   0.022  0.013  (264.100,384.700)    0.400     3     
CTS_ccl_a_inv_00486/A
-     INVX1BA10TH     rise   0.000   0.032   0.028  -      (253.700,396.900)   22.600   -       
CTS_ccl_a_inv_00486/Y
-     INVX1BA10TH     rise   0.023   0.055   0.035  0.008  (253.500,396.300)    0.800     1     
CTS_cdb_buf_01023/A
-     DLY4X0P5MA10TH  fall   0.000   0.055   0.027  -      (222.300,400.900)   35.800   -       
CTS_cdb_buf_01023/Y
-     DLY4X0P5MA10TH  fall   0.120   0.176   0.029  0.004  (224.100,400.700)    2.000     1     
CTS_ccl_a_inv_00483/A
-     INVX1BA10TH     fall   0.000   0.176   0.029  -      (231.900,400.900)    8.000   -       
CTS_ccl_a_inv_00483/Y
-     INVX1BA10TH     fall   0.037   0.213   0.041  0.012  (232.100,400.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.213   0.053  -      (240.700,399.300)    9.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer0/divider_counter_reg[1]/CK
Delay     :  0.302

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.055  0.012  (267.500,387.700)  -            2    
system0/CTS_ccl_a_inv_00493/A
-     INVX4BA10TH     rise   0.000   0.000   0.055  -      (268.700,384.900)    4.000   -       
system0/CTS_ccl_a_inv_00493/Y
-     INVX4BA10TH     rise   0.011   0.011   0.016  0.004  (269.500,384.900)    0.800      1    
system0/CTS_ccl_a_inv_00489/A
-     INVX2BA10TH     fall   0.000   0.011   0.016  -      (264.300,384.900)    5.200   -       
system0/CTS_ccl_a_inv_00489/Y
-     INVX2BA10TH     fall   0.021   0.032   0.022  0.013  (264.100,384.700)    0.400      3    
timer0/clk_mux/MuxGen[3].CG1/CK
-     PREICGX3BA10TH  rise   0.000   0.032   0.028  -      (256.700,392.300)   15.000   -       
timer0/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX3BA10TH  rise   0.059   0.091   0.058  0.038  (259.300,392.700)    3.000      1    
timer0/clk_mux/g130/B
-     OR4X0P7MA10TH   rise   0.002   0.093   0.058  -      (472.300,387.100)  218.600   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH   rise   0.049   0.141   0.042  0.004  (471.300,387.500)    1.400      1    
timer0/CTS_cid_inv_00864/A
-     INVX2BA10TH     rise   0.000   0.142   0.042  -      (468.300,387.100)    3.400   -       
timer0/CTS_cid_inv_00864/Y
-     INVX2BA10TH     rise   0.028   0.169   0.038  0.017  (468.100,387.300)    0.400      1    
timer0/CTS_cid_inv_00863/A
-     INVX9BA10TH     fall   0.000   0.169   0.031  -      (460.900,387.100)    7.400   -       
timer0/CTS_cid_inv_00863/Y
-     INVX9BA10TH     fall   0.024   0.193   0.028  0.063  (460.700,387.300)    0.400      2    
timer0/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH  rise   0.004   0.198   0.033  -      (187.500,327.700)  332.800   -       
timer0/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH  rise   0.042   0.240   0.026  0.008  (184.700,326.900)    3.600      2    
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/CK
-     PREICGX2BA10TH  rise   0.000   0.240   0.026  -      (171.100,320.300)   20.200   -       
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  rise   0.063   0.302   0.062  0.028  (168.300,321.100)    3.600     14    
timer0/divider_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.302   0.062  -      (183.500,323.300)   17.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.635

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.136  0.013  (261.500,387.700)  -           2     
system0/CTS_ccl_a_inv_00467/A
-     INVX4BA10TH     rise   0.000   0.000   0.136  -      (251.500,392.900)   15.200   -       
system0/CTS_ccl_a_inv_00467/Y
-     INVX4BA10TH     rise   0.051   0.051   0.039  0.007  (250.700,392.900)    0.800     1     
system0/CTS_ccl_a_inv_00463/A
-     INVX3BA10TH     fall   0.000   0.051   0.040  -      (246.900,387.100)    9.600   -       
system0/CTS_ccl_a_inv_00463/Y
-     INVX3BA10TH     fall   0.050   0.101   0.050  0.018  (246.900,387.500)    0.400     3     
CTS_ccl_a_inv_00460/A
-     INVX1BA10TH     rise   0.000   0.101   0.060  -      (253.700,392.900)   12.200   -       
CTS_ccl_a_inv_00460/Y
-     INVX1BA10TH     rise   0.047   0.148   0.050  0.004  (253.500,392.300)    0.800     1     
CTS_cdb_buf_01022/A
-     DLY4X0P5MA10TH  fall   0.000   0.148   0.040  -      (240.500,391.100)   14.200   -       
CTS_cdb_buf_01022/Y
-     DLY4X0P5MA10TH  fall   0.388   0.536   0.067  0.003  (238.700,391.300)    2.000     1     
CTS_ccl_a_inv_00457/A
-     INVX1BA10TH     fall   0.000   0.536   0.067  -      (236.500,392.900)    3.800   -       
CTS_ccl_a_inv_00457/Y
-     INVX1BA10TH     fall   0.099   0.635   0.104  0.013  (236.700,392.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.635   0.133  -      (238.700,396.700)    6.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/divider_counter_reg[1]/CK
Delay     :  0.781

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.136  0.013  (261.500,387.700)  -            2    
system0/CTS_ccl_a_inv_00467/A
-     INVX4BA10TH     rise   0.000   0.000   0.136  -      (251.500,392.900)   15.200   -       
system0/CTS_ccl_a_inv_00467/Y
-     INVX4BA10TH     rise   0.051   0.051   0.039  0.007  (250.700,392.900)    0.800      1    
system0/CTS_ccl_a_inv_00463/A
-     INVX3BA10TH     fall   0.000   0.051   0.040  -      (246.900,387.100)    9.600   -       
system0/CTS_ccl_a_inv_00463/Y
-     INVX3BA10TH     fall   0.050   0.101   0.050  0.018  (246.900,387.500)    0.400      3    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX4BA10TH  rise   0.000   0.101   0.060  -      (270.100,391.700)   27.400   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX4BA10TH  rise   0.129   0.230   0.094  0.036  (272.900,390.900)    3.600      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH   rise   0.001   0.232   0.094  -      (470.700,387.100)  201.600   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH   rise   0.134   0.365   0.094  0.004  (471.300,387.500)    1.000      1    
timer0/CTS_cid_inv_00864/A
-     INVX2BA10TH     rise   0.000   0.365   0.094  -      (468.300,387.100)    3.400   -       
timer0/CTS_cid_inv_00864/Y
-     INVX2BA10TH     rise   0.073   0.438   0.082  0.016  (468.100,387.300)    0.400      1    
timer0/CTS_cid_inv_00863/A
-     INVX9BA10TH     fall   0.000   0.439   0.066  -      (460.900,387.100)    7.400   -       
timer0/CTS_cid_inv_00863/Y
-     INVX9BA10TH     fall   0.063   0.502   0.061  0.065  (460.700,387.300)    0.400      2    
timer0/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH  rise   0.004   0.506   0.071  -      (187.500,327.700)  332.800   -       
timer0/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH  rise   0.115   0.622   0.061  0.009  (184.700,326.900)    3.600      2    
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/CK
-     PREICGX2BA10TH  rise   0.000   0.622   0.061  -      (171.100,320.300)   20.200   -       
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  rise   0.159   0.780   0.136  0.027  (168.300,321.100)    3.600     14    
timer0/divider_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.781   0.136  -      (183.500,323.300)   17.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.636

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.136  0.013  (261.500,387.700)  -           2     
system0/CTS_ccl_a_inv_00467/A
-     INVX4BA10TH     rise   0.000   0.000   0.136  -      (251.500,392.900)   15.200   -       
system0/CTS_ccl_a_inv_00467/Y
-     INVX4BA10TH     rise   0.051   0.051   0.040  0.007  (250.700,392.900)    0.800     1     
system0/CTS_ccl_a_inv_00463/A
-     INVX3BA10TH     fall   0.000   0.051   0.040  -      (246.900,387.100)    9.600   -       
system0/CTS_ccl_a_inv_00463/Y
-     INVX3BA10TH     fall   0.050   0.101   0.050  0.018  (246.900,387.500)    0.400     3     
CTS_ccl_a_inv_00460/A
-     INVX1BA10TH     rise   0.000   0.101   0.060  -      (253.700,392.900)   12.200   -       
CTS_ccl_a_inv_00460/Y
-     INVX1BA10TH     rise   0.047   0.148   0.050  0.004  (253.500,392.300)    0.800     1     
CTS_cdb_buf_01022/A
-     DLY4X0P5MA10TH  fall   0.000   0.148   0.040  -      (240.500,391.100)   14.200   -       
CTS_cdb_buf_01022/Y
-     DLY4X0P5MA10TH  fall   0.388   0.537   0.067  0.003  (238.700,391.300)    2.000     1     
CTS_ccl_a_inv_00457/A
-     INVX1BA10TH     fall   0.000   0.537   0.067  -      (236.500,392.900)    3.800   -       
CTS_ccl_a_inv_00457/Y
-     INVX1BA10TH     fall   0.099   0.636   0.104  0.013  (236.700,392.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.636   0.133  -      (238.700,396.700)    6.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/divider_counter_reg[1]/CK
Delay     :  0.783

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.136  0.013  (261.500,387.700)  -            2    
system0/CTS_ccl_a_inv_00467/A
-     INVX4BA10TH     rise   0.000   0.000   0.136  -      (251.500,392.900)   15.200   -       
system0/CTS_ccl_a_inv_00467/Y
-     INVX4BA10TH     rise   0.051   0.051   0.040  0.007  (250.700,392.900)    0.800      1    
system0/CTS_ccl_a_inv_00463/A
-     INVX3BA10TH     fall   0.000   0.051   0.040  -      (246.900,387.100)    9.600   -       
system0/CTS_ccl_a_inv_00463/Y
-     INVX3BA10TH     fall   0.050   0.101   0.050  0.018  (246.900,387.500)    0.400      3    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX4BA10TH  rise   0.000   0.101   0.060  -      (270.100,391.700)   27.400   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX4BA10TH  rise   0.129   0.231   0.094  0.036  (272.900,390.900)    3.600      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH   rise   0.001   0.232   0.094  -      (470.700,387.100)  201.600   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH   rise   0.134   0.366   0.100  0.004  (471.300,387.500)    1.000      1    
timer0/CTS_cid_inv_00864/A
-     INVX2BA10TH     rise   0.000   0.366   0.100  -      (468.300,387.100)    3.400   -       
timer0/CTS_cid_inv_00864/Y
-     INVX2BA10TH     rise   0.075   0.441   0.082  0.016  (468.100,387.300)    0.400      1    
timer0/CTS_cid_inv_00863/A
-     INVX9BA10TH     fall   0.000   0.441   0.066  -      (460.900,387.100)    7.400   -       
timer0/CTS_cid_inv_00863/Y
-     INVX9BA10TH     fall   0.063   0.505   0.061  0.065  (460.700,387.300)    0.400      2    
timer0/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH  rise   0.004   0.509   0.071  -      (187.500,327.700)  332.800   -       
timer0/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH  rise   0.115   0.624   0.061  0.009  (184.700,326.900)    3.600      2    
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/CK
-     PREICGX2BA10TH  rise   0.000   0.624   0.061  -      (171.100,320.300)   20.200   -       
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  rise   0.159   0.783   0.136  0.027  (168.300,321.100)    3.600     14    
timer0/divider_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.783   0.136  -      (183.500,323.300)   17.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.205

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.062  0.013  (261.500,387.700)  -           2     
system0/CTS_ccl_a_inv_00467/A
-     INVX4BA10TH     rise   0.000   0.000   0.062  -      (251.500,392.900)   15.200   -       
system0/CTS_ccl_a_inv_00467/Y
-     INVX4BA10TH     rise   0.013   0.013   0.019  0.007  (250.700,392.900)    0.800     1     
system0/CTS_ccl_a_inv_00463/A
-     INVX3BA10TH     fall   0.000   0.013   0.020  -      (246.900,387.100)    9.600   -       
system0/CTS_ccl_a_inv_00463/Y
-     INVX3BA10TH     fall   0.019   0.033   0.020  0.016  (246.900,387.500)    0.400     3     
CTS_ccl_a_inv_00460/A
-     INVX1BA10TH     rise   0.000   0.033   0.024  -      (253.700,392.900)   12.200   -       
CTS_ccl_a_inv_00460/Y
-     INVX1BA10TH     rise   0.017   0.050   0.022  0.004  (253.500,392.300)    0.800     1     
CTS_cdb_buf_01022/A
-     DLY4X0P5MA10TH  fall   0.000   0.050   0.018  -      (240.500,391.100)   14.200   -       
CTS_cdb_buf_01022/Y
-     DLY4X0P5MA10TH  fall   0.115   0.165   0.026  0.003  (238.700,391.300)    2.000     1     
CTS_ccl_a_inv_00457/A
-     INVX1BA10TH     fall   0.000   0.165   0.026  -      (236.500,392.900)    3.800   -       
CTS_ccl_a_inv_00457/Y
-     INVX1BA10TH     fall   0.040   0.205   0.045  0.014  (236.700,392.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.205   0.059  -      (238.700,396.700)    6.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/divider_counter_reg[1]/CK
Delay     :  0.288

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.062  0.013  (261.500,387.700)  -            2    
system0/CTS_ccl_a_inv_00467/A
-     INVX4BA10TH     rise   0.000   0.000   0.062  -      (251.500,392.900)   15.200   -       
system0/CTS_ccl_a_inv_00467/Y
-     INVX4BA10TH     rise   0.013   0.013   0.019  0.007  (250.700,392.900)    0.800      1    
system0/CTS_ccl_a_inv_00463/A
-     INVX3BA10TH     fall   0.000   0.013   0.020  -      (246.900,387.100)    9.600   -       
system0/CTS_ccl_a_inv_00463/Y
-     INVX3BA10TH     fall   0.019   0.033   0.020  0.016  (246.900,387.500)    0.400      3    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX4BA10TH  rise   0.000   0.033   0.024  -      (270.100,391.700)   27.400   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX4BA10TH  rise   0.048   0.081   0.041  0.036  (272.900,390.900)    3.600      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH   rise   0.001   0.082   0.041  -      (470.700,387.100)  201.600   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH   rise   0.046   0.128   0.040  0.004  (471.300,387.500)    1.000      1    
timer0/CTS_cid_inv_00864/A
-     INVX2BA10TH     rise   0.000   0.128   0.040  -      (468.300,387.100)    3.400   -       
timer0/CTS_cid_inv_00864/Y
-     INVX2BA10TH     rise   0.027   0.155   0.037  0.017  (468.100,387.300)    0.400      1    
timer0/CTS_cid_inv_00863/A
-     INVX9BA10TH     fall   0.000   0.155   0.031  -      (460.900,387.100)    7.400   -       
timer0/CTS_cid_inv_00863/Y
-     INVX9BA10TH     fall   0.024   0.179   0.028  0.063  (460.700,387.300)    0.400      2    
timer0/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH  rise   0.004   0.183   0.033  -      (187.500,327.700)  332.800   -       
timer0/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH  rise   0.042   0.225   0.026  0.008  (184.700,326.900)    3.600      2    
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/CK
-     PREICGX2BA10TH  rise   0.000   0.225   0.026  -      (171.100,320.300)   20.200   -       
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  rise   0.063   0.288   0.062  0.028  (168.300,321.100)    3.600     14    
timer0/divider_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.288   0.062  -      (183.500,323.300)   17.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.205

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.062  0.013  (261.500,387.700)  -           2     
system0/CTS_ccl_a_inv_00467/A
-     INVX4BA10TH     rise   0.000   0.000   0.062  -      (251.500,392.900)   15.200   -       
system0/CTS_ccl_a_inv_00467/Y
-     INVX4BA10TH     rise   0.013   0.014   0.019  0.007  (250.700,392.900)    0.800     1     
system0/CTS_ccl_a_inv_00463/A
-     INVX3BA10TH     fall   0.000   0.014   0.020  -      (246.900,387.100)    9.600   -       
system0/CTS_ccl_a_inv_00463/Y
-     INVX3BA10TH     fall   0.019   0.033   0.020  0.016  (246.900,387.500)    0.400     3     
CTS_ccl_a_inv_00460/A
-     INVX1BA10TH     rise   0.000   0.033   0.024  -      (253.700,392.900)   12.200   -       
CTS_ccl_a_inv_00460/Y
-     INVX1BA10TH     rise   0.017   0.050   0.022  0.004  (253.500,392.300)    0.800     1     
CTS_cdb_buf_01022/A
-     DLY4X0P5MA10TH  fall   0.000   0.050   0.018  -      (240.500,391.100)   14.200   -       
CTS_cdb_buf_01022/Y
-     DLY4X0P5MA10TH  fall   0.115   0.165   0.026  0.003  (238.700,391.300)    2.000     1     
CTS_ccl_a_inv_00457/A
-     INVX1BA10TH     fall   0.000   0.165   0.026  -      (236.500,392.900)    3.800   -       
CTS_ccl_a_inv_00457/Y
-     INVX1BA10TH     fall   0.040   0.205   0.045  0.014  (236.700,392.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.205   0.059  -      (238.700,396.700)    6.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer0/divider_counter_reg[1]/CK
Delay     :  0.289

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.062  0.013  (261.500,387.700)  -            2    
system0/CTS_ccl_a_inv_00467/A
-     INVX4BA10TH     rise   0.000   0.000   0.062  -      (251.500,392.900)   15.200   -       
system0/CTS_ccl_a_inv_00467/Y
-     INVX4BA10TH     rise   0.013   0.014   0.019  0.007  (250.700,392.900)    0.800      1    
system0/CTS_ccl_a_inv_00463/A
-     INVX3BA10TH     fall   0.000   0.014   0.020  -      (246.900,387.100)    9.600   -       
system0/CTS_ccl_a_inv_00463/Y
-     INVX3BA10TH     fall   0.019   0.033   0.020  0.016  (246.900,387.500)    0.400      3    
timer0/clk_mux/MuxGen[2].CG1/CK
-     PREICGX4BA10TH  rise   0.000   0.033   0.024  -      (270.100,391.700)   27.400   -       
timer0/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX4BA10TH  rise   0.048   0.081   0.041  0.036  (272.900,390.900)    3.600      1    
timer0/clk_mux/g130/C
-     OR4X0P7MA10TH   rise   0.001   0.083   0.041  -      (470.700,387.100)  201.600   -       
timer0/clk_mux/g130/Y
-     OR4X0P7MA10TH   rise   0.046   0.128   0.042  0.004  (471.300,387.500)    1.000      1    
timer0/CTS_cid_inv_00864/A
-     INVX2BA10TH     rise   0.000   0.128   0.042  -      (468.300,387.100)    3.400   -       
timer0/CTS_cid_inv_00864/Y
-     INVX2BA10TH     rise   0.028   0.156   0.038  0.017  (468.100,387.300)    0.400      1    
timer0/CTS_cid_inv_00863/A
-     INVX9BA10TH     fall   0.000   0.156   0.031  -      (460.900,387.100)    7.400   -       
timer0/CTS_cid_inv_00863/Y
-     INVX9BA10TH     fall   0.024   0.180   0.028  0.063  (460.700,387.300)    0.400      2    
timer0/clock_gate_divider/CG1/CK
-     PREICGX2BA10TH  rise   0.004   0.184   0.033  -      (187.500,327.700)  332.800   -       
timer0/clock_gate_divider/CG1/ECK
-     PREICGX2BA10TH  rise   0.042   0.226   0.026  0.008  (184.700,326.900)    3.600      2    
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/CK
-     PREICGX2BA10TH  rise   0.000   0.226   0.026  -      (171.100,320.300)   20.200   -       
timer0/RC_CG_HIER_INST262/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  rise   0.063   0.289   0.062  0.028  (168.300,321.100)    3.600     14    
timer0/divider_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.289   0.062  -      (183.500,323.300)   17.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[12]/CK
Delay     :  0.436

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.111  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00441/A
-     INVX4BA10TH      rise   0.000   0.000   0.111  -      (1180.100,403.100)   11.385   -       
CTS_ccl_inv_00441/Y
-     INVX4BA10TH      rise   0.053   0.053   0.033  0.011  (1179.300,403.100)    0.800      1    
CTS_ccl_inv_00438/A
-     INVX6BA10TH      fall   0.000   0.053   0.039  -      (1173.900,404.900)    7.200   -       
CTS_ccl_inv_00438/Y
-     INVX6BA10TH      fall   0.088   0.140   0.118  0.092  (1174.100,404.700)    0.400      1    
spi0/g28376/A
-     XOR2X3MA10TH     rise   0.011   0.151   0.142  -      (585.900,418.900)   602.400   -       
spi0/g28376/Y
-     XOR2X3MA10TH     rise   0.101   0.253   0.119  0.012  (584.900,419.700)     1.800      1    
spi0/CTS_cid_inv_00646/A
-     INVX6BA10TH      rise   0.000   0.253   0.119  -      (582.500,427.100)     9.800   -       
spi0/CTS_cid_inv_00646/Y
-     INVX6BA10TH      rise   0.089   0.341   0.096  0.061  (582.300,427.300)     0.400      2    
spi0/CTS_ccl_a_inv_00433/A
-     INVX13BA10TH     fall   0.003   0.345   0.083  -      (417.700,448.900)   186.200   -       
spi0/CTS_ccl_a_inv_00433/Y
-     INVX13BA10TH     fall   0.091   0.436   0.092  0.152  (417.700,448.500)     0.400     66    
spi0/s_tx_sreg_reg[12]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.436   0.107  -      (417.300,452.900)     4.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.443

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.111  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00441/A
-     INVX4BA10TH      rise   0.000   0.000   0.111  -      (1180.100,403.100)   11.385   -       
CTS_ccl_inv_00441/Y
-     INVX4BA10TH      rise   0.053   0.053   0.033  0.011  (1179.300,403.100)    0.800     1     
CTS_ccl_inv_00438/A
-     INVX6BA10TH      fall   0.000   0.053   0.039  -      (1173.900,404.900)    7.200   -       
CTS_ccl_inv_00438/Y
-     INVX6BA10TH      fall   0.088   0.140   0.118  0.092  (1174.100,404.700)    0.400     1     
spi0/g28376/A
-     XOR2X3MA10TH     rise   0.011   0.151   0.142  -      (585.900,418.900)   602.400   -       
spi0/g28376/Y
-     XOR2X3MA10TH     rise   0.101   0.253   0.119  0.012  (584.900,419.700)     1.800     1     
spi0/CTS_cid_inv_00646/A
-     INVX6BA10TH      rise   0.000   0.253   0.119  -      (582.500,427.100)     9.800   -       
spi0/CTS_cid_inv_00646/Y
-     INVX6BA10TH      rise   0.089   0.341   0.096  0.061  (582.300,427.300)     0.400     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.003   0.345   0.083  -      (408.100,475.700)   222.600   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.098   0.443   0.037  0.009  (405.300,474.900)     3.600     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.443   0.037  -      (396.500,483.100)    17.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[12]/CK
Delay     :  0.437

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.111  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00441/A
-     INVX4BA10TH      rise   0.000   0.000   0.111  -      (1180.100,403.100)   11.385   -       
CTS_ccl_inv_00441/Y
-     INVX4BA10TH      rise   0.053   0.053   0.033  0.011  (1179.300,403.100)    0.800      1    
CTS_ccl_inv_00438/A
-     INVX6BA10TH      fall   0.000   0.053   0.039  -      (1173.900,404.900)    7.200   -       
CTS_ccl_inv_00438/Y
-     INVX6BA10TH      fall   0.088   0.141   0.118  0.092  (1174.100,404.700)    0.400      1    
spi0/g28376/A
-     XOR2X3MA10TH     rise   0.011   0.151   0.142  -      (585.900,418.900)   602.400   -       
spi0/g28376/Y
-     XOR2X3MA10TH     rise   0.101   0.253   0.122  0.012  (584.900,419.700)     1.800      1    
spi0/CTS_cid_inv_00646/A
-     INVX6BA10TH      rise   0.000   0.253   0.122  -      (582.500,427.100)     9.800   -       
spi0/CTS_cid_inv_00646/Y
-     INVX6BA10TH      rise   0.090   0.343   0.096  0.061  (582.300,427.300)     0.400      2    
spi0/CTS_ccl_a_inv_00433/A
-     INVX13BA10TH     fall   0.003   0.346   0.083  -      (417.700,448.900)   186.200   -       
spi0/CTS_ccl_a_inv_00433/Y
-     INVX13BA10TH     fall   0.091   0.437   0.092  0.152  (417.700,448.500)     0.400     66    
spi0/s_tx_sreg_reg[12]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.437   0.107  -      (417.300,452.900)     4.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.444

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.111  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00441/A
-     INVX4BA10TH      rise   0.000   0.000   0.111  -      (1180.100,403.100)   11.385   -       
CTS_ccl_inv_00441/Y
-     INVX4BA10TH      rise   0.053   0.053   0.033  0.011  (1179.300,403.100)    0.800     1     
CTS_ccl_inv_00438/A
-     INVX6BA10TH      fall   0.000   0.053   0.039  -      (1173.900,404.900)    7.200   -       
CTS_ccl_inv_00438/Y
-     INVX6BA10TH      fall   0.088   0.141   0.118  0.092  (1174.100,404.700)    0.400     1     
spi0/g28376/A
-     XOR2X3MA10TH     rise   0.011   0.151   0.142  -      (585.900,418.900)   602.400   -       
spi0/g28376/Y
-     XOR2X3MA10TH     rise   0.101   0.253   0.122  0.012  (584.900,419.700)     1.800     1     
spi0/CTS_cid_inv_00646/A
-     INVX6BA10TH      rise   0.000   0.253   0.122  -      (582.500,427.100)     9.800   -       
spi0/CTS_cid_inv_00646/Y
-     INVX6BA10TH      rise   0.090   0.343   0.096  0.061  (582.300,427.300)     0.400     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX4BA10TH   fall   0.003   0.346   0.083  -      (408.100,475.700)   222.600   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   fall   0.098   0.444   0.037  0.009  (405.300,474.900)     3.600     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.444   0.037  -      (396.500,483.100)    17.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.167

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.050  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00441/A
-     INVX4BA10TH     rise   0.000   0.000   0.050  -      (1180.100,403.100)   11.385   -       
CTS_ccl_inv_00441/Y
-     INVX4BA10TH     rise   0.016   0.016   0.017  0.011  (1179.300,403.100)    0.800     1     
CTS_ccl_inv_00438/A
-     INVX6BA10TH     fall   0.000   0.016   0.020  -      (1173.900,404.900)    7.200   -       
CTS_ccl_inv_00438/Y
-     INVX6BA10TH     fall   0.035   0.051   0.052  0.092  (1174.100,404.700)    0.400     1     
spi0/g28376/A
-     XOR2X3MA10TH    rise   0.011   0.062   0.067  -      (585.900,418.900)   602.400   -       
spi0/g28376/Y
-     XOR2X3MA10TH    rise   0.034   0.097   0.048  0.013  (584.900,419.700)     1.800     1     
spi0/CTS_cid_inv_00646/A
-     INVX6BA10TH     rise   0.000   0.097   0.048  -      (582.500,427.100)     9.800   -       
spi0/CTS_cid_inv_00646/Y
-     INVX6BA10TH     rise   0.031   0.127   0.044  0.062  (582.300,427.300)     0.400     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX4BA10TH  fall   0.003   0.131   0.039  -      (408.100,475.700)   222.600   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX4BA10TH  fall   0.036   0.167   0.016  0.010  (405.300,474.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.167   0.016  -      (397.900,480.700)    13.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.171

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.050  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00441/A
-     INVX4BA10TH      rise   0.000   0.000   0.050  -      (1180.100,403.100)   11.385   -       
CTS_ccl_inv_00441/Y
-     INVX4BA10TH      rise   0.016   0.016   0.017  0.011  (1179.300,403.100)    0.800      1    
CTS_ccl_inv_00438/A
-     INVX6BA10TH      fall   0.000   0.016   0.020  -      (1173.900,404.900)    7.200   -       
CTS_ccl_inv_00438/Y
-     INVX6BA10TH      fall   0.035   0.051   0.052  0.092  (1174.100,404.700)    0.400      1    
spi0/g28376/A
-     XOR2X3MA10TH     rise   0.011   0.062   0.067  -      (585.900,418.900)   602.400   -       
spi0/g28376/Y
-     XOR2X3MA10TH     rise   0.034   0.097   0.048  0.013  (584.900,419.700)     1.800      1    
spi0/CTS_cid_inv_00646/A
-     INVX6BA10TH      rise   0.000   0.097   0.048  -      (582.500,427.100)     9.800   -       
spi0/CTS_cid_inv_00646/Y
-     INVX6BA10TH      rise   0.031   0.127   0.044  0.062  (582.300,427.300)     0.400      2    
spi0/CTS_ccl_a_inv_00433/A
-     INVX13BA10TH     fall   0.003   0.131   0.039  -      (417.700,448.900)   186.200   -       
spi0/CTS_ccl_a_inv_00433/Y
-     INVX13BA10TH     fall   0.037   0.167   0.043  0.157  (417.700,448.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.171   0.051  -      (293.900,427.100)   145.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.167

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.050  0.011  (1186.000,397.615)  -           2     
CTS_ccl_inv_00441/A
-     INVX4BA10TH     rise   0.000   0.000   0.050  -      (1180.100,403.100)   11.385   -       
CTS_ccl_inv_00441/Y
-     INVX4BA10TH     rise   0.016   0.016   0.017  0.011  (1179.300,403.100)    0.800     1     
CTS_ccl_inv_00438/A
-     INVX6BA10TH     fall   0.000   0.017   0.020  -      (1173.900,404.900)    7.200   -       
CTS_ccl_inv_00438/Y
-     INVX6BA10TH     fall   0.035   0.052   0.052  0.092  (1174.100,404.700)    0.400     1     
spi0/g28376/A
-     XOR2X3MA10TH    rise   0.011   0.063   0.067  -      (585.900,418.900)   602.400   -       
spi0/g28376/Y
-     XOR2X3MA10TH    rise   0.034   0.097   0.048  0.013  (584.900,419.700)     1.800     1     
spi0/CTS_cid_inv_00646/A
-     INVX6BA10TH     rise   0.000   0.097   0.048  -      (582.500,427.100)     9.800   -       
spi0/CTS_cid_inv_00646/Y
-     INVX6BA10TH     rise   0.031   0.128   0.044  0.062  (582.300,427.300)     0.400     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX4BA10TH  fall   0.003   0.131   0.039  -      (408.100,475.700)   222.600   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX4BA10TH  fall   0.036   0.167   0.017  0.010  (405.300,474.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.167   0.017  -      (397.900,480.700)    13.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.172

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.050  0.011  (1186.000,397.615)  -            2    
CTS_ccl_inv_00441/A
-     INVX4BA10TH      rise   0.000   0.000   0.050  -      (1180.100,403.100)   11.385   -       
CTS_ccl_inv_00441/Y
-     INVX4BA10TH      rise   0.016   0.016   0.017  0.011  (1179.300,403.100)    0.800      1    
CTS_ccl_inv_00438/A
-     INVX6BA10TH      fall   0.000   0.017   0.020  -      (1173.900,404.900)    7.200   -       
CTS_ccl_inv_00438/Y
-     INVX6BA10TH      fall   0.035   0.052   0.052  0.092  (1174.100,404.700)    0.400      1    
spi0/g28376/A
-     XOR2X3MA10TH     rise   0.011   0.063   0.067  -      (585.900,418.900)   602.400   -       
spi0/g28376/Y
-     XOR2X3MA10TH     rise   0.034   0.097   0.048  0.013  (584.900,419.700)     1.800      1    
spi0/CTS_cid_inv_00646/A
-     INVX6BA10TH      rise   0.000   0.097   0.048  -      (582.500,427.100)     9.800   -       
spi0/CTS_cid_inv_00646/Y
-     INVX6BA10TH      rise   0.031   0.128   0.044  0.062  (582.300,427.300)     0.400      2    
spi0/CTS_ccl_a_inv_00433/A
-     INVX13BA10TH     fall   0.003   0.131   0.039  -      (417.700,448.900)   186.200   -       
spi0/CTS_ccl_a_inv_00433/Y
-     INVX13BA10TH     fall   0.037   0.168   0.043  0.157  (417.700,448.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.172   0.051  -      (293.900,427.100)   145.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.356

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.128  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00558/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.128  -      (645.900,4.900)      5.215   -       
CTS_cid_inv_00558/Y
-     INVX7P5BA10TH   rise   0.059   0.059   0.037  0.024  (645.900,5.100)      0.200     1     
CTS_cid_inv_00557/A
-     INVX11BA10TH    fall   0.000   0.059   0.046  -      (604.500,7.100)     43.400   -       
CTS_cid_inv_00557/Y
-     INVX11BA10TH    fall   0.044   0.103   0.040  0.050  (604.500,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.003   0.107   0.048  -      (566.700,278.900)  309.200   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.079   0.185   0.137  0.015  (565.700,279.700)    1.800     1     
spi1/CTS_cid_inv_00668/A
-     INVX7P5BA10TH   rise   0.000   0.185   0.137  -      (562.300,291.100)   14.800   -       
spi1/CTS_cid_inv_00668/Y
-     INVX7P5BA10TH   rise   0.080   0.266   0.069  0.053  (562.300,290.900)    0.200     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.003   0.268   0.067  -      (381.100,315.700)  206.000   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.088   0.356   0.034  0.010  (378.300,314.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.356   0.034  -      (371.300,319.300)   11.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[5]/CK
Delay     :  0.361

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.128  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00558/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.128  -      (645.900,4.900)      5.215   -       
CTS_cid_inv_00558/Y
-     INVX7P5BA10TH    rise   0.059   0.059   0.037  0.024  (645.900,5.100)      0.200      1    
CTS_cid_inv_00557/A
-     INVX11BA10TH     fall   0.000   0.059   0.046  -      (604.500,7.100)     43.400   -       
CTS_cid_inv_00557/Y
-     INVX11BA10TH     fall   0.044   0.103   0.040  0.050  (604.500,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.003   0.107   0.048  -      (566.700,278.900)  309.200   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.079   0.185   0.137  0.015  (565.700,279.700)    1.800      1    
spi1/CTS_cid_inv_00668/A
-     INVX7P5BA10TH    rise   0.000   0.185   0.137  -      (562.300,291.100)   14.800   -       
spi1/CTS_cid_inv_00668/Y
-     INVX7P5BA10TH    rise   0.080   0.266   0.069  0.053  (562.300,290.900)    0.200      2    
spi1/CTS_ccl_a_inv_00409/A
-     INVX11BA10TH     fall   0.003   0.268   0.067  -      (380.900,299.100)  189.600   -       
spi1/CTS_ccl_a_inv_00409/Y
-     INVX11BA10TH     fall   0.089   0.358   0.097  0.138  (380.900,299.500)    0.400     66    
spi1/s_tx_sreg_reg[5]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.361   0.115  -      (300.700,268.900)  110.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.359

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.128  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00558/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.128  -      (645.900,4.900)      5.215   -       
CTS_cid_inv_00558/Y
-     INVX7P5BA10TH   rise   0.059   0.059   0.037  0.024  (645.900,5.100)      0.200     1     
CTS_cid_inv_00557/A
-     INVX11BA10TH    fall   0.001   0.059   0.046  -      (604.500,7.100)     43.400   -       
CTS_cid_inv_00557/Y
-     INVX11BA10TH    fall   0.044   0.104   0.040  0.050  (604.500,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.003   0.107   0.048  -      (566.700,278.900)  309.200   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.079   0.186   0.143  0.015  (565.700,279.700)    1.800     1     
spi1/CTS_cid_inv_00668/A
-     INVX7P5BA10TH   rise   0.000   0.186   0.143  -      (562.300,291.100)   14.800   -       
spi1/CTS_cid_inv_00668/Y
-     INVX7P5BA10TH   rise   0.082   0.268   0.069  0.053  (562.300,290.900)    0.200     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.003   0.271   0.068  -      (381.100,315.700)  206.000   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.088   0.359   0.034  0.010  (378.300,314.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.359   0.034  -      (371.300,319.300)   11.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[3]/CK
Delay     :  0.363

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.128  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00558/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.128  -      (645.900,4.900)      5.215   -       
CTS_cid_inv_00558/Y
-     INVX7P5BA10TH    rise   0.059   0.059   0.037  0.024  (645.900,5.100)      0.200      1    
CTS_cid_inv_00557/A
-     INVX11BA10TH     fall   0.001   0.059   0.046  -      (604.500,7.100)     43.400   -       
CTS_cid_inv_00557/Y
-     INVX11BA10TH     fall   0.044   0.104   0.040  0.050  (604.500,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.003   0.107   0.048  -      (566.700,278.900)  309.200   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.079   0.186   0.143  0.015  (565.700,279.700)    1.800      1    
spi1/CTS_cid_inv_00668/A
-     INVX7P5BA10TH    rise   0.000   0.186   0.143  -      (562.300,291.100)   14.800   -       
spi1/CTS_cid_inv_00668/Y
-     INVX7P5BA10TH    rise   0.082   0.268   0.069  0.053  (562.300,290.900)    0.200      2    
spi1/CTS_ccl_a_inv_00409/A
-     INVX11BA10TH     fall   0.003   0.271   0.068  -      (380.900,299.100)  189.600   -       
spi1/CTS_ccl_a_inv_00409/Y
-     INVX11BA10TH     fall   0.090   0.360   0.097  0.138  (380.900,299.500)    0.400     66    
spi1/s_tx_sreg_reg[3]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.363   0.115  -      (315.300,264.900)  100.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.129

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.059  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00558/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.059  -      (645.900,4.900)      5.215   -       
CTS_cid_inv_00558/Y
-     INVX7P5BA10TH   rise   0.019   0.019   0.019  0.025  (645.900,5.100)      0.200     1     
CTS_cid_inv_00557/A
-     INVX11BA10TH    fall   0.000   0.019   0.024  -      (604.500,7.100)     43.400   -       
CTS_cid_inv_00557/Y
-     INVX11BA10TH    fall   0.017   0.036   0.018  0.050  (604.500,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.003   0.040   0.023  -      (566.700,278.900)  309.200   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.027   0.067   0.052  0.015  (565.700,279.700)    1.800     1     
spi1/CTS_cid_inv_00668/A
-     INVX7P5BA10TH   rise   0.000   0.067   0.052  -      (562.300,291.100)   14.800   -       
spi1/CTS_cid_inv_00668/Y
-     INVX7P5BA10TH   rise   0.026   0.093   0.031  0.053  (562.300,290.900)    0.200     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.003   0.096   0.032  -      (381.100,315.700)  206.000   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.034   0.129   0.015  0.010  (378.300,314.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.129   0.015  -      (371.300,319.300)   11.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[6]/CK
Delay     :  0.136

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.059  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00558/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.059  -      (645.900,4.900)      5.215   -       
CTS_cid_inv_00558/Y
-     INVX7P5BA10TH    rise   0.019   0.019   0.019  0.025  (645.900,5.100)      0.200      1    
CTS_cid_inv_00557/A
-     INVX11BA10TH     fall   0.000   0.019   0.024  -      (604.500,7.100)     43.400   -       
CTS_cid_inv_00557/Y
-     INVX11BA10TH     fall   0.017   0.036   0.018  0.050  (604.500,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.003   0.040   0.023  -      (566.700,278.900)  309.200   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.027   0.067   0.052  0.015  (565.700,279.700)    1.800      1    
spi1/CTS_cid_inv_00668/A
-     INVX7P5BA10TH    rise   0.000   0.067   0.052  -      (562.300,291.100)   14.800   -       
spi1/CTS_cid_inv_00668/Y
-     INVX7P5BA10TH    rise   0.026   0.093   0.031  0.053  (562.300,290.900)    0.200      2    
spi1/CTS_ccl_a_inv_00409/A
-     INVX11BA10TH     fall   0.003   0.096   0.032  -      (380.900,299.100)  189.600   -       
spi1/CTS_ccl_a_inv_00409/Y
-     INVX11BA10TH     fall   0.037   0.133   0.044  0.142  (380.900,299.500)    0.400     66    
spi1/s_tx_sreg_reg[6]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.136   0.053  -      (293.500,267.100)  119.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.131

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.059  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00558/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.059  -      (645.900,4.900)      5.215   -       
CTS_cid_inv_00558/Y
-     INVX7P5BA10TH   rise   0.019   0.019   0.019  0.025  (645.900,5.100)      0.200     1     
CTS_cid_inv_00557/A
-     INVX11BA10TH    fall   0.001   0.019   0.024  -      (604.500,7.100)     43.400   -       
CTS_cid_inv_00557/Y
-     INVX11BA10TH    fall   0.017   0.037   0.018  0.050  (604.500,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.003   0.040   0.023  -      (566.700,278.900)  309.200   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.027   0.068   0.055  0.015  (565.700,279.700)    1.800     1     
spi1/CTS_cid_inv_00668/A
-     INVX7P5BA10TH   rise   0.000   0.068   0.055  -      (562.300,291.100)   14.800   -       
spi1/CTS_cid_inv_00668/Y
-     INVX7P5BA10TH   rise   0.027   0.094   0.032  0.053  (562.300,290.900)    0.200     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.003   0.097   0.032  -      (381.100,315.700)  206.000   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.034   0.131   0.015  0.010  (378.300,314.900)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.131   0.015  -      (371.300,319.300)   11.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[6]/CK
Delay     :  0.138

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.059  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00558/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.059  -      (645.900,4.900)      5.215   -       
CTS_cid_inv_00558/Y
-     INVX7P5BA10TH    rise   0.019   0.019   0.019  0.025  (645.900,5.100)      0.200      1    
CTS_cid_inv_00557/A
-     INVX11BA10TH     fall   0.001   0.019   0.024  -      (604.500,7.100)     43.400   -       
CTS_cid_inv_00557/Y
-     INVX11BA10TH     fall   0.017   0.037   0.018  0.050  (604.500,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.003   0.040   0.023  -      (566.700,278.900)  309.200   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.027   0.068   0.055  0.015  (565.700,279.700)    1.800      1    
spi1/CTS_cid_inv_00668/A
-     INVX7P5BA10TH    rise   0.000   0.068   0.055  -      (562.300,291.100)   14.800   -       
spi1/CTS_cid_inv_00668/Y
-     INVX7P5BA10TH    rise   0.027   0.094   0.032  0.053  (562.300,290.900)    0.200      2    
spi1/CTS_ccl_a_inv_00409/A
-     INVX11BA10TH     fall   0.003   0.097   0.032  -      (380.900,299.100)  189.600   -       
spi1/CTS_ccl_a_inv_00409/Y
-     INVX11BA10TH     fall   0.037   0.134   0.044  0.142  (380.900,299.500)    0.400     66    
spi1/s_tx_sreg_reg[6]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.138   0.053  -      (293.500,267.100)  119.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 41
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/pc_next_ret_ltch_reg/CK
Delay     :  0.753

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.238  0.005  (219.700,414.700)  -            1    
system0/CTS_ccl_a_inv_00406/A
-     INVX1BA10TH      rise   0.000   0.000   0.238  -      (210.900,411.100)   12.400   -       
system0/CTS_ccl_a_inv_00406/Y
-     INVX1BA10TH      rise   0.118   0.118   0.099  0.007  (210.700,411.700)    0.800      1    
system0/CTS_ccl_a_inv_00402/A
-     INVX3BA10TH      fall   0.000   0.118   0.089  -      (213.300,411.100)    3.200   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX3BA10TH      fall   0.086   0.204   0.080  0.030  (213.300,411.500)    0.400      4    
CTS_ccl_a_inv_00386/A
-     INVX2BA10TH      rise   0.000   0.204   0.096  -      (216.100,415.100)    6.400   -       
CTS_ccl_a_inv_00386/Y
-     INVX2BA10TH      rise   0.061   0.266   0.055  0.010  (216.300,415.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX5BA10TH      fall   0.000   0.266   0.048  -      (216.500,408.900)    6.600   -       
CTS_ccl_a_inv_00382/Y
-     INVX5BA10TH      fall   0.090   0.356   0.109  0.070  (216.700,408.700)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.004   0.360   0.131  -      (498.100,423.700)  296.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.116   0.476   0.054  0.068  (493.700,422.500)    5.600      5    
core/CTS_ccl_inv_00355/A
-     INVX1BA10TH      rise   0.000   0.477   0.054  -      (505.500,416.900)   17.400   -       
core/CTS_ccl_inv_00355/Y
-     INVX1BA10TH      rise   0.058   0.535   0.079  0.007  (505.700,416.300)    0.800      1    
core/CTS_ccl_a_inv_00344/A
-     INVX3BA10TH      fall   0.000   0.535   0.063  -      (515.500,415.100)   11.000   -       
core/CTS_ccl_a_inv_00344/Y
-     INVX3BA10TH      fall   0.218   0.753   0.304  0.122  (515.500,415.500)    0.400     18    
core/pc_next_ret_ltch_reg/CK
-     DFFRPQX1MA10TH   rise   0.000   0.753   0.367  -      (515.900,428.700)   13.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 42
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[24][8]/CK
Delay     :  0.906

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.238  0.005  (219.700,414.700)  -            1    
system0/CTS_ccl_a_inv_00406/A
-     INVX1BA10TH      rise   0.000   0.000   0.238  -      (210.900,411.100)   12.400   -       
system0/CTS_ccl_a_inv_00406/Y
-     INVX1BA10TH      rise   0.118   0.118   0.099  0.007  (210.700,411.700)    0.800      1    
system0/CTS_ccl_a_inv_00402/A
-     INVX3BA10TH      fall   0.000   0.118   0.089  -      (213.300,411.100)    3.200   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX3BA10TH      fall   0.086   0.204   0.080  0.030  (213.300,411.500)    0.400      4    
CTS_ccl_a_inv_00386/A
-     INVX2BA10TH      rise   0.000   0.204   0.096  -      (216.100,415.100)    6.400   -       
CTS_ccl_a_inv_00386/Y
-     INVX2BA10TH      rise   0.061   0.266   0.055  0.010  (216.300,415.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX5BA10TH      fall   0.000   0.266   0.048  -      (216.500,408.900)    6.600   -       
CTS_ccl_a_inv_00382/Y
-     INVX5BA10TH      fall   0.090   0.356   0.109  0.070  (216.700,408.700)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.004   0.360   0.131  -      (498.100,423.700)  296.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.116   0.476   0.054  0.068  (493.700,422.500)    5.600      5    
core/CTS_ccl_inv_00359/A
-     INVX7P5BA10TH    rise   0.000   0.477   0.054  -      (504.500,420.900)   12.400   -       
core/CTS_ccl_inv_00359/Y
-     INVX7P5BA10TH    rise   0.059   0.536   0.080  0.063  (504.500,421.100)    0.200      2    
core/CTS_ccl_a_inv_00349/A
-     INVX11BA10TH     fall   0.001   0.537   0.067  -      (550.700,419.100)   48.200   -       
core/CTS_ccl_a_inv_00349/Y
-     INVX11BA10TH     fall   0.095   0.632   0.111  0.157  (550.700,419.500)    0.400     23    
core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.006   0.638   0.131  -      (607.900,376.300)  100.400   -       
core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.267   0.905   0.294  0.064  (610.700,377.100)    3.600     32    
core/datapath_inst/rf/registers_reg[24][8]/CK
-     DFFRPQX1MA10TH   rise   0.001   0.906   0.294  -      (614.900,308.700)   72.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 43
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/pc_next_ret_ltch_reg/CK
Delay     :  0.765

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.271  0.005  (219.700,414.700)  -            1    
system0/CTS_ccl_a_inv_00406/A
-     INVX1BA10TH      rise   0.000   0.000   0.271  -      (210.900,411.100)   12.400   -       
system0/CTS_ccl_a_inv_00406/Y
-     INVX1BA10TH      rise   0.127   0.127   0.099  0.007  (210.700,411.700)    0.800      1    
system0/CTS_ccl_a_inv_00402/A
-     INVX3BA10TH      fall   0.000   0.127   0.097  -      (213.300,411.100)    3.200   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX3BA10TH      fall   0.089   0.216   0.080  0.030  (213.300,411.500)    0.400      4    
CTS_ccl_a_inv_00386/A
-     INVX2BA10TH      rise   0.000   0.216   0.096  -      (216.100,415.100)    6.400   -       
CTS_ccl_a_inv_00386/Y
-     INVX2BA10TH      rise   0.061   0.278   0.055  0.010  (216.300,415.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX5BA10TH      fall   0.000   0.278   0.048  -      (216.500,408.900)    6.600   -       
CTS_ccl_a_inv_00382/Y
-     INVX5BA10TH      fall   0.090   0.368   0.109  0.070  (216.700,408.700)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.004   0.372   0.131  -      (498.100,423.700)  296.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.116   0.488   0.054  0.068  (493.700,422.500)    5.600      5    
core/CTS_ccl_inv_00355/A
-     INVX1BA10TH      rise   0.000   0.489   0.054  -      (505.500,416.900)   17.400   -       
core/CTS_ccl_inv_00355/Y
-     INVX1BA10TH      rise   0.058   0.547   0.079  0.007  (505.700,416.300)    0.800      1    
core/CTS_ccl_a_inv_00344/A
-     INVX3BA10TH      fall   0.000   0.547   0.063  -      (515.500,415.100)   11.000   -       
core/CTS_ccl_a_inv_00344/Y
-     INVX3BA10TH      fall   0.218   0.765   0.304  0.122  (515.500,415.500)    0.400     18    
core/pc_next_ret_ltch_reg/CK
-     DFFRPQX1MA10TH   rise   0.000   0.765   0.367  -      (515.900,428.700)   13.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 44
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[24][8]/CK
Delay     :  0.918

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.271  0.005  (219.700,414.700)  -            1    
system0/CTS_ccl_a_inv_00406/A
-     INVX1BA10TH      rise   0.000   0.000   0.271  -      (210.900,411.100)   12.400   -       
system0/CTS_ccl_a_inv_00406/Y
-     INVX1BA10TH      rise   0.127   0.127   0.099  0.007  (210.700,411.700)    0.800      1    
system0/CTS_ccl_a_inv_00402/A
-     INVX3BA10TH      fall   0.000   0.127   0.097  -      (213.300,411.100)    3.200   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX3BA10TH      fall   0.089   0.216   0.080  0.030  (213.300,411.500)    0.400      4    
CTS_ccl_a_inv_00386/A
-     INVX2BA10TH      rise   0.000   0.216   0.096  -      (216.100,415.100)    6.400   -       
CTS_ccl_a_inv_00386/Y
-     INVX2BA10TH      rise   0.061   0.278   0.055  0.010  (216.300,415.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX5BA10TH      fall   0.000   0.278   0.048  -      (216.500,408.900)    6.600   -       
CTS_ccl_a_inv_00382/Y
-     INVX5BA10TH      fall   0.090   0.368   0.109  0.070  (216.700,408.700)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.004   0.372   0.131  -      (498.100,423.700)  296.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.116   0.488   0.054  0.068  (493.700,422.500)    5.600      5    
core/CTS_ccl_inv_00359/A
-     INVX7P5BA10TH    rise   0.000   0.489   0.054  -      (504.500,420.900)   12.400   -       
core/CTS_ccl_inv_00359/Y
-     INVX7P5BA10TH    rise   0.059   0.548   0.080  0.063  (504.500,421.100)    0.200      2    
core/CTS_ccl_a_inv_00349/A
-     INVX11BA10TH     fall   0.001   0.549   0.067  -      (550.700,419.100)   48.200   -       
core/CTS_ccl_a_inv_00349/Y
-     INVX11BA10TH     fall   0.095   0.644   0.111  0.157  (550.700,419.500)    0.400     23    
core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.006   0.650   0.131  -      (607.900,376.300)  100.400   -       
core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.267   0.917   0.294  0.064  (610.700,377.100)    3.600     32    
core/datapath_inst/rf/registers_reg[24][8]/CK
-     DFFRPQX1MA10TH   rise   0.001   0.918   0.294  -      (614.900,308.700)   72.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 45
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.274

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.085  0.005  (219.700,414.700)  -            1    
system0/CTS_ccl_a_inv_00406/A
-     INVX1BA10TH       rise   0.000   0.000   0.085  -      (210.900,411.100)   12.400   -       
system0/CTS_ccl_a_inv_00406/Y
-     INVX1BA10TH       rise   0.034   0.034   0.045  0.007  (210.700,411.700)    0.800      1    
system0/CTS_ccl_a_inv_00402/A
-     INVX3BA10TH       fall   0.000   0.034   0.040  -      (213.300,411.100)    3.200   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX3BA10TH       fall   0.033   0.066   0.035  0.029  (213.300,411.500)    0.400      4    
CTS_ccl_a_inv_00386/A
-     INVX2BA10TH       rise   0.000   0.067   0.041  -      (216.100,415.100)    6.400   -       
CTS_ccl_a_inv_00386/Y
-     INVX2BA10TH       rise   0.021   0.088   0.026  0.011  (216.300,415.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX5BA10TH       fall   0.000   0.088   0.024  -      (216.500,408.900)    6.600   -       
CTS_ccl_a_inv_00382/Y
-     INVX5BA10TH       fall   0.036   0.124   0.046  0.067  (216.700,408.700)    0.400      2    
CTS_ccl_inv_00379/A
-     INVX2BA10TH       rise   0.000   0.124   0.056  -      (218.700,408.900)    2.200   -       
CTS_ccl_inv_00379/Y
-     INVX2BA10TH       rise   0.028   0.152   0.034  0.014  (218.900,408.700)    0.400      1    
CTS_ccl_a_inv_00376/A
-     INVX7P5BA10TH     fall   0.000   0.152   0.032  -      (218.900,416.900)    8.200   -       
CTS_ccl_a_inv_00376/Y
-     INVX7P5BA10TH     fall   0.041   0.193   0.067  0.149  (218.900,417.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.018   0.210   0.089  -      (508.100,395.700)  310.600   -       
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.063   0.274   0.051  0.006  (505.500,395.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.274   0.051  -      (504.500,392.700)    3.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 46
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[24][12]/CK
Delay     :  0.345

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.085  0.005  (219.700,414.700)  -            1    
system0/CTS_ccl_a_inv_00406/A
-     INVX1BA10TH      rise   0.000   0.000   0.085  -      (210.900,411.100)   12.400   -       
system0/CTS_ccl_a_inv_00406/Y
-     INVX1BA10TH      rise   0.034   0.034   0.045  0.007  (210.700,411.700)    0.800      1    
system0/CTS_ccl_a_inv_00402/A
-     INVX3BA10TH      fall   0.000   0.034   0.040  -      (213.300,411.100)    3.200   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX3BA10TH      fall   0.033   0.066   0.035  0.029  (213.300,411.500)    0.400      4    
CTS_ccl_a_inv_00386/A
-     INVX2BA10TH      rise   0.000   0.067   0.041  -      (216.100,415.100)    6.400   -       
CTS_ccl_a_inv_00386/Y
-     INVX2BA10TH      rise   0.021   0.088   0.026  0.011  (216.300,415.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX5BA10TH      fall   0.000   0.088   0.024  -      (216.500,408.900)    6.600   -       
CTS_ccl_a_inv_00382/Y
-     INVX5BA10TH      fall   0.036   0.124   0.046  0.067  (216.700,408.700)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.004   0.128   0.057  -      (498.100,423.700)  296.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.041   0.169   0.024  0.065  (493.700,422.500)    5.600      5    
core/CTS_ccl_inv_00359/A
-     INVX7P5BA10TH    rise   0.000   0.170   0.024  -      (504.500,420.900)   12.400   -       
core/CTS_ccl_inv_00359/Y
-     INVX7P5BA10TH    rise   0.023   0.193   0.037  0.065  (504.500,421.100)    0.200      2    
core/CTS_ccl_a_inv_00349/A
-     INVX11BA10TH     fall   0.001   0.194   0.031  -      (550.700,419.100)   48.200   -       
core/CTS_ccl_a_inv_00349/Y
-     INVX11BA10TH     fall   0.036   0.230   0.047  0.148  (550.700,419.500)    0.400     23    
core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.005   0.235   0.057  -      (607.900,376.300)  100.400   -       
core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.108   0.344   0.136  0.067  (610.700,377.100)    3.600     32    
core/datapath_inst/rf/registers_reg[24][12]/CK
-     DFFRPQX1MA10TH   rise   0.001   0.345   0.136  -      (601.900,296.700)   89.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 47
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.277

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.099  0.005  (219.700,414.700)  -            1    
system0/CTS_ccl_a_inv_00406/A
-     INVX1BA10TH       rise   0.000   0.000   0.099  -      (210.900,411.100)   12.400   -       
system0/CTS_ccl_a_inv_00406/Y
-     INVX1BA10TH       rise   0.035   0.035   0.045  0.007  (210.700,411.700)    0.800      1    
system0/CTS_ccl_a_inv_00402/A
-     INVX3BA10TH       fall   0.000   0.035   0.043  -      (213.300,411.100)    3.200   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX3BA10TH       fall   0.034   0.069   0.035  0.029  (213.300,411.500)    0.400      4    
CTS_ccl_a_inv_00386/A
-     INVX2BA10TH       rise   0.000   0.069   0.041  -      (216.100,415.100)    6.400   -       
CTS_ccl_a_inv_00386/Y
-     INVX2BA10TH       rise   0.021   0.091   0.026  0.011  (216.300,415.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX5BA10TH       fall   0.000   0.091   0.024  -      (216.500,408.900)    6.600   -       
CTS_ccl_a_inv_00382/Y
-     INVX5BA10TH       fall   0.036   0.127   0.046  0.067  (216.700,408.700)    0.400      2    
CTS_ccl_inv_00379/A
-     INVX2BA10TH       rise   0.000   0.127   0.056  -      (218.700,408.900)    2.200   -       
CTS_ccl_inv_00379/Y
-     INVX2BA10TH       rise   0.028   0.155   0.034  0.014  (218.900,408.700)    0.400      1    
CTS_ccl_a_inv_00376/A
-     INVX7P5BA10TH     fall   0.000   0.155   0.032  -      (218.900,416.900)    8.200   -       
CTS_ccl_a_inv_00376/Y
-     INVX7P5BA10TH     fall   0.041   0.195   0.067  0.149  (218.900,417.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.018   0.213   0.089  -      (508.100,395.700)  310.600   -       
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.063   0.277   0.051  0.006  (505.500,395.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.277   0.051  -      (504.500,392.700)    3.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 48
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[24][12]/CK
Delay     :  0.348

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.099  0.005  (219.700,414.700)  -            1    
system0/CTS_ccl_a_inv_00406/A
-     INVX1BA10TH      rise   0.000   0.000   0.099  -      (210.900,411.100)   12.400   -       
system0/CTS_ccl_a_inv_00406/Y
-     INVX1BA10TH      rise   0.035   0.035   0.045  0.007  (210.700,411.700)    0.800      1    
system0/CTS_ccl_a_inv_00402/A
-     INVX3BA10TH      fall   0.000   0.035   0.043  -      (213.300,411.100)    3.200   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX3BA10TH      fall   0.034   0.069   0.035  0.029  (213.300,411.500)    0.400      4    
CTS_ccl_a_inv_00386/A
-     INVX2BA10TH      rise   0.000   0.069   0.041  -      (216.100,415.100)    6.400   -       
CTS_ccl_a_inv_00386/Y
-     INVX2BA10TH      rise   0.021   0.091   0.026  0.011  (216.300,415.300)    0.400      1    
CTS_ccl_a_inv_00382/A
-     INVX5BA10TH      fall   0.000   0.091   0.024  -      (216.500,408.900)    6.600   -       
CTS_ccl_a_inv_00382/Y
-     INVX5BA10TH      fall   0.036   0.127   0.046  0.067  (216.700,408.700)    0.400      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.004   0.131   0.057  -      (498.100,423.700)  296.400   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.041   0.172   0.024  0.065  (493.700,422.500)    5.600      5    
core/CTS_ccl_inv_00359/A
-     INVX7P5BA10TH    rise   0.000   0.172   0.024  -      (504.500,420.900)   12.400   -       
core/CTS_ccl_inv_00359/Y
-     INVX7P5BA10TH    rise   0.023   0.196   0.037  0.065  (504.500,421.100)    0.200      2    
core/CTS_ccl_a_inv_00349/A
-     INVX11BA10TH     fall   0.001   0.197   0.031  -      (550.700,419.100)   48.200   -       
core/CTS_ccl_a_inv_00349/Y
-     INVX11BA10TH     fall   0.036   0.233   0.047  0.148  (550.700,419.500)    0.400     23    
core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.005   0.238   0.057  -      (607.900,376.300)  100.400   -       
core/datapath_inst/rf/RC_CG_HIER_INST83/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.108   0.346   0.136  0.067  (610.700,377.100)    3.600     32    
core/datapath_inst/rf/registers_reg[24][12]/CK
-     DFFRPQX1MA10TH   rise   0.001   0.348   0.136  -      (601.900,296.700)   89.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 49
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.636

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.084  0.007  (256.900,407.700)  -           1     
system0/CTS_ccl_a_inv_00248/A
-     INVX2BA10TH      rise   0.000   0.000   0.084  -      (251.100,400.900)   12.600   -       
system0/CTS_ccl_a_inv_00248/Y
-     INVX2BA10TH      rise   0.051   0.051   0.043  0.007  (250.900,400.700)    0.400     1     
system0/CTS_ccl_a_inv_00244/A
-     INVX4BA10TH      fall   0.000   0.051   0.038  -      (249.300,403.100)    4.000   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX4BA10TH      fall   0.049   0.100   0.049  0.024  (248.500,403.100)    0.800     4     
CTS_ccl_a_inv_00241/A
-     INVX3BA10TH      rise   0.000   0.100   0.060  -      (257.900,400.900)   11.600   -       
CTS_ccl_a_inv_00241/Y
-     INVX3BA10TH      rise   0.048   0.148   0.050  0.014  (257.900,400.500)    0.400     1     
CTS_ccl_a_inv_00237/A
-     INVX6BA10TH      fall   0.000   0.148   0.042  -      (273.300,407.100)   22.000   -       
CTS_ccl_a_inv_00237/Y
-     INVX6BA10TH      fall   0.056   0.204   0.059  0.045  (273.100,407.300)    0.400     3     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX4BA10TH   rise   0.001   0.205   0.070  -      (252.700,487.700)  100.800   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX4BA10TH   rise   0.101   0.306   0.048  0.012  (249.900,486.900)    3.600     2     
i2c1/CGMaster/CTS_ccl_a_inv_00149/A
-     INVX1BA10TH      rise   0.000   0.306   0.048  -      (247.900,471.100)   17.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00149/Y
-     INVX1BA10TH      rise   0.060   0.366   0.088  0.008  (247.700,471.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00145/A
-     INVX1BA10TH      fall   0.000   0.366   0.069  -      (205.700,472.900)   43.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00145/Y
-     INVX1BA10TH      fall   0.122   0.488   0.137  0.018  (205.900,472.300)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00142/A
-     INVX1BA10TH      rise   0.000   0.488   0.173  -      (259.300,479.100)   60.200   -       
i2c1/CGMaster/CTS_ccl_inv_00142/Y
-     INVX1BA10TH      rise   0.088   0.576   0.068  0.005  (259.100,479.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00140/A
-     INVX1BA10TH      fall   0.000   0.577   0.065  -      (241.700,476.900)   20.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00140/Y
-     INVX1BA10TH      fall   0.060   0.636   0.048  0.005  (241.900,476.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.636   0.061  -      (250.900,495.100)   27.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 50
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart1/tx_bit_cntr_reg[0]/CK
Delay     :  0.788

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.084  0.007  (256.900,407.700)  -           1     
system0/CTS_ccl_a_inv_00248/A
-     INVX2BA10TH       rise   0.000   0.000   0.084  -      (251.100,400.900)   12.600   -       
system0/CTS_ccl_a_inv_00248/Y
-     INVX2BA10TH       rise   0.051   0.051   0.043  0.007  (250.900,400.700)    0.400     1     
system0/CTS_ccl_a_inv_00244/A
-     INVX4BA10TH       fall   0.000   0.051   0.038  -      (249.300,403.100)    4.000   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX4BA10TH       fall   0.049   0.100   0.049  0.024  (248.500,403.100)    0.800     4     
CTS_ccl_a_inv_00241/A
-     INVX3BA10TH       rise   0.000   0.100   0.060  -      (257.900,400.900)   11.600   -       
CTS_ccl_a_inv_00241/Y
-     INVX3BA10TH       rise   0.048   0.148   0.050  0.014  (257.900,400.500)    0.400     1     
CTS_ccl_a_inv_00237/A
-     INVX6BA10TH       fall   0.000   0.148   0.042  -      (273.300,407.100)   22.000   -       
CTS_ccl_a_inv_00237/Y
-     INVX6BA10TH       fall   0.056   0.204   0.059  0.045  (273.100,407.300)    0.400     3     
CTS_ccl_a_inv_00234/A
-     INVX3BA10TH       rise   0.000   0.204   0.070  -      (275.300,407.100)    2.400   -       
CTS_ccl_a_inv_00234/Y
-     INVX3BA10TH       rise   0.066   0.269   0.081  0.025  (275.300,407.500)    0.400     1     
CTS_ccl_inv_00230/A
-     INVX7P5BA10TH     fall   0.000   0.270   0.067  -      (279.100,475.100)   71.400   -       
CTS_ccl_inv_00230/Y
-     INVX7P5BA10TH     fall   0.067   0.337   0.064  0.061  (279.100,474.900)    0.200     4     
uart1/cgu_baud_clk_src/CG1/CK
-     PREICGX5BA10TH    rise   0.000   0.337   0.076  -      (285.300,476.300)    7.600   -       
uart1/cgu_baud_clk_src/CG1/ECK
-     PREICGX5BA10TH    rise   0.094   0.431   0.039  0.009  (282.500,477.100)    3.600     2     
uart1/cg_clk_baud/CG1/CK
-     PREICGX5BA10TH    rise   0.000   0.431   0.039  -      (281.300,483.700)    7.800   -       
uart1/cg_clk_baud/CG1/ECK
-     PREICGX5BA10TH    rise   0.083   0.514   0.039  0.009  (278.500,482.900)    3.600     2     
uart1/cg_clk_tx/CG1/CK
-     PREICGX3BA10TH    rise   0.000   0.514   0.039  -      (277.500,471.700)   12.200   -       
uart1/cg_clk_tx/CG1/ECK
-     PREICGX3BA10TH    rise   0.105   0.619   0.066  0.015  (274.900,471.300)    3.000     4     
uart1/RC_CG_HIER_INST310/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.000   0.619   0.066  -      (272.900,459.700)   13.600   -       
uart1/RC_CG_HIER_INST310/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.169   0.788   0.141  0.007  (270.300,459.500)    2.800     4     
uart1/tx_bit_cntr_reg[0]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.788   0.141  -      (269.900,459.300)    0.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 51
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.637

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.084  0.007  (256.900,407.700)  -           1     
system0/CTS_ccl_a_inv_00248/A
-     INVX2BA10TH      rise   0.000   0.000   0.084  -      (251.100,400.900)   12.600   -       
system0/CTS_ccl_a_inv_00248/Y
-     INVX2BA10TH      rise   0.051   0.051   0.043  0.007  (250.900,400.700)    0.400     1     
system0/CTS_ccl_a_inv_00244/A
-     INVX4BA10TH      fall   0.000   0.051   0.038  -      (249.300,403.100)    4.000   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX4BA10TH      fall   0.049   0.100   0.049  0.024  (248.500,403.100)    0.800     4     
CTS_ccl_a_inv_00241/A
-     INVX3BA10TH      rise   0.000   0.100   0.060  -      (257.900,400.900)   11.600   -       
CTS_ccl_a_inv_00241/Y
-     INVX3BA10TH      rise   0.048   0.148   0.050  0.014  (257.900,400.500)    0.400     1     
CTS_ccl_a_inv_00237/A
-     INVX6BA10TH      fall   0.000   0.148   0.042  -      (273.300,407.100)   22.000   -       
CTS_ccl_a_inv_00237/Y
-     INVX6BA10TH      fall   0.056   0.204   0.059  0.045  (273.100,407.300)    0.400     3     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX4BA10TH   rise   0.001   0.205   0.070  -      (252.700,487.700)  100.800   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX4BA10TH   rise   0.101   0.307   0.048  0.012  (249.900,486.900)    3.600     2     
i2c1/CGMaster/CTS_ccl_a_inv_00149/A
-     INVX1BA10TH      rise   0.000   0.307   0.048  -      (247.900,471.100)   17.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00149/Y
-     INVX1BA10TH      rise   0.060   0.367   0.088  0.008  (247.700,471.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00145/A
-     INVX1BA10TH      fall   0.000   0.367   0.069  -      (205.700,472.900)   43.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00145/Y
-     INVX1BA10TH      fall   0.122   0.488   0.137  0.018  (205.900,472.300)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00142/A
-     INVX1BA10TH      rise   0.000   0.489   0.173  -      (259.300,479.100)   60.200   -       
i2c1/CGMaster/CTS_ccl_inv_00142/Y
-     INVX1BA10TH      rise   0.088   0.577   0.068  0.005  (259.100,479.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00140/A
-     INVX1BA10TH      fall   0.000   0.577   0.065  -      (241.700,476.900)   20.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00140/Y
-     INVX1BA10TH      fall   0.060   0.637   0.048  0.005  (241.900,476.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.637   0.061  -      (250.900,495.100)   27.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 52
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : uart1/tx_bit_cntr_reg[0]/CK
Delay     :  0.789

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.084  0.007  (256.900,407.700)  -           1     
system0/CTS_ccl_a_inv_00248/A
-     INVX2BA10TH       rise   0.000   0.000   0.084  -      (251.100,400.900)   12.600   -       
system0/CTS_ccl_a_inv_00248/Y
-     INVX2BA10TH       rise   0.051   0.051   0.043  0.007  (250.900,400.700)    0.400     1     
system0/CTS_ccl_a_inv_00244/A
-     INVX4BA10TH       fall   0.000   0.051   0.038  -      (249.300,403.100)    4.000   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX4BA10TH       fall   0.049   0.100   0.049  0.024  (248.500,403.100)    0.800     4     
CTS_ccl_a_inv_00241/A
-     INVX3BA10TH       rise   0.000   0.100   0.060  -      (257.900,400.900)   11.600   -       
CTS_ccl_a_inv_00241/Y
-     INVX3BA10TH       rise   0.048   0.148   0.050  0.014  (257.900,400.500)    0.400     1     
CTS_ccl_a_inv_00237/A
-     INVX6BA10TH       fall   0.000   0.148   0.042  -      (273.300,407.100)   22.000   -       
CTS_ccl_a_inv_00237/Y
-     INVX6BA10TH       fall   0.056   0.204   0.059  0.045  (273.100,407.300)    0.400     3     
CTS_ccl_a_inv_00234/A
-     INVX3BA10TH       rise   0.000   0.204   0.070  -      (275.300,407.100)    2.400   -       
CTS_ccl_a_inv_00234/Y
-     INVX3BA10TH       rise   0.066   0.270   0.081  0.025  (275.300,407.500)    0.400     1     
CTS_ccl_inv_00230/A
-     INVX7P5BA10TH     fall   0.001   0.271   0.067  -      (279.100,475.100)   71.400   -       
CTS_ccl_inv_00230/Y
-     INVX7P5BA10TH     fall   0.067   0.338   0.064  0.061  (279.100,474.900)    0.200     4     
uart1/cgu_baud_clk_src/CG1/CK
-     PREICGX5BA10TH    rise   0.000   0.338   0.076  -      (285.300,476.300)    7.600   -       
uart1/cgu_baud_clk_src/CG1/ECK
-     PREICGX5BA10TH    rise   0.094   0.432   0.039  0.009  (282.500,477.100)    3.600     2     
uart1/cg_clk_baud/CG1/CK
-     PREICGX5BA10TH    rise   0.000   0.432   0.039  -      (281.300,483.700)    7.800   -       
uart1/cg_clk_baud/CG1/ECK
-     PREICGX5BA10TH    rise   0.083   0.515   0.039  0.009  (278.500,482.900)    3.600     2     
uart1/cg_clk_tx/CG1/CK
-     PREICGX3BA10TH    rise   0.000   0.515   0.039  -      (277.500,471.700)   12.200   -       
uart1/cg_clk_tx/CG1/ECK
-     PREICGX3BA10TH    rise   0.105   0.620   0.066  0.015  (274.900,471.300)    3.000     4     
uart1/RC_CG_HIER_INST310/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.000   0.620   0.066  -      (272.900,459.700)   13.600   -       
uart1/RC_CG_HIER_INST310/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.169   0.789   0.141  0.007  (270.300,459.500)    2.800     4     
uart1/tx_bit_cntr_reg[0]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.789   0.141  -      (269.900,459.300)    0.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 53
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.238

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.038  0.007  (256.900,407.700)  -           1     
system0/CTS_ccl_a_inv_00248/A
-     INVX2BA10TH      rise   0.000   0.000   0.038  -      (251.100,400.900)   12.600   -       
system0/CTS_ccl_a_inv_00248/Y
-     INVX2BA10TH      rise   0.018   0.018   0.021  0.008  (250.900,400.700)    0.400     1     
system0/CTS_ccl_a_inv_00244/A
-     INVX4BA10TH      fall   0.000   0.018   0.020  -      (249.300,403.100)    4.000   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX4BA10TH      fall   0.020   0.037   0.021  0.023  (248.500,403.100)    0.800     4     
CTS_ccl_a_inv_00241/A
-     INVX3BA10TH      rise   0.000   0.037   0.025  -      (257.900,400.900)   11.600   -       
CTS_ccl_a_inv_00241/Y
-     INVX3BA10TH      rise   0.018   0.055   0.023  0.015  (257.900,400.500)    0.400     1     
CTS_ccl_a_inv_00237/A
-     INVX6BA10TH      fall   0.000   0.055   0.020  -      (273.300,407.100)   22.000   -       
CTS_ccl_a_inv_00237/Y
-     INVX6BA10TH      fall   0.022   0.078   0.025  0.043  (273.100,407.300)    0.400     3     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX4BA10TH   rise   0.001   0.079   0.030  -      (252.700,487.700)  100.800   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX4BA10TH   rise   0.036   0.115   0.021  0.012  (249.900,486.900)    3.600     2     
i2c1/CGMaster/CTS_ccl_a_inv_00149/A
-     INVX1BA10TH      rise   0.000   0.115   0.021  -      (247.900,471.100)   17.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00149/Y
-     INVX1BA10TH      rise   0.023   0.138   0.038  0.008  (247.700,471.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00145/A
-     INVX1BA10TH      fall   0.000   0.138   0.029  -      (205.700,472.900)   43.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00145/Y
-     INVX1BA10TH      fall   0.049   0.186   0.057  0.018  (205.900,472.300)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00142/A
-     INVX1BA10TH      rise   0.000   0.187   0.075  -      (259.300,479.100)   60.200   -       
i2c1/CGMaster/CTS_ccl_inv_00142/Y
-     INVX1BA10TH      rise   0.027   0.213   0.033  0.005  (259.100,479.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00140/A
-     INVX1BA10TH      fall   0.000   0.213   0.033  -      (241.700,476.900)   20.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00140/Y
-     INVX1BA10TH      fall   0.024   0.238   0.023  0.006  (241.900,476.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.238   0.028  -      (250.900,495.100)   27.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 54
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/m_rx_sreg_reg[0]/CK
Delay     :  0.305

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.038  0.007  (256.900,407.700)  -            1    
system0/CTS_ccl_a_inv_00248/A
-     INVX2BA10TH     rise   0.000   0.000   0.038  -      (251.100,400.900)   12.600   -       
system0/CTS_ccl_a_inv_00248/Y
-     INVX2BA10TH     rise   0.018   0.018   0.021  0.008  (250.900,400.700)    0.400      1    
system0/CTS_ccl_a_inv_00244/A
-     INVX4BA10TH     fall   0.000   0.018   0.020  -      (249.300,403.100)    4.000   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX4BA10TH     fall   0.020   0.037   0.021  0.023  (248.500,403.100)    0.800      4    
CTS_ccl_a_inv_00241/A
-     INVX3BA10TH     rise   0.000   0.037   0.025  -      (257.900,400.900)   11.600   -       
CTS_ccl_a_inv_00241/Y
-     INVX3BA10TH     rise   0.018   0.055   0.023  0.015  (257.900,400.500)    0.400      1    
CTS_ccl_a_inv_00237/A
-     INVX6BA10TH     fall   0.000   0.055   0.020  -      (273.300,407.100)   22.000   -       
CTS_ccl_a_inv_00237/Y
-     INVX6BA10TH     fall   0.022   0.078   0.025  0.043  (273.100,407.300)    0.400      3    
CTS_ccl_a_inv_00234/A
-     INVX3BA10TH     rise   0.000   0.078   0.030  -      (275.300,407.100)    2.400   -       
CTS_ccl_a_inv_00234/Y
-     INVX3BA10TH     rise   0.025   0.103   0.036  0.026  (275.300,407.500)    0.400      1    
CTS_ccl_inv_00230/A
-     INVX7P5BA10TH   fall   0.000   0.103   0.030  -      (279.100,475.100)   71.400   -       
CTS_ccl_inv_00230/Y
-     INVX7P5BA10TH   fall   0.027   0.130   0.030  0.060  (279.100,474.900)    0.200      4    
CTS_ccl_a_inv_00228/A
-     INVX6BA10TH     rise   0.001   0.131   0.034  -      (336.500,468.900)   63.400   -       
CTS_ccl_a_inv_00228/Y
-     INVX6BA10TH     rise   0.031   0.162   0.047  0.071  (336.300,468.700)    0.400      6    
spi1/cg_clk_baud/CG1/CK
-     PREICGX2BA10TH  fall   0.001   0.164   0.039  -      (331.300,308.300)  165.400   -       
spi1/cg_clk_baud/CG1/ECK
-     PREICGX2BA10TH  fall   0.054   0.217   0.041  0.023  (334.100,309.100)    3.600      6    
spi1/RC_CG_HIER_INST208/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.217   0.041  -      (333.300,291.700)   18.200   -       
spi1/RC_CG_HIER_INST208/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.086   0.304   0.097  0.061  (330.500,290.900)    3.600     32    
spi1/m_rx_sreg_reg[0]/CK
-     DFFRPQX1MA10TH  fall   0.001   0.305   0.097  -      (362.900,267.300)   56.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 55
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c1/CGMaster/EnLat_reg/CK
Delay     :  0.239

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.038  0.007  (256.900,407.700)  -           1     
system0/CTS_ccl_a_inv_00248/A
-     INVX2BA10TH      rise   0.000   0.000   0.038  -      (251.100,400.900)   12.600   -       
system0/CTS_ccl_a_inv_00248/Y
-     INVX2BA10TH      rise   0.018   0.018   0.021  0.008  (250.900,400.700)    0.400     1     
system0/CTS_ccl_a_inv_00244/A
-     INVX4BA10TH      fall   0.000   0.018   0.020  -      (249.300,403.100)    4.000   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX4BA10TH      fall   0.020   0.037   0.021  0.023  (248.500,403.100)    0.800     4     
CTS_ccl_a_inv_00241/A
-     INVX3BA10TH      rise   0.000   0.038   0.025  -      (257.900,400.900)   11.600   -       
CTS_ccl_a_inv_00241/Y
-     INVX3BA10TH      rise   0.018   0.055   0.023  0.015  (257.900,400.500)    0.400     1     
CTS_ccl_a_inv_00237/A
-     INVX6BA10TH      fall   0.000   0.056   0.020  -      (273.300,407.100)   22.000   -       
CTS_ccl_a_inv_00237/Y
-     INVX6BA10TH      fall   0.022   0.078   0.025  0.043  (273.100,407.300)    0.400     3     
i2c1/CGMaster/CG0/CG1/CK
-     PREICGX4BA10TH   rise   0.001   0.079   0.030  -      (252.700,487.700)  100.800   -       
i2c1/CGMaster/CG0/CG1/ECK
-     PREICGX4BA10TH   rise   0.036   0.115   0.021  0.012  (249.900,486.900)    3.600     2     
i2c1/CGMaster/CTS_ccl_a_inv_00149/A
-     INVX1BA10TH      rise   0.000   0.115   0.021  -      (247.900,471.100)   17.800   -       
i2c1/CGMaster/CTS_ccl_a_inv_00149/Y
-     INVX1BA10TH      rise   0.023   0.138   0.038  0.008  (247.700,471.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00145/A
-     INVX1BA10TH      fall   0.000   0.139   0.029  -      (205.700,472.900)   43.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00145/Y
-     INVX1BA10TH      fall   0.049   0.187   0.057  0.018  (205.900,472.300)    0.800     2     
i2c1/CGMaster/CTS_ccl_inv_00142/A
-     INVX1BA10TH      rise   0.000   0.188   0.075  -      (259.300,479.100)   60.200   -       
i2c1/CGMaster/CTS_ccl_inv_00142/Y
-     INVX1BA10TH      rise   0.027   0.214   0.033  0.005  (259.100,479.700)    0.800     1     
i2c1/CGMaster/CTS_ccl_a_inv_00140/A
-     INVX1BA10TH      fall   0.000   0.215   0.033  -      (241.700,476.900)   20.200   -       
i2c1/CGMaster/CTS_ccl_a_inv_00140/Y
-     INVX1BA10TH      fall   0.024   0.239   0.023  0.006  (241.900,476.300)    0.800     1     
i2c1/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.239   0.028  -      (250.900,495.100)   27.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 56
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/m_rx_sreg_reg[0]/CK
Delay     :  0.306

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.038  0.007  (256.900,407.700)  -            1    
system0/CTS_ccl_a_inv_00248/A
-     INVX2BA10TH     rise   0.000   0.000   0.038  -      (251.100,400.900)   12.600   -       
system0/CTS_ccl_a_inv_00248/Y
-     INVX2BA10TH     rise   0.018   0.018   0.021  0.008  (250.900,400.700)    0.400      1    
system0/CTS_ccl_a_inv_00244/A
-     INVX4BA10TH     fall   0.000   0.018   0.020  -      (249.300,403.100)    4.000   -       
system0/CTS_ccl_a_inv_00244/Y
-     INVX4BA10TH     fall   0.020   0.037   0.021  0.023  (248.500,403.100)    0.800      4    
CTS_ccl_a_inv_00241/A
-     INVX3BA10TH     rise   0.000   0.038   0.025  -      (257.900,400.900)   11.600   -       
CTS_ccl_a_inv_00241/Y
-     INVX3BA10TH     rise   0.018   0.055   0.023  0.015  (257.900,400.500)    0.400      1    
CTS_ccl_a_inv_00237/A
-     INVX6BA10TH     fall   0.000   0.056   0.020  -      (273.300,407.100)   22.000   -       
CTS_ccl_a_inv_00237/Y
-     INVX6BA10TH     fall   0.022   0.078   0.025  0.043  (273.100,407.300)    0.400      3    
CTS_ccl_a_inv_00234/A
-     INVX3BA10TH     rise   0.000   0.078   0.030  -      (275.300,407.100)    2.400   -       
CTS_ccl_a_inv_00234/Y
-     INVX3BA10TH     rise   0.025   0.103   0.036  0.026  (275.300,407.500)    0.400      1    
CTS_ccl_inv_00230/A
-     INVX7P5BA10TH   fall   0.001   0.104   0.030  -      (279.100,475.100)   71.400   -       
CTS_ccl_inv_00230/Y
-     INVX7P5BA10TH   fall   0.027   0.131   0.030  0.060  (279.100,474.900)    0.200      4    
CTS_ccl_a_inv_00228/A
-     INVX6BA10TH     rise   0.001   0.132   0.034  -      (336.500,468.900)   63.400   -       
CTS_ccl_a_inv_00228/Y
-     INVX6BA10TH     rise   0.031   0.163   0.047  0.071  (336.300,468.700)    0.400      6    
spi1/cg_clk_baud/CG1/CK
-     PREICGX2BA10TH  fall   0.001   0.165   0.039  -      (331.300,308.300)  165.400   -       
spi1/cg_clk_baud/CG1/ECK
-     PREICGX2BA10TH  fall   0.054   0.219   0.041  0.023  (334.100,309.100)    3.600      6    
spi1/RC_CG_HIER_INST208/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.219   0.041  -      (333.300,291.700)   18.200   -       
spi1/RC_CG_HIER_INST208/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.087   0.305   0.098  0.061  (330.500,290.900)    3.600     32    
spi1/m_rx_sreg_reg[0]/CK
-     DFFRPQX1MA10TH  fall   0.001   0.306   0.098  -      (362.900,267.300)   56.000   -       
------------------------------------------------------------------------------------------------------

