ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"ShiftReg_1_PM.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 CD000000 		.text
  20      02007600 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.bss
  24              		.align	2
  25              	ShiftReg_1_backup:
  26 0000 000000   		.space	3
  27 0003 00       		.section	.text.ShiftReg_1_SaveConfig,"ax",%progbits
  28              		.align	2
  29              		.global	ShiftReg_1_SaveConfig
  30              		.thumb
  31              		.thumb_func
  32              		.type	ShiftReg_1_SaveConfig, %function
  33              	ShiftReg_1_SaveConfig:
  34              	.LFB0:
  35              		.file 1 ".\\Generated_Source\\PSoC5\\ShiftReg_1_PM.c"
   1:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * File Name: ShiftReg_1_PM.c
   3:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Version 2.10
   4:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
   5:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Description:
   6:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  This file provides the API source code for sleep mode support for Shift 
   7:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  Register component.
   8:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
   9:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Note:
  10:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  11:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  18:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** #include "ShiftReg_1.h"
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 2


  19:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  20:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  21:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** static ShiftReg_1_BACKUP_STRUCT ShiftReg_1_backup = \
  22:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** {
  23:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     /* enable state - disabled */
  24:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     0u
  25:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** };
  26:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  27:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  28:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** /*******************************************************************************
  29:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Function Name: ShiftReg_1_SaveConfig
  30:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** ********************************************************************************
  31:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  32:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Summary:
  33:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  Saves Shift Register configuration.
  34:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  35:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Parameters:
  36:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  None.
  37:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  38:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Return:
  39:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  None.
  40:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  41:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Reentrant:
  42:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  No.
  43:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  44:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** void ShiftReg_1_SaveConfig(void) 
  46:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** {
  36              		.loc 1 46 0
  37              		.cfi_startproc
  38              		@ args = 0, pretend = 0, frame = 0
  39              		@ frame_needed = 1, uses_anonymous_args = 0
  40              		@ link register save eliminated.
  41 0000 80B4     		push	{r7}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 4
  44 0002 00AF     		add	r7, sp, #0
  45              		.cfi_offset 7, -4
  46              	.LCFI1:
  47              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     /* Store A0, A1 and Status Mask registers */
  48:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     #if (CY_UDB_V0)
  49:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****        ShiftReg_1_backup.saveSrA0Reg   = CY_GET_REG8(ShiftReg_1_SHIFT_REG_LSB_PTR);
  50:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****        ShiftReg_1_backup.saveSrA1Reg   = CY_GET_REG8(ShiftReg_1_SHIFT_REG_VALUE_LSB_PTR);
  51:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****        ShiftReg_1_backup.saveSrIntMask = ShiftReg_1_SR_STATUS_MASK;
  52:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  53:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     #else
  54:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     /* Store A0, A1 only (not need to save Status Mask register  in ES3 silicon) */
  55:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****        ShiftReg_1_backup.saveSrA0Reg   = CY_GET_REG8(ShiftReg_1_SHIFT_REG_LSB_PTR);
  48              		.loc 1 55 0
  49 0004 46F20453 		movw	r3, #:lower16:1073767684
  50 0008 C4F20003 		movt	r3, #:upper16:1073767684
  51 000c 1B78     		ldrb	r3, [r3, #0]
  52 000e DAB2     		uxtb	r2, r3
  53 0010 40F20003 		movw	r3, #:lower16:ShiftReg_1_backup
  54 0014 C0F20003 		movt	r3, #:upper16:ShiftReg_1_backup
  55 0018 5A70     		strb	r2, [r3, #1]
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 3


  56:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****        ShiftReg_1_backup.saveSrA1Reg   = CY_GET_REG8(ShiftReg_1_SHIFT_REG_VALUE_LSB_PTR);
  56              		.loc 1 56 0
  57 001a 46F21453 		movw	r3, #:lower16:1073767700
  58 001e C4F20003 		movt	r3, #:upper16:1073767700
  59 0022 1B78     		ldrb	r3, [r3, #0]
  60 0024 DAB2     		uxtb	r2, r3
  61 0026 40F20003 		movw	r3, #:lower16:ShiftReg_1_backup
  62 002a C0F20003 		movt	r3, #:upper16:ShiftReg_1_backup
  63 002e 9A70     		strb	r2, [r3, #2]
  57:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  58:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     #endif /* CY_UDB_V0 */
  59:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** }
  64              		.loc 1 59 0
  65 0030 BD46     		mov	sp, r7
  66 0032 80BC     		pop	{r7}
  67 0034 7047     		bx	lr
  68              		.cfi_endproc
  69              	.LFE0:
  70              		.size	ShiftReg_1_SaveConfig, .-ShiftReg_1_SaveConfig
  71 0036 00BF     		.section	.text.ShiftReg_1_RestoreConfig,"ax",%progbits
  72              		.align	2
  73              		.global	ShiftReg_1_RestoreConfig
  74              		.thumb
  75              		.thumb_func
  76              		.type	ShiftReg_1_RestoreConfig, %function
  77              	ShiftReg_1_RestoreConfig:
  78              	.LFB1:
  60:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  61:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  62:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** /*******************************************************************************
  63:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Function Name: ShiftReg_1_RestoreConfig
  64:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** ********************************************************************************
  65:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  66:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Summary:
  67:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  Restores Shift Register configuration.
  68:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  69:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Parameters:
  70:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  None.
  71:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  72:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Return:
  73:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  None.
  74:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  75:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *******************************************************************************/
  76:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** void ShiftReg_1_RestoreConfig(void) 
  77:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** {
  79              		.loc 1 77 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 1, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84 0000 80B4     		push	{r7}
  85              	.LCFI2:
  86              		.cfi_def_cfa_offset 4
  87 0002 00AF     		add	r7, sp, #0
  88              		.cfi_offset 7, -4
  89              	.LCFI3:
  90              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 4


  78:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     /* Restore tha data, saved by SaveConfig()function */
  79:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     #if (CY_UDB_V0)
  80:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****         CY_SET_REG8(ShiftReg_1_SHIFT_REG_LSB_PTR, ShiftReg_1_backup.saveSrA0Reg);
  81:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****             CY_SET_REG8(ShiftReg_1_SHIFT_REG_VALUE_LSB_PTR, ShiftReg_1_backup.saveSrA1Reg);
  82:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****             ShiftReg_1_SR_STATUS_MASK = ShiftReg_1_backup.saveSrIntMask;
  83:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     #else
  84:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****             CY_SET_REG8(ShiftReg_1_SHIFT_REG_LSB_PTR, ShiftReg_1_backup.saveSrA0Reg);
  91              		.loc 1 84 0
  92 0004 46F20453 		movw	r3, #:lower16:1073767684
  93 0008 C4F20003 		movt	r3, #:upper16:1073767684
  94 000c 40F20002 		movw	r2, #:lower16:ShiftReg_1_backup
  95 0010 C0F20002 		movt	r2, #:upper16:ShiftReg_1_backup
  96 0014 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
  97 0016 1A70     		strb	r2, [r3, #0]
  85:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****             CY_SET_REG8(ShiftReg_1_SHIFT_REG_VALUE_LSB_PTR, ShiftReg_1_backup.saveSrA1Reg);
  98              		.loc 1 85 0
  99 0018 46F21453 		movw	r3, #:lower16:1073767700
 100 001c C4F20003 		movt	r3, #:upper16:1073767700
 101 0020 40F20002 		movw	r2, #:lower16:ShiftReg_1_backup
 102 0024 C0F20002 		movt	r2, #:upper16:ShiftReg_1_backup
 103 0028 9278     		ldrb	r2, [r2, #2]	@ zero_extendqisi2
 104 002a 1A70     		strb	r2, [r3, #0]
  86:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  87:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     #endif /* CY_UDB_V0 */
  88:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** }
 105              		.loc 1 88 0
 106 002c BD46     		mov	sp, r7
 107 002e 80BC     		pop	{r7}
 108 0030 7047     		bx	lr
 109              		.cfi_endproc
 110              	.LFE1:
 111              		.size	ShiftReg_1_RestoreConfig, .-ShiftReg_1_RestoreConfig
 112 0032 00BF     		.section	.text.ShiftReg_1_Sleep,"ax",%progbits
 113              		.align	2
 114              		.global	ShiftReg_1_Sleep
 115              		.thumb
 116              		.thumb_func
 117              		.type	ShiftReg_1_Sleep, %function
 118              	ShiftReg_1_Sleep:
 119              	.LFB2:
  89:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  90:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
  91:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** /*******************************************************************************
  92:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Function Name: ShiftReg_1_Sleep
  93:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** ********************************************************************************
  94:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  95:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Summary:
  96:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  Prepare the component to enter a Sleep mode.
  97:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
  98:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Parameters:
  99:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  None.
 100:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
 101:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Return:
 102:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  None.
 103:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
 104:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Reentrant:
 105:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  No. 
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 5


 106:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
 107:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *******************************************************************************/
 108:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** void ShiftReg_1_Sleep(void) 
 109:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** {
 120              		.loc 1 109 0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 1, uses_anonymous_args = 0
 124 0000 80B5     		push	{r7, lr}
 125              	.LCFI4:
 126              		.cfi_def_cfa_offset 8
 127 0002 00AF     		add	r7, sp, #0
 128              		.cfi_offset 14, -4
 129              		.cfi_offset 7, -8
 130              	.LCFI5:
 131              		.cfi_def_cfa_register 7
 110:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     if((ShiftReg_1_SR_CONTROL & ShiftReg_1_CLK_EN) == ShiftReg_1_CLK_EN)
 132              		.loc 1 110 0
 133 0004 46F27453 		movw	r3, #:lower16:1073767796
 134 0008 C4F20003 		movt	r3, #:upper16:1073767796
 135 000c 1B78     		ldrb	r3, [r3, #0]
 136 000e DBB2     		uxtb	r3, r3
 137 0010 03F00103 		and	r3, r3, #1
 138 0014 DBB2     		uxtb	r3, r3
 139 0016 002B     		cmp	r3, #0
 140 0018 07D0     		beq	.L6
 111:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     {
 112:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****         ShiftReg_1_backup.enableState = 1u;
 141              		.loc 1 112 0
 142 001a 40F20003 		movw	r3, #:lower16:ShiftReg_1_backup
 143 001e C0F20003 		movt	r3, #:upper16:ShiftReg_1_backup
 144 0022 4FF00102 		mov	r2, #1
 145 0026 1A70     		strb	r2, [r3, #0]
 146 0028 06E0     		b	.L7
 147              	.L6:
 113:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     }
 114:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     else
 115:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     {
 116:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****         ShiftReg_1_backup.enableState = 0u;
 148              		.loc 1 116 0
 149 002a 40F20003 		movw	r3, #:lower16:ShiftReg_1_backup
 150 002e C0F20003 		movt	r3, #:upper16:ShiftReg_1_backup
 151 0032 4FF00002 		mov	r2, #0
 152 0036 1A70     		strb	r2, [r3, #0]
 153              	.L7:
 117:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     }
 118:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     
 119:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     ShiftReg_1_Stop();
 154              		.loc 1 119 0
 155 0038 FFF7FEFF 		bl	ShiftReg_1_Stop
 120:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     ShiftReg_1_SaveConfig();
 156              		.loc 1 120 0
 157 003c FFF7FEFF 		bl	ShiftReg_1_SaveConfig
 121:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** }
 158              		.loc 1 121 0
 159 0040 80BD     		pop	{r7, pc}
 160              		.cfi_endproc
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 6


 161              	.LFE2:
 162              		.size	ShiftReg_1_Sleep, .-ShiftReg_1_Sleep
 163 0042 00BF     		.section	.text.ShiftReg_1_Wakeup,"ax",%progbits
 164              		.align	2
 165              		.global	ShiftReg_1_Wakeup
 166              		.thumb
 167              		.thumb_func
 168              		.type	ShiftReg_1_Wakeup, %function
 169              	ShiftReg_1_Wakeup:
 170              	.LFB3:
 122:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
 123:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** 
 124:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** /*******************************************************************************
 125:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Function Name: ShiftReg_1_Wakeup
 126:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** ********************************************************************************
 127:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
 128:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Summary:
 129:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  Restores and enables the user configuration.
 130:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
 131:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Parameters:
 132:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  None.
 133:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
 134:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** * Return:
 135:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *  None.
 136:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *
 137:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** *******************************************************************************/
 138:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** void ShiftReg_1_Wakeup(void) 
 139:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** {
 171              		.loc 1 139 0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175 0000 80B5     		push	{r7, lr}
 176              	.LCFI6:
 177              		.cfi_def_cfa_offset 8
 178 0002 00AF     		add	r7, sp, #0
 179              		.cfi_offset 14, -4
 180              		.cfi_offset 7, -8
 181              	.LCFI7:
 182              		.cfi_def_cfa_register 7
 140:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     ShiftReg_1_RestoreConfig();
 183              		.loc 1 140 0
 184 0004 FFF7FEFF 		bl	ShiftReg_1_RestoreConfig
 141:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     
 142:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     if(ShiftReg_1_backup.enableState == 1u)
 185              		.loc 1 142 0
 186 0008 40F20003 		movw	r3, #:lower16:ShiftReg_1_backup
 187 000c C0F20003 		movt	r3, #:upper16:ShiftReg_1_backup
 188 0010 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 189 0012 012B     		cmp	r3, #1
 190 0014 01D1     		bne	.L11
 143:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     {
 144:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****         ShiftReg_1_Enable();   
 191              		.loc 1 144 0
 192 0016 FFF7FEFF 		bl	ShiftReg_1_Enable
 193              	.L11:
 145:.\Generated_Source\PSoC5/ShiftReg_1_PM.c ****     }
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 7


 146:.\Generated_Source\PSoC5/ShiftReg_1_PM.c **** }
 194              		.loc 1 146 0
 195 001a 80BD     		pop	{r7, pc}
 196              		.cfi_endproc
 197              	.LFE3:
 198              		.size	ShiftReg_1_Wakeup, .-ShiftReg_1_Wakeup
 199              		.text
 200              	.Letext0:
 201              		.section	.debug_loc,"",%progbits
 202              	.Ldebug_loc0:
 203              	.LLST0:
 204 0000 00000000 		.4byte	.LFB0
 205 0004 02000000 		.4byte	.LCFI0
 206 0008 0100     		.2byte	0x1
 207 000a 5D       		.byte	0x5d
 208 000b 02000000 		.4byte	.LCFI0
 209 000f 04000000 		.4byte	.LCFI1
 210 0013 0200     		.2byte	0x2
 211 0015 7D       		.byte	0x7d
 212 0016 04       		.sleb128 4
 213 0017 04000000 		.4byte	.LCFI1
 214 001b 36000000 		.4byte	.LFE0
 215 001f 0200     		.2byte	0x2
 216 0021 77       		.byte	0x77
 217 0022 04       		.sleb128 4
 218 0023 00000000 		.4byte	0x0
 219 0027 00000000 		.4byte	0x0
 220              	.LLST1:
 221 002b 00000000 		.4byte	.LFB1
 222 002f 02000000 		.4byte	.LCFI2
 223 0033 0100     		.2byte	0x1
 224 0035 5D       		.byte	0x5d
 225 0036 02000000 		.4byte	.LCFI2
 226 003a 04000000 		.4byte	.LCFI3
 227 003e 0200     		.2byte	0x2
 228 0040 7D       		.byte	0x7d
 229 0041 04       		.sleb128 4
 230 0042 04000000 		.4byte	.LCFI3
 231 0046 32000000 		.4byte	.LFE1
 232 004a 0200     		.2byte	0x2
 233 004c 77       		.byte	0x77
 234 004d 04       		.sleb128 4
 235 004e 00000000 		.4byte	0x0
 236 0052 00000000 		.4byte	0x0
 237              	.LLST2:
 238 0056 00000000 		.4byte	.LFB2
 239 005a 02000000 		.4byte	.LCFI4
 240 005e 0100     		.2byte	0x1
 241 0060 5D       		.byte	0x5d
 242 0061 02000000 		.4byte	.LCFI4
 243 0065 04000000 		.4byte	.LCFI5
 244 0069 0200     		.2byte	0x2
 245 006b 7D       		.byte	0x7d
 246 006c 08       		.sleb128 8
 247 006d 04000000 		.4byte	.LCFI5
 248 0071 42000000 		.4byte	.LFE2
 249 0075 0200     		.2byte	0x2
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 8


 250 0077 77       		.byte	0x77
 251 0078 08       		.sleb128 8
 252 0079 00000000 		.4byte	0x0
 253 007d 00000000 		.4byte	0x0
 254              	.LLST3:
 255 0081 00000000 		.4byte	.LFB3
 256 0085 02000000 		.4byte	.LCFI6
 257 0089 0100     		.2byte	0x1
 258 008b 5D       		.byte	0x5d
 259 008c 02000000 		.4byte	.LCFI6
 260 0090 04000000 		.4byte	.LCFI7
 261 0094 0200     		.2byte	0x2
 262 0096 7D       		.byte	0x7d
 263 0097 08       		.sleb128 8
 264 0098 04000000 		.4byte	.LCFI7
 265 009c 1C000000 		.4byte	.LFE3
 266 00a0 0200     		.2byte	0x2
 267 00a2 77       		.byte	0x77
 268 00a3 08       		.sleb128 8
 269 00a4 00000000 		.4byte	0x0
 270 00a8 00000000 		.4byte	0x0
 271              		.file 2 ".\\Generated_Source\\PSoC5\\/ShiftReg_1.h"
 272              		.file 3 ".\\Generated_Source\\PSoC5\\/cytypes.h"
 273              		.section	.debug_info
 274 0000 25010000 		.4byte	0x125
 275 0004 0200     		.2byte	0x2
 276 0006 00000000 		.4byte	.Ldebug_abbrev0
 277 000a 04       		.byte	0x4
 278 000b 01       		.uleb128 0x1
 279 000c 78010000 		.4byte	.LASF19
 280 0010 01       		.byte	0x1
 281 0011 1A000000 		.4byte	.LASF20
 282 0015 43000000 		.4byte	.LASF21
 283 0019 00000000 		.4byte	0x0
 284 001d 00000000 		.4byte	0x0
 285 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 286 0025 00000000 		.4byte	.Ldebug_line0
 287 0029 02       		.uleb128 0x2
 288 002a 01       		.byte	0x1
 289 002b 06       		.byte	0x6
 290 002c BF010000 		.4byte	.LASF0
 291 0030 02       		.uleb128 0x2
 292 0031 01       		.byte	0x1
 293 0032 08       		.byte	0x8
 294 0033 9C000000 		.4byte	.LASF1
 295 0037 02       		.uleb128 0x2
 296 0038 02       		.byte	0x2
 297 0039 05       		.byte	0x5
 298 003a 9A010000 		.4byte	.LASF2
 299 003e 02       		.uleb128 0x2
 300 003f 02       		.byte	0x2
 301 0040 07       		.byte	0x7
 302 0041 BC000000 		.4byte	.LASF3
 303 0045 02       		.uleb128 0x2
 304 0046 04       		.byte	0x4
 305 0047 05       		.byte	0x5
 306 0048 AA010000 		.4byte	.LASF4
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 9


 307 004c 02       		.uleb128 0x2
 308 004d 04       		.byte	0x4
 309 004e 07       		.byte	0x7
 310 004f AA000000 		.4byte	.LASF5
 311 0053 02       		.uleb128 0x2
 312 0054 08       		.byte	0x8
 313 0055 05       		.byte	0x5
 314 0056 00000000 		.4byte	.LASF6
 315 005a 02       		.uleb128 0x2
 316 005b 08       		.byte	0x8
 317 005c 07       		.byte	0x7
 318 005d 1D010000 		.4byte	.LASF7
 319 0061 03       		.uleb128 0x3
 320 0062 04       		.byte	0x4
 321 0063 05       		.byte	0x5
 322 0064 696E7400 		.ascii	"int\000"
 323 0068 02       		.uleb128 0x2
 324 0069 04       		.byte	0x4
 325 006a 07       		.byte	0x7
 326 006b FA000000 		.4byte	.LASF8
 327 006f 02       		.uleb128 0x2
 328 0070 01       		.byte	0x1
 329 0071 08       		.byte	0x8
 330 0072 84010000 		.4byte	.LASF9
 331 0076 04       		.uleb128 0x4
 332 0077 A4010000 		.4byte	.LASF13
 333 007b 03       		.byte	0x3
 334 007c 60       		.byte	0x60
 335 007d 30000000 		.4byte	0x30
 336 0081 05       		.uleb128 0x5
 337 0082 34010000 		.4byte	.LASF22
 338 0086 03       		.byte	0x3
 339 0087 02       		.byte	0x2
 340 0088 2F       		.byte	0x2f
 341 0089 B8000000 		.4byte	0xb8
 342 008d 06       		.uleb128 0x6
 343 008e B3010000 		.4byte	.LASF10
 344 0092 02       		.byte	0x2
 345 0093 30       		.byte	0x30
 346 0094 76000000 		.4byte	0x76
 347 0098 02       		.byte	0x2
 348 0099 23       		.byte	0x23
 349 009a 00       		.uleb128 0x0
 350 009b 06       		.uleb128 0x6
 351 009c CB010000 		.4byte	.LASF11
 352 00a0 02       		.byte	0x2
 353 00a1 32       		.byte	0x32
 354 00a2 76000000 		.4byte	0x76
 355 00a6 02       		.byte	0x2
 356 00a7 23       		.byte	0x23
 357 00a8 01       		.uleb128 0x1
 358 00a9 06       		.uleb128 0x6
 359 00aa 0E000000 		.4byte	.LASF12
 360 00ae 02       		.byte	0x2
 361 00af 33       		.byte	0x33
 362 00b0 76000000 		.4byte	0x76
 363 00b4 02       		.byte	0x2
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 10


 364 00b5 23       		.byte	0x23
 365 00b6 02       		.uleb128 0x2
 366 00b7 00       		.byte	0x0
 367 00b8 04       		.uleb128 0x4
 368 00b9 E1000000 		.4byte	.LASF14
 369 00bd 02       		.byte	0x2
 370 00be 39       		.byte	0x39
 371 00bf 81000000 		.4byte	0x81
 372 00c3 07       		.uleb128 0x7
 373 00c4 01       		.byte	0x1
 374 00c5 07010000 		.4byte	.LASF15
 375 00c9 01       		.byte	0x1
 376 00ca 2D       		.byte	0x2d
 377 00cb 01       		.byte	0x1
 378 00cc 00000000 		.4byte	.LFB0
 379 00d0 36000000 		.4byte	.LFE0
 380 00d4 00000000 		.4byte	.LLST0
 381 00d8 07       		.uleb128 0x7
 382 00d9 01       		.byte	0x1
 383 00da 4D010000 		.4byte	.LASF16
 384 00de 01       		.byte	0x1
 385 00df 4C       		.byte	0x4c
 386 00e0 01       		.byte	0x1
 387 00e1 00000000 		.4byte	.LFB1
 388 00e5 32000000 		.4byte	.LFE1
 389 00e9 2B000000 		.4byte	.LLST1
 390 00ed 07       		.uleb128 0x7
 391 00ee 01       		.byte	0x1
 392 00ef 89010000 		.4byte	.LASF17
 393 00f3 01       		.byte	0x1
 394 00f4 6C       		.byte	0x6c
 395 00f5 01       		.byte	0x1
 396 00f6 00000000 		.4byte	.LFB2
 397 00fa 42000000 		.4byte	.LFE2
 398 00fe 56000000 		.4byte	.LLST2
 399 0102 07       		.uleb128 0x7
 400 0103 01       		.byte	0x1
 401 0104 66010000 		.4byte	.LASF18
 402 0108 01       		.byte	0x1
 403 0109 8A       		.byte	0x8a
 404 010a 01       		.byte	0x1
 405 010b 00000000 		.4byte	.LFB3
 406 010f 1C000000 		.4byte	.LFE3
 407 0113 81000000 		.4byte	.LLST3
 408 0117 08       		.uleb128 0x8
 409 0118 CF000000 		.4byte	.LASF23
 410 011c 01       		.byte	0x1
 411 011d 15       		.byte	0x15
 412 011e B8000000 		.4byte	0xb8
 413 0122 05       		.byte	0x5
 414 0123 03       		.byte	0x3
 415 0124 00000000 		.4byte	ShiftReg_1_backup
 416 0128 00       		.byte	0x0
 417              		.section	.debug_abbrev
 418 0000 01       		.uleb128 0x1
 419 0001 11       		.uleb128 0x11
 420 0002 01       		.byte	0x1
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 11


 421 0003 25       		.uleb128 0x25
 422 0004 0E       		.uleb128 0xe
 423 0005 13       		.uleb128 0x13
 424 0006 0B       		.uleb128 0xb
 425 0007 03       		.uleb128 0x3
 426 0008 0E       		.uleb128 0xe
 427 0009 1B       		.uleb128 0x1b
 428 000a 0E       		.uleb128 0xe
 429 000b 11       		.uleb128 0x11
 430 000c 01       		.uleb128 0x1
 431 000d 52       		.uleb128 0x52
 432 000e 01       		.uleb128 0x1
 433 000f 55       		.uleb128 0x55
 434 0010 06       		.uleb128 0x6
 435 0011 10       		.uleb128 0x10
 436 0012 06       		.uleb128 0x6
 437 0013 00       		.byte	0x0
 438 0014 00       		.byte	0x0
 439 0015 02       		.uleb128 0x2
 440 0016 24       		.uleb128 0x24
 441 0017 00       		.byte	0x0
 442 0018 0B       		.uleb128 0xb
 443 0019 0B       		.uleb128 0xb
 444 001a 3E       		.uleb128 0x3e
 445 001b 0B       		.uleb128 0xb
 446 001c 03       		.uleb128 0x3
 447 001d 0E       		.uleb128 0xe
 448 001e 00       		.byte	0x0
 449 001f 00       		.byte	0x0
 450 0020 03       		.uleb128 0x3
 451 0021 24       		.uleb128 0x24
 452 0022 00       		.byte	0x0
 453 0023 0B       		.uleb128 0xb
 454 0024 0B       		.uleb128 0xb
 455 0025 3E       		.uleb128 0x3e
 456 0026 0B       		.uleb128 0xb
 457 0027 03       		.uleb128 0x3
 458 0028 08       		.uleb128 0x8
 459 0029 00       		.byte	0x0
 460 002a 00       		.byte	0x0
 461 002b 04       		.uleb128 0x4
 462 002c 16       		.uleb128 0x16
 463 002d 00       		.byte	0x0
 464 002e 03       		.uleb128 0x3
 465 002f 0E       		.uleb128 0xe
 466 0030 3A       		.uleb128 0x3a
 467 0031 0B       		.uleb128 0xb
 468 0032 3B       		.uleb128 0x3b
 469 0033 0B       		.uleb128 0xb
 470 0034 49       		.uleb128 0x49
 471 0035 13       		.uleb128 0x13
 472 0036 00       		.byte	0x0
 473 0037 00       		.byte	0x0
 474 0038 05       		.uleb128 0x5
 475 0039 13       		.uleb128 0x13
 476 003a 01       		.byte	0x1
 477 003b 03       		.uleb128 0x3
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 12


 478 003c 0E       		.uleb128 0xe
 479 003d 0B       		.uleb128 0xb
 480 003e 0B       		.uleb128 0xb
 481 003f 3A       		.uleb128 0x3a
 482 0040 0B       		.uleb128 0xb
 483 0041 3B       		.uleb128 0x3b
 484 0042 0B       		.uleb128 0xb
 485 0043 01       		.uleb128 0x1
 486 0044 13       		.uleb128 0x13
 487 0045 00       		.byte	0x0
 488 0046 00       		.byte	0x0
 489 0047 06       		.uleb128 0x6
 490 0048 0D       		.uleb128 0xd
 491 0049 00       		.byte	0x0
 492 004a 03       		.uleb128 0x3
 493 004b 0E       		.uleb128 0xe
 494 004c 3A       		.uleb128 0x3a
 495 004d 0B       		.uleb128 0xb
 496 004e 3B       		.uleb128 0x3b
 497 004f 0B       		.uleb128 0xb
 498 0050 49       		.uleb128 0x49
 499 0051 13       		.uleb128 0x13
 500 0052 38       		.uleb128 0x38
 501 0053 0A       		.uleb128 0xa
 502 0054 00       		.byte	0x0
 503 0055 00       		.byte	0x0
 504 0056 07       		.uleb128 0x7
 505 0057 2E       		.uleb128 0x2e
 506 0058 00       		.byte	0x0
 507 0059 3F       		.uleb128 0x3f
 508 005a 0C       		.uleb128 0xc
 509 005b 03       		.uleb128 0x3
 510 005c 0E       		.uleb128 0xe
 511 005d 3A       		.uleb128 0x3a
 512 005e 0B       		.uleb128 0xb
 513 005f 3B       		.uleb128 0x3b
 514 0060 0B       		.uleb128 0xb
 515 0061 27       		.uleb128 0x27
 516 0062 0C       		.uleb128 0xc
 517 0063 11       		.uleb128 0x11
 518 0064 01       		.uleb128 0x1
 519 0065 12       		.uleb128 0x12
 520 0066 01       		.uleb128 0x1
 521 0067 40       		.uleb128 0x40
 522 0068 06       		.uleb128 0x6
 523 0069 00       		.byte	0x0
 524 006a 00       		.byte	0x0
 525 006b 08       		.uleb128 0x8
 526 006c 34       		.uleb128 0x34
 527 006d 00       		.byte	0x0
 528 006e 03       		.uleb128 0x3
 529 006f 0E       		.uleb128 0xe
 530 0070 3A       		.uleb128 0x3a
 531 0071 0B       		.uleb128 0xb
 532 0072 3B       		.uleb128 0x3b
 533 0073 0B       		.uleb128 0xb
 534 0074 49       		.uleb128 0x49
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 13


 535 0075 13       		.uleb128 0x13
 536 0076 02       		.uleb128 0x2
 537 0077 0A       		.uleb128 0xa
 538 0078 00       		.byte	0x0
 539 0079 00       		.byte	0x0
 540 007a 00       		.byte	0x0
 541              		.section	.debug_pubnames,"",%progbits
 542 0000 70000000 		.4byte	0x70
 543 0004 0200     		.2byte	0x2
 544 0006 00000000 		.4byte	.Ldebug_info0
 545 000a 29010000 		.4byte	0x129
 546 000e C3000000 		.4byte	0xc3
 547 0012 53686966 		.ascii	"ShiftReg_1_SaveConfig\000"
 547      74526567 
 547      5F315F53 
 547      61766543 
 547      6F6E6669 
 548 0028 D8000000 		.4byte	0xd8
 549 002c 53686966 		.ascii	"ShiftReg_1_RestoreConfig\000"
 549      74526567 
 549      5F315F52 
 549      6573746F 
 549      7265436F 
 550 0045 ED000000 		.4byte	0xed
 551 0049 53686966 		.ascii	"ShiftReg_1_Sleep\000"
 551      74526567 
 551      5F315F53 
 551      6C656570 
 551      00
 552 005a 02010000 		.4byte	0x102
 553 005e 53686966 		.ascii	"ShiftReg_1_Wakeup\000"
 553      74526567 
 553      5F315F57 
 553      616B6575 
 553      7000
 554 0070 00000000 		.4byte	0x0
 555              		.section	.debug_aranges,"",%progbits
 556 0000 34000000 		.4byte	0x34
 557 0004 0200     		.2byte	0x2
 558 0006 00000000 		.4byte	.Ldebug_info0
 559 000a 04       		.byte	0x4
 560 000b 00       		.byte	0x0
 561 000c 0000     		.2byte	0x0
 562 000e 0000     		.2byte	0x0
 563 0010 00000000 		.4byte	.LFB0
 564 0014 36000000 		.4byte	.LFE0-.LFB0
 565 0018 00000000 		.4byte	.LFB1
 566 001c 32000000 		.4byte	.LFE1-.LFB1
 567 0020 00000000 		.4byte	.LFB2
 568 0024 42000000 		.4byte	.LFE2-.LFB2
 569 0028 00000000 		.4byte	.LFB3
 570 002c 1C000000 		.4byte	.LFE3-.LFB3
 571 0030 00000000 		.4byte	0x0
 572 0034 00000000 		.4byte	0x0
 573              		.section	.debug_ranges,"",%progbits
 574              	.Ldebug_ranges0:
 575 0000 00000000 		.4byte	.Ltext0
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 14


 576 0004 00000000 		.4byte	.Letext0
 577 0008 00000000 		.4byte	.LFB0
 578 000c 36000000 		.4byte	.LFE0
 579 0010 00000000 		.4byte	.LFB1
 580 0014 32000000 		.4byte	.LFE1
 581 0018 00000000 		.4byte	.LFB2
 582 001c 42000000 		.4byte	.LFE2
 583 0020 00000000 		.4byte	.LFB3
 584 0024 1C000000 		.4byte	.LFE3
 585 0028 00000000 		.4byte	0x0
 586 002c 00000000 		.4byte	0x0
 587              		.section	.debug_str,"MS",%progbits,1
 588              	.LASF6:
 589 0000 6C6F6E67 		.ascii	"long long int\000"
 589      206C6F6E 
 589      6720696E 
 589      7400
 590              	.LASF12:
 591 000e 73617665 		.ascii	"saveSrA1Reg\000"
 591      53724131 
 591      52656700 
 592              	.LASF20:
 593 001a 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ShiftReg_1_PM.c\000"
 593      6E657261 
 593      7465645F 
 593      536F7572 
 593      63655C50 
 594              	.LASF21:
 595 0043 433A5C55 		.ascii	"C:\\Users\\Public\\Documents\\Carlab\\BC and TJ\\Pr"
 595      73657273 
 595      5C507562 
 595      6C69635C 
 595      446F6375 
 596 0070 6F6A6563 		.ascii	"oject 1\\SpeedControl01\\SpeedControl01.cydsn\000"
 596      7420315C 
 596      53706565 
 596      64436F6E 
 596      74726F6C 
 597              	.LASF1:
 598 009c 756E7369 		.ascii	"unsigned char\000"
 598      676E6564 
 598      20636861 
 598      7200
 599              	.LASF5:
 600 00aa 6C6F6E67 		.ascii	"long unsigned int\000"
 600      20756E73 
 600      69676E65 
 600      6420696E 
 600      7400
 601              	.LASF3:
 602 00bc 73686F72 		.ascii	"short unsigned int\000"
 602      7420756E 
 602      7369676E 
 602      65642069 
 602      6E7400
 603              	.LASF23:
 604 00cf 53686966 		.ascii	"ShiftReg_1_backup\000"
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 15


 604      74526567 
 604      5F315F62 
 604      61636B75 
 604      7000
 605              	.LASF14:
 606 00e1 53686966 		.ascii	"ShiftReg_1_BACKUP_STRUCT\000"
 606      74526567 
 606      5F315F42 
 606      41434B55 
 606      505F5354 
 607              	.LASF8:
 608 00fa 756E7369 		.ascii	"unsigned int\000"
 608      676E6564 
 608      20696E74 
 608      00
 609              	.LASF15:
 610 0107 53686966 		.ascii	"ShiftReg_1_SaveConfig\000"
 610      74526567 
 610      5F315F53 
 610      61766543 
 610      6F6E6669 
 611              	.LASF7:
 612 011d 6C6F6E67 		.ascii	"long long unsigned int\000"
 612      206C6F6E 
 612      6720756E 
 612      7369676E 
 612      65642069 
 613              	.LASF22:
 614 0134 5F536869 		.ascii	"_ShiftReg_1_backupStruct\000"
 614      66745265 
 614      675F315F 
 614      6261636B 
 614      75705374 
 615              	.LASF16:
 616 014d 53686966 		.ascii	"ShiftReg_1_RestoreConfig\000"
 616      74526567 
 616      5F315F52 
 616      6573746F 
 616      7265436F 
 617              	.LASF18:
 618 0166 53686966 		.ascii	"ShiftReg_1_Wakeup\000"
 618      74526567 
 618      5F315F57 
 618      616B6575 
 618      7000
 619              	.LASF19:
 620 0178 474E5520 		.ascii	"GNU C 4.4.1\000"
 620      4320342E 
 620      342E3100 
 621              	.LASF9:
 622 0184 63686172 		.ascii	"char\000"
 622      00
 623              	.LASF17:
 624 0189 53686966 		.ascii	"ShiftReg_1_Sleep\000"
 624      74526567 
 624      5F315F53 
 624      6C656570 
ARM GAS  C:\Users\tjs8\AppData\Local\Temp\ccyhxXuh.s 			page 16


 624      00
 625              	.LASF2:
 626 019a 73686F72 		.ascii	"short int\000"
 626      7420696E 
 626      7400
 627              	.LASF13:
 628 01a4 75696E74 		.ascii	"uint8\000"
 628      3800
 629              	.LASF4:
 630 01aa 6C6F6E67 		.ascii	"long int\000"
 630      20696E74 
 630      00
 631              	.LASF10:
 632 01b3 656E6162 		.ascii	"enableState\000"
 632      6C655374 
 632      61746500 
 633              	.LASF0:
 634 01bf 7369676E 		.ascii	"signed char\000"
 634      65642063 
 634      68617200 
 635              	.LASF11:
 636 01cb 73617665 		.ascii	"saveSrA0Reg\000"
 636      53724130 
 636      52656700 
 637              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
