{
    "DESIGN_NAME": "top",
    "VERILOG_FILES": "dir::src/*.sv",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20,
    "FP_CORE_UTIL": 40,
    "RT_MAX_LAYER": "met4",
    "pdk::sky130A": {
        "FP_CORE_UTIL": 35,
        "PL_TARGET_DENSITY": 0.45
    },
    "SYNTH_STRATEGY": "DELAY 0",
    "SYNTH_SIZING": 0,
    "SYNTH_MAX_FANOUT": 10,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0
}
