Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 23:00:01 2023
| Host         : DESKTOP-I5M0TKR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     220         
LUTAR-1    Warning           LUT drives async reset alert    38          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (777)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (594)
5. checking no_input_delay (13)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (777)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[0]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[0]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[0]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[1]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[1]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[1]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[27]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[28]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[2]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[2]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[2]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[30]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[3]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[3]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[3]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[4]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[4]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[4]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[5]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[5]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[5]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[6]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[7]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[8]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCX_reg[9]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[27]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[28]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[30]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Physics/CCY_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Physics/CUR_STATE_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: score/score_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: score/score_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: score/score_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: score/score_reg[5]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: VGA_Controller/VS_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: clock_divider/tmp_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: four_digits_unit/clock_5_ms/tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Control/key_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (594)
--------------------------------------------------
 There are 594 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.783        0.000                      0                  200        0.097        0.000                      0                  200        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.783        0.000                      0                  198        0.097        0.000                      0                  198        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.311        0.000                      0                    2        0.620        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.058ns (23.369%)  route 3.469ns (76.631%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          1.112     9.688    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y53         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y53         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[25]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y53         FDRE (Setup_fdre_C_R)       -0.524    14.470    four_digits_unit/clock_5_ms/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.058ns (23.369%)  route 3.469ns (76.631%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          1.112     9.688    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y53         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y53         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[26]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y53         FDRE (Setup_fdre_C_R)       -0.524    14.470    four_digits_unit/clock_5_ms/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.058ns (23.369%)  route 3.469ns (76.631%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          1.112     9.688    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y53         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y53         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[27]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y53         FDRE (Setup_fdre_C_R)       -0.524    14.470    four_digits_unit/clock_5_ms/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.058ns (23.369%)  route 3.469ns (76.631%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          1.112     9.688    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y53         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y53         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[28]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y53         FDRE (Setup_fdre_C_R)       -0.524    14.470    four_digits_unit/clock_5_ms/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.058ns (24.668%)  route 3.231ns (75.332%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          0.874     9.449    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y54         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y54         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[29]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.470    four_digits_unit/clock_5_ms/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.058ns (24.668%)  route 3.231ns (75.332%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          0.874     9.449    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y54         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y54         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[30]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.470    four_digits_unit/clock_5_ms/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.058ns (24.668%)  route 3.231ns (75.332%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          0.874     9.449    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y54         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.509    14.850    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y54         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[31]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.470    four_digits_unit/clock_5_ms/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.058ns (24.971%)  route 3.179ns (75.029%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          0.821     9.397    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.510    14.851    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[21]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y52         FDRE (Setup_fdre_C_R)       -0.524    14.471    four_digits_unit/clock_5_ms/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.058ns (24.971%)  route 3.179ns (75.029%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          0.821     9.397    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.510    14.851    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[22]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y52         FDRE (Setup_fdre_C_R)       -0.524    14.471    four_digits_unit/clock_5_ms/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.058ns (24.971%)  route 3.179ns (75.029%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.639     5.160    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X65Y47         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  four_digits_unit/clock_5_ms/count_reg[0]/Q
                         net (fo=3, routed)           1.035     6.651    four_digits_unit/clock_5_ms/count[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I3_O)        0.152     6.803 f  four_digits_unit/clock_5_ms/count[31]_i_8/O
                         net (fo=1, routed)           0.672     7.474    four_digits_unit/clock_5_ms/count[31]_i_8_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.800 r  four_digits_unit/clock_5_ms/count[31]_i_3__0/O
                         net (fo=2, routed)           0.651     8.452    four_digits_unit/clock_5_ms/count[31]_i_3__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.576 r  four_digits_unit/clock_5_ms/count[31]_i_1__0/O
                         net (fo=32, routed)          0.821     9.397    four_digits_unit/clock_5_ms/p_0_in
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.510    14.851    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[23]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X64Y52         FDRE (Setup_fdre_C_R)       -0.524    14.471    four_digits_unit/clock_5_ms/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.979 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    four_digits_unit/clock_5_ms/p_1_in[13]
    SLICE_X64Y50         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y50         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.992 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.992    four_digits_unit/clock_5_ms/p_1_in[15]
    SLICE_X64Y50         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y50         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.015 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.015    four_digits_unit/clock_5_ms/p_1_in[14]
    SLICE_X64Y50         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y50         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.017 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    four_digits_unit/clock_5_ms/p_1_in[16]
    SLICE_X64Y50         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y50         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.966 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    four_digits_unit/clock_5_ms/count_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.019 r  four_digits_unit/clock_5_ms/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.019    four_digits_unit/clock_5_ms/p_1_in[17]
    SLICE_X64Y51         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y51         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[17]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.966 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    four_digits_unit/clock_5_ms/count_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.032 r  four_digits_unit/clock_5_ms/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.032    four_digits_unit/clock_5_ms/p_1_in[19]
    SLICE_X64Y51         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y51         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[19]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.966 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    four_digits_unit/clock_5_ms/count_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.055 r  four_digits_unit/clock_5_ms/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.055    four_digits_unit/clock_5_ms/p_1_in[18]
    SLICE_X64Y51         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y51         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[18]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.966 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    four_digits_unit/clock_5_ms/count_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.057 r  four_digits_unit/clock_5_ms/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.057    four_digits_unit/clock_5_ms/p_1_in[20]
    SLICE_X64Y51         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y51         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[20]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.075%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.966 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    four_digits_unit/clock_5_ms/count_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.006 r  four_digits_unit/clock_5_ms/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.006    four_digits_unit/clock_5_ms/count_reg[20]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.059 r  four_digits_unit/clock_5_ms/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.059    four_digits_unit/clock_5_ms/p_1_in[21]
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[21]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 four_digits_unit/clock_5_ms/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/clock_5_ms/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.479    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y49         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  four_digits_unit/clock_5_ms/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.770    four_digits_unit/clock_5_ms/count[11]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  four_digits_unit/clock_5_ms/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    four_digits_unit/clock_5_ms/count_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.966 r  four_digits_unit/clock_5_ms/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    four_digits_unit/clock_5_ms/count_reg[16]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.006 r  four_digits_unit/clock_5_ms/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.006    four_digits_unit/clock_5_ms/count_reg[20]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.072 r  four_digits_unit/clock_5_ms/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    four_digits_unit/clock_5_ms/p_1_in[23]
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     1.992    four_digits_unit/clock_5_ms/count_reg[31]_0
    SLICE_X64Y52         FDRE                                         r  four_digits_unit/clock_5_ms/count_reg[23]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.882    four_digits_unit/clock_5_ms/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X41Y20   Physics/CUR_STATE_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y20   Physics/NX_STATE_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y20   Physics/NX_STATE_P/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y43   clock_divider/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   clock_divider/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   clock_divider/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   clock_divider/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clock_divider/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clock_divider/count_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y20   Physics/CUR_STATE_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y20   Physics/CUR_STATE_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y20   Physics/NX_STATE_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y20   Physics/NX_STATE_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   Physics/NX_STATE_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   Physics/NX_STATE_P/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   clock_divider/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   clock_divider/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_divider/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_divider/count_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y20   Physics/CUR_STATE_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y20   Physics/CUR_STATE_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y20   Physics/NX_STATE_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y20   Physics/NX_STATE_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   Physics/NX_STATE_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y20   Physics/NX_STATE_P/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   clock_divider/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   clock_divider/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_divider/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_divider/count_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/NX_STATE_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.608ns (29.443%)  route 1.457ns (70.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.742     6.272    Physics/CUR_STATE
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.152     6.424 f  Physics/NX_STATE_LDC_i_1/O
                         net (fo=2, routed)           0.715     7.139    Physics/NX_STATE_LDC_i_1_n_0
    SLICE_X40Y20         FDPE                                         f  Physics/NX_STATE_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.436    14.777    Physics/clk_IBUF_BUFG
    SLICE_X40Y20         FDPE                                         r  Physics/NX_STATE_P/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X40Y20         FDPE (Recov_fdpe_C_PRE)     -0.567    14.450    Physics/NX_STATE_P
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.888ns  (required time - arrival time)
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/NX_STATE_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.580ns (33.748%)  route 1.139ns (66.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.742     6.272    Physics/CUR_STATE
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.396 f  Physics/NX_STATE_LDC_i_2/O
                         net (fo=2, routed)           0.397     6.793    Physics/NX_STATE_LDC_i_2_n_0
    SLICE_X38Y20         FDCE                                         f  Physics/NX_STATE_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.434    14.775    Physics/clk_IBUF_BUFG
    SLICE_X38Y20         FDCE                                         r  Physics/NX_STATE_C/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y20         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    Physics/NX_STATE_C
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  7.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 Control/key_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/NX_STATE_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (37.006%)  route 0.356ns (62.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.556     1.439    Control/CLK
    SLICE_X38Y18         FDRE                                         r  Control/key_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  Control/key_out_reg/Q
                         net (fo=5, routed)           0.227     1.830    Physics/key_out_C
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.875 f  Physics/NX_STATE_LDC_i_2/O
                         net (fo=2, routed)           0.129     2.004    Physics/NX_STATE_LDC_i_2_n_0
    SLICE_X38Y20         FDCE                                         f  Physics/NX_STATE_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.821     1.948    Physics/clk_IBUF_BUFG
    SLICE_X38Y20         FDCE                                         r  Physics/NX_STATE_C/C
                         clock pessimism             -0.497     1.451    
    SLICE_X38Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.384    Physics/NX_STATE_C
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 Control/key_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/NX_STATE_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.213ns (30.508%)  route 0.485ns (69.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.556     1.439    Control/CLK
    SLICE_X38Y18         FDRE                                         r  Control/key_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Control/key_out_reg/Q
                         net (fo=5, routed)           0.227     1.830    Physics/key_out_C
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.049     1.879 f  Physics/NX_STATE_LDC_i_1/O
                         net (fo=2, routed)           0.258     2.137    Physics/NX_STATE_LDC_i_1_n_0
    SLICE_X40Y20         FDPE                                         f  Physics/NX_STATE_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.822     1.949    Physics/clk_IBUF_BUFG
    SLICE_X40Y20         FDPE                                         r  Physics/NX_STATE_P/C
                         clock pessimism             -0.478     1.471    
    SLICE_X40Y20         FDPE (Remov_fdpe_C_PRE)     -0.162     1.309    Physics/NX_STATE_P
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.828    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           505 Endpoints
Min Delay           505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[31]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.092ns  (logic 11.649ns (36.299%)  route 20.443ns (63.701%))
  Logic Levels:           38  (CARRY4=25 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    27.248 r  Physics/vVertical_reg[5]_C_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.248    Physics/vVertical_reg[5]_C_i_4_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.362 r  Physics/vVertical_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    27.371    Physics/vVertical_reg[9]_i_4_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  Physics/vVertical_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.485    Physics/vVertical_reg[13]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.599 r  Physics/vVertical_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.599    Physics/vVertical_reg[17]_i_4_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.713 r  Physics/vVertical_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.713    Physics/vVertical_reg[21]_i_4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.827 r  Physics/vVertical_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.827    Physics/vVertical_reg[25]_i_4_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.161 f  Physics/vVertical_reg[31]_i_8/O[1]
                         net (fo=2, routed)           1.137    29.299    Physics/vVertical2[26]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.303    29.602 r  Physics/vVertical[28]_i_6/O
                         net (fo=1, routed)           0.000    29.602    Physics/vVertical[28]_i_6_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.152 r  Physics/vVertical_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.152    Physics/vVertical_reg[28]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.391 r  Physics/vVertical_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.911    31.302    Physics/vVertical0[31]
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.302    31.604 r  Physics/vVertical[31]_rep_i_1/O
                         net (fo=1, routed)           0.488    32.092    Physics/vVertical[31]_rep_i_1_n_0
    SLICE_X58Y27         FDCE                                         r  Physics/vVertical_reg[31]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.621ns  (logic 11.745ns (37.143%)  route 19.876ns (62.857%))
  Logic Levels:           38  (CARRY4=25 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    27.248 r  Physics/vVertical_reg[5]_C_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.248    Physics/vVertical_reg[5]_C_i_4_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.362 r  Physics/vVertical_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    27.371    Physics/vVertical_reg[9]_i_4_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  Physics/vVertical_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.485    Physics/vVertical_reg[13]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.599 r  Physics/vVertical_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.599    Physics/vVertical_reg[17]_i_4_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.713 r  Physics/vVertical_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.713    Physics/vVertical_reg[21]_i_4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.827 r  Physics/vVertical_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.827    Physics/vVertical_reg[25]_i_4_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.161 f  Physics/vVertical_reg[31]_i_8/O[1]
                         net (fo=2, routed)           1.137    29.299    Physics/vVertical2[26]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.303    29.602 r  Physics/vVertical[28]_i_6/O
                         net (fo=1, routed)           0.000    29.602    Physics/vVertical[28]_i_6_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.152 r  Physics/vVertical_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.152    Physics/vVertical_reg[28]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.486 r  Physics/vVertical_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.833    31.318    Physics/vVertical0[30]
    SLICE_X60Y30         LUT5 (Prop_lut5_I2_O)        0.303    31.621 r  Physics/vVertical[30]_i_1/O
                         net (fo=1, routed)           0.000    31.621    Physics/p_3_in[30]
    SLICE_X60Y30         FDCE                                         r  Physics/vVertical_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.363ns  (logic 11.629ns (37.078%)  route 19.734ns (62.922%))
  Logic Levels:           38  (CARRY4=25 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    27.248 r  Physics/vVertical_reg[5]_C_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.248    Physics/vVertical_reg[5]_C_i_4_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.362 r  Physics/vVertical_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    27.371    Physics/vVertical_reg[9]_i_4_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  Physics/vVertical_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.485    Physics/vVertical_reg[13]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.599 r  Physics/vVertical_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.599    Physics/vVertical_reg[17]_i_4_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.713 r  Physics/vVertical_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.713    Physics/vVertical_reg[21]_i_4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.827 r  Physics/vVertical_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.827    Physics/vVertical_reg[25]_i_4_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.161 f  Physics/vVertical_reg[31]_i_8/O[1]
                         net (fo=2, routed)           1.137    29.299    Physics/vVertical2[26]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.303    29.602 r  Physics/vVertical[28]_i_6/O
                         net (fo=1, routed)           0.000    29.602    Physics/vVertical[28]_i_6_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.152 r  Physics/vVertical_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.152    Physics/vVertical_reg[28]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.374 r  Physics/vVertical_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.691    31.064    Physics/vVertical0[29]
    SLICE_X63Y31         LUT5 (Prop_lut5_I2_O)        0.299    31.363 r  Physics/vVertical[29]_i_1/O
                         net (fo=1, routed)           0.000    31.363    Physics/p_3_in[29]
    SLICE_X63Y31         FDCE                                         r  Physics/vVertical_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.328ns  (logic 11.649ns (37.184%)  route 19.679ns (62.816%))
  Logic Levels:           38  (CARRY4=25 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    27.248 r  Physics/vVertical_reg[5]_C_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.248    Physics/vVertical_reg[5]_C_i_4_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.362 r  Physics/vVertical_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    27.371    Physics/vVertical_reg[9]_i_4_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  Physics/vVertical_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.485    Physics/vVertical_reg[13]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.599 r  Physics/vVertical_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.599    Physics/vVertical_reg[17]_i_4_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.713 r  Physics/vVertical_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.713    Physics/vVertical_reg[21]_i_4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.827 r  Physics/vVertical_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.827    Physics/vVertical_reg[25]_i_4_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.161 f  Physics/vVertical_reg[31]_i_8/O[1]
                         net (fo=2, routed)           1.137    29.299    Physics/vVertical2[26]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.303    29.602 r  Physics/vVertical[28]_i_6/O
                         net (fo=1, routed)           0.000    29.602    Physics/vVertical[28]_i_6_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.152 r  Physics/vVertical_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.152    Physics/vVertical_reg[28]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.391 r  Physics/vVertical_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.635    31.026    Physics/vVertical0[31]
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.302    31.328 r  Physics/vVertical[31]_i_1/O
                         net (fo=1, routed)           0.000    31.328    Physics/p_3_in[31]
    SLICE_X58Y28         FDCE                                         r  Physics/vVertical_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[31]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.325ns  (logic 11.649ns (37.188%)  route 19.676ns (62.812%))
  Logic Levels:           38  (CARRY4=25 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    27.248 r  Physics/vVertical_reg[5]_C_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.248    Physics/vVertical_reg[5]_C_i_4_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.362 r  Physics/vVertical_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    27.371    Physics/vVertical_reg[9]_i_4_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  Physics/vVertical_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.485    Physics/vVertical_reg[13]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.599 r  Physics/vVertical_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.599    Physics/vVertical_reg[17]_i_4_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.713 r  Physics/vVertical_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.713    Physics/vVertical_reg[21]_i_4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.827 r  Physics/vVertical_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.827    Physics/vVertical_reg[25]_i_4_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.161 f  Physics/vVertical_reg[31]_i_8/O[1]
                         net (fo=2, routed)           1.137    29.299    Physics/vVertical2[26]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.303    29.602 r  Physics/vVertical[28]_i_6/O
                         net (fo=1, routed)           0.000    29.602    Physics/vVertical[28]_i_6_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.152 r  Physics/vVertical_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.152    Physics/vVertical_reg[28]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.391 r  Physics/vVertical_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.632    31.023    Physics/vVertical0[31]
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.302    31.325 r  Physics/vVertical[31]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.325    Physics/vVertical[31]_rep__0_i_1_n_0
    SLICE_X58Y28         FDCE                                         r  Physics/vVertical_reg[31]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.324ns  (logic 10.279ns (32.815%)  route 21.045ns (67.185%))
  Logic Levels:           31  (CARRY4=18 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.686    27.150 f  Physics/vVertical_reg[5]_C_i_4/O[0]
                         net (fo=2, routed)           0.816    27.966    Physics/vVertical2[1]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.299    28.265 r  Physics/vVertical[4]_C_i_8/O
                         net (fo=1, routed)           0.000    28.265    Physics/vVertical[4]_C_i_8_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.689 r  Physics/vVertical_reg[4]_C_i_2/O[1]
                         net (fo=1, routed)           0.966    29.655    Physics/vVertical0[2]
    SLICE_X64Y20         LUT5 (Prop_lut5_I2_O)        0.303    29.958 r  Physics/vVertical[2]_C_i_1/O
                         net (fo=2, routed)           1.366    31.324    Physics/p_3_in[2]
    SLICE_X51Y19         FDCE                                         r  Physics/vVertical_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.298ns  (logic 11.440ns (36.552%)  route 19.858ns (63.448%))
  Logic Levels:           37  (CARRY4=24 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    27.248 r  Physics/vVertical_reg[5]_C_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.248    Physics/vVertical_reg[5]_C_i_4_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.362 r  Physics/vVertical_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    27.371    Physics/vVertical_reg[9]_i_4_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  Physics/vVertical_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.485    Physics/vVertical_reg[13]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.599 r  Physics/vVertical_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.599    Physics/vVertical_reg[17]_i_4_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.713 r  Physics/vVertical_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.713    Physics/vVertical_reg[21]_i_4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.827 r  Physics/vVertical_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.827    Physics/vVertical_reg[25]_i_4_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.161 f  Physics/vVertical_reg[31]_i_8/O[1]
                         net (fo=2, routed)           1.137    29.299    Physics/vVertical2[26]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.303    29.602 r  Physics/vVertical[28]_i_6/O
                         net (fo=1, routed)           0.000    29.602    Physics/vVertical[28]_i_6_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.182 r  Physics/vVertical_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.814    30.996    Physics/vVertical0[27]
    SLICE_X60Y30         LUT5 (Prop_lut5_I2_O)        0.302    31.298 r  Physics/vVertical[27]_i_1/O
                         net (fo=1, routed)           0.000    31.298    Physics/p_3_in[27]
    SLICE_X60Y30         FDCE                                         r  Physics/vVertical_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.150ns  (logic 11.269ns (36.177%)  route 19.881ns (63.823%))
  Logic Levels:           36  (CARRY4=23 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    27.248 r  Physics/vVertical_reg[5]_C_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.248    Physics/vVertical_reg[5]_C_i_4_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.362 r  Physics/vVertical_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    27.371    Physics/vVertical_reg[9]_i_4_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  Physics/vVertical_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.485    Physics/vVertical_reg[13]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.599 r  Physics/vVertical_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.599    Physics/vVertical_reg[17]_i_4_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.838 f  Physics/vVertical_reg[21]_i_4/O[2]
                         net (fo=2, routed)           1.157    28.995    Physics/vVertical2[19]
    SLICE_X62Y28         LUT5 (Prop_lut5_I0_O)        0.302    29.297 r  Physics/vVertical[20]_i_5/O
                         net (fo=1, routed)           0.000    29.297    Physics/vVertical[20]_i_5_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.695 r  Physics/vVertical_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.695    Physics/vVertical_reg[20]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.029 r  Physics/vVertical_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.818    30.847    Physics/vVertical0[22]
    SLICE_X64Y28         LUT5 (Prop_lut5_I2_O)        0.303    31.150 r  Physics/vVertical[22]_i_1/O
                         net (fo=1, routed)           0.000    31.150    Physics/p_3_in[22]
    SLICE_X64Y28         FDCE                                         r  Physics/vVertical_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vVertical_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/vVertical_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.135ns  (logic 11.504ns (36.949%)  route 19.631ns (63.051%))
  Logic Levels:           37  (CARRY4=24 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         LDCE                         0.000     0.000 r  Physics/vVertical_reg[0]_LDC/G
    SLICE_X56Y17         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Physics/vVertical_reg[0]_LDC/Q
                         net (fo=24, routed)          1.556     2.385    Physics/vVertical_reg[0]_LDC_n_0
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.124     2.509 r  Physics/vVertical[0]_C_i_189/O
                         net (fo=1, routed)           0.339     2.848    Physics/vVertical[0]_C_i_189_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.443 r  Physics/vVertical_reg[0]_C_i_124/CO[3]
                         net (fo=1, routed)           0.000     3.443    Physics/vVertical_reg[0]_C_i_124_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.560 r  Physics/vVertical_reg[0]_C_i_139/CO[3]
                         net (fo=1, routed)           0.000     3.560    Physics/vVertical_reg[0]_C_i_139_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.677 r  Physics/vVertical_reg[0]_C_i_137/CO[3]
                         net (fo=1, routed)           0.000     3.677    Physics/vVertical_reg[0]_C_i_137_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.794 r  Physics/vVertical_reg[17]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.794    Physics/vVertical_reg[17]_i_40_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.109 r  Physics/vVertical_reg[0]_C_i_155/O[3]
                         net (fo=4, routed)           1.172     5.281    Physics/vVertical4[20]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.331     5.612 r  Physics/vVertical[29]_i_25/O
                         net (fo=18, routed)          2.228     7.840    Physics/vVertical[29]_i_25_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.168 r  Physics/vVertical[21]_i_23/O
                         net (fo=10, routed)          2.259    10.427    Physics/vVertical[21]_i_23_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  Physics/vVertical[0]_C_i_214/O
                         net (fo=1, routed)           0.000    10.551    Physics/vVertical[0]_C_i_214_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.949 r  Physics/vVertical_reg[0]_C_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.949    Physics/vVertical_reg[0]_C_i_147_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.283 r  Physics/vVertical_reg[13]_i_44/O[1]
                         net (fo=3, routed)           1.206    12.489    Physics_n_121
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.303    12.792 r  vVertical[9]_i_29/O
                         net (fo=1, routed)           0.641    13.432    Physics/vVertical[5]_C_i_12[2]
    SLICE_X57Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.830 r  Physics/vVertical_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.830    Physics/vVertical_reg[9]_i_19_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.143 r  Physics/vVertical_reg[13]_i_19/O[3]
                         net (fo=3, routed)           1.628    15.771    Physics_n_209
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.306    16.077 r  vVertical[13]_i_8/O
                         net (fo=1, routed)           0.528    16.605    Physics/vVertical_reg[0]_C_i_284_0[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.155 r  Physics/vVertical_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.155    Physics/vVertical_reg[13]_i_3_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.478 r  Physics/vVertical_reg[17]_i_3/O[1]
                         net (fo=7, routed)           1.125    18.603    Physics/vVertical_reg[17]_i_3_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.306    18.909 r  Physics/vVertical[0]_C_i_286/O
                         net (fo=1, routed)           0.000    18.909    Physics/vVertical[0]_C_i_286_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.307 r  Physics/vVertical_reg[0]_C_i_245/CO[3]
                         net (fo=1, routed)           0.000    19.307    Physics/vVertical_reg[0]_C_i_245_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.620 r  Physics/vVertical_reg[0]_C_i_160/O[3]
                         net (fo=3, routed)           1.460    21.079    Physics/vVertical_reg[0]_C_i_160_n_4
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.306    21.385 r  Physics/vVertical[0]_C_i_169/O
                         net (fo=1, routed)           0.480    21.865    Physics/vVertical[0]_C_i_169_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.415 r  Physics/vVertical_reg[0]_C_i_112/CO[3]
                         net (fo=1, routed)           0.009    22.424    Physics/vVertical_reg[0]_C_i_112_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.541 r  Physics/vVertical_reg[0]_C_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.541    Physics/vVertical_reg[0]_C_i_40_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.770 r  Physics/vVertical_reg[0]_C_i_16/CO[2]
                         net (fo=1, routed)           0.833    23.603    Physics/vVertical_reg[0]_C_i_16_n_1
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.310    23.913 r  Physics/vVertical[0]_C_i_3/O
                         net (fo=90, routed)          1.802    25.715    Physics/vVertical[0]_C_i_3_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.116    25.831 r  Physics/vVertical[4]_C_i_4/O
                         net (fo=2, routed)           0.633    26.464    Physics/vVertical[4]_C_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    27.248 r  Physics/vVertical_reg[5]_C_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.248    Physics/vVertical_reg[5]_C_i_4_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.362 r  Physics/vVertical_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.009    27.371    Physics/vVertical_reg[9]_i_4_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  Physics/vVertical_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.485    Physics/vVertical_reg[13]_i_4_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.599 r  Physics/vVertical_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.599    Physics/vVertical_reg[17]_i_4_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.713 r  Physics/vVertical_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.713    Physics/vVertical_reg[21]_i_4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.827 r  Physics/vVertical_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.827    Physics/vVertical_reg[25]_i_4_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.161 f  Physics/vVertical_reg[31]_i_8/O[1]
                         net (fo=2, routed)           1.137    29.299    Physics/vVertical2[26]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.303    29.602 r  Physics/vVertical[28]_i_6/O
                         net (fo=1, routed)           0.000    29.602    Physics/vVertical[28]_i_6_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.242 r  Physics/vVertical_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.587    30.829    Physics/vVertical0[28]
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.306    31.135 r  Physics/vVertical[28]_i_1/O
                         net (fo=1, routed)           0.000    31.135    Physics/p_3_in[28]
    SLICE_X65Y29         FDCE                                         r  Physics/vVertical_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vHorizontal_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Physics/vHorizontal_reg[31]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.100ns  (logic 10.878ns (34.978%)  route 20.222ns (65.022%))
  Logic Levels:           40  (CARRY4=27 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE                         0.000     0.000 r  Physics/vHorizontal_reg[0]_C/C
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  Physics/vHorizontal_reg[0]_C/Q
                         net (fo=23, routed)          1.476     1.935    Physics/vHorizontal_reg[0]_C_n_0
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124     2.059 r  Physics/vHorizontal[1]_P_i_188/O
                         net (fo=1, routed)           0.618     2.676    Physics/vHorizontal[1]_P_i_188_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     3.186 r  Physics/vHorizontal_reg[1]_P_i_123/O[0]
                         net (fo=8, routed)           1.489     4.675    Physics/vHorizontal4[1]
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.295     4.970 r  Physics/vHorizontal[1]_P_i_55/O
                         net (fo=17, routed)          1.284     6.255    Physics/vHorizontal[1]_P_i_55_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124     6.379 r  Physics/vHorizontal[1]_P_i_150/O
                         net (fo=6, routed)           1.120     7.499    Physics/vHorizontal[1]_P_i_150_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Physics/vHorizontal[1]_P_i_77/O
                         net (fo=5, routed)           0.487     8.110    Physics/vHorizontal[1]_P_i_77_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.636 r  Physics/vHorizontal_reg[1]_P_i_333/CO[3]
                         net (fo=1, routed)           0.000     8.636    Physics/vHorizontal_reg[1]_P_i_333_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.750 r  Physics/vHorizontal_reg[1]_P_i_305/CO[3]
                         net (fo=1, routed)           0.000     8.750    Physics/vHorizontal_reg[1]_P_i_305_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 r  Physics/vHorizontal_reg[1]_P_i_268/CO[3]
                         net (fo=1, routed)           0.000     8.864    Physics/vHorizontal_reg[1]_P_i_268_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.103 r  Physics/vHorizontal_reg[1]_P_i_193/O[2]
                         net (fo=3, routed)           1.239    10.342    Physics_n_224
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.302    10.644 r  vHorizontal[1]_P_i_126/O
                         net (fo=1, routed)           0.569    11.213    Physics/vHorizontal[1]_P_i_53[1]
    SLICE_X36Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.720 r  Physics/vHorizontal_reg[1]_P_i_56/CO[3]
                         net (fo=1, routed)           0.000    11.720    Physics/vHorizontal_reg[1]_P_i_56_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.054 r  Physics/vHorizontal_reg[1]_P_i_32/O[1]
                         net (fo=3, routed)           1.677    13.730    Physics/vHorizontal_reg[1]_P_i_32_n_6
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.325    14.055 r  Physics/vHorizontal[1]_P_i_20/O
                         net (fo=1, routed)           0.485    14.540    Physics/vHorizontal[1]_P_i_20_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    15.142 r  Physics/vHorizontal_reg[1]_P_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.142    Physics/vHorizontal_reg[1]_P_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.256 r  Physics/vHorizontal_reg[1]_P_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.265    Physics/vHorizontal_reg[1]_P_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.599 r  Physics/vHorizontal_reg[5]_P_i_3/O[1]
                         net (fo=7, routed)           1.463    17.063    Physics/vHorizontal_reg[5]_P_i_3_n_6
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.303    17.366 r  Physics/vHorizontal[1]_P_i_361/O
                         net (fo=1, routed)           0.000    17.366    Physics/vHorizontal[1]_P_i_361_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.764 r  Physics/vHorizontal_reg[1]_P_i_342/CO[3]
                         net (fo=1, routed)           0.000    17.764    Physics/vHorizontal_reg[1]_P_i_342_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  Physics/vHorizontal_reg[1]_P_i_319/CO[3]
                         net (fo=1, routed)           0.009    17.887    Physics/vHorizontal_reg[1]_P_i_319_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.001 r  Physics/vHorizontal_reg[1]_P_i_283/CO[3]
                         net (fo=1, routed)           0.000    18.001    Physics/vHorizontal_reg[1]_P_i_283_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.314 r  Physics/vHorizontal_reg[1]_P_i_244/O[3]
                         net (fo=3, routed)           1.276    19.590    Physics/vHorizontal_reg[1]_P_i_244_n_4
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.306    19.896 r  Physics/vHorizontal[1]_P_i_253/O
                         net (fo=1, routed)           0.628    20.524    Physics/vHorizontal[1]_P_i_253_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.050 r  Physics/vHorizontal_reg[1]_P_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.050    Physics/vHorizontal_reg[1]_P_i_164_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.164 r  Physics/vHorizontal_reg[1]_P_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.164    Physics/vHorizontal_reg[1]_P_i_111_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.278 r  Physics/vHorizontal_reg[1]_P_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.278    Physics/vHorizontal_reg[1]_P_i_40_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.506 r  Physics/vHorizontal_reg[1]_P_i_16/CO[2]
                         net (fo=1, routed)           0.771    22.277    Physics/vHorizontal_reg[1]_P_i_16_n_1
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.313    22.590 r  Physics/vHorizontal[1]_P_i_3/O
                         net (fo=92, routed)          2.659    25.248    Physics/vHorizontal[1]_P_i_3_n_0
    SLICE_X28Y24         LUT3 (Prop_lut3_I1_O)        0.124    25.372 r  Physics/vHorizontal[4]_P_i_4/O
                         net (fo=2, routed)           0.617    25.990    Physics/vHorizontal[4]_P_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.570 r  Physics/vHorizontal_reg[5]_P_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.570    Physics/vHorizontal_reg[5]_P_i_4_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.684 r  Physics/vHorizontal_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.684    Physics/vHorizontal_reg[9]_i_4_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.906 f  Physics/vHorizontal_reg[13]_i_4/O[0]
                         net (fo=2, routed)           0.829    27.735    Physics/vHorizontal2[9]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.299    28.034 r  Physics/vHorizontal[12]_i_7/O
                         net (fo=1, routed)           0.000    28.034    Physics/vHorizontal[12]_i_7_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.547 r  Physics/vHorizontal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.547    Physics/vHorizontal_reg[12]_i_2_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.664 r  Physics/vHorizontal_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.664    Physics/vHorizontal_reg[16]_i_2_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.781 r  Physics/vHorizontal_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.781    Physics/vHorizontal_reg[20]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.898 r  Physics/vHorizontal_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.898    Physics/vHorizontal_reg[24]_i_2_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.015 r  Physics/vHorizontal_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.015    Physics/vHorizontal_reg[28]_i_2_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.254 r  Physics/vHorizontal_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.992    30.246    Physics/vHorizontal01_in[31]
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.329    30.575 r  Physics/vHorizontal[31]_rep__0_i_1/O
                         net (fo=1, routed)           0.525    31.100    Physics/vHorizontal[31]_rep__0_i_1_n_0
    SLICE_X39Y32         FDCE                                         r  Physics/vHorizontal_reg[31]_rep__0/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/score_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            score/sw_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.158ns (50.308%)  route 0.156ns (49.692%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  score/score_reg[0]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  score/score_reg[0]/Q
                         net (fo=7, routed)           0.156     0.314    score/score[0]
    SLICE_X62Y46         LDCE                                         r  score/sw_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Controller/vcounter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.227ns (68.657%)  route 0.104ns (31.343%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE                         0.000     0.000 r  VGA_Controller/vcounter_reg[7]/C
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VGA_Controller/vcounter_reg[7]/Q
                         net (fo=19, routed)          0.104     0.232    VGA_Controller/vcount[7]
    SLICE_X49Y18         LUT6 (Prop_lut6_I3_O)        0.099     0.331 r  VGA_Controller/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.331    VGA_Controller/vcounter[8]_i_1_n_0
    SLICE_X49Y18         FDRE                                         r  VGA_Controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vHorizontal_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Physics/vHorizontal_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDCE                         0.000     0.000 r  Physics/vHorizontal_reg[0]_C/C
    SLICE_X29Y20         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Physics/vHorizontal_reg[0]_C/Q
                         net (fo=23, routed)          0.168     0.314    Physics/vHorizontal_reg[0]_C_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  Physics/vHorizontal[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.359    Physics/vHorizontal[0]_C_i_1_n_0
    SLICE_X29Y20         FDCE                                         r  Physics/vHorizontal_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vHorizontal_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Physics/vHorizontal_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDCE                         0.000     0.000 r  Physics/vHorizontal_reg[2]_C/C
    SLICE_X29Y22         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Physics/vHorizontal_reg[2]_C/Q
                         net (fo=11, routed)          0.168     0.314    Physics/vHorizontal_reg[2]_C_n_0
    SLICE_X29Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  Physics/vHorizontal[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.359    Physics/vHorizontal[2]_C_i_1_n_0
    SLICE_X29Y22         FDCE                                         r  Physics/vHorizontal_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vHorizontal_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Physics/vHorizontal_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE                         0.000     0.000 r  Physics/vHorizontal_reg[3]_C/C
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Physics/vHorizontal_reg[3]_C/Q
                         net (fo=12, routed)          0.168     0.314    Physics/vHorizontal_reg[3]_C_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  Physics/vHorizontal[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.359    Physics/vHorizontal[3]_C_i_1_n_0
    SLICE_X31Y21         FDCE                                         r  Physics/vHorizontal_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/vHorizontal_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Physics/vHorizontal_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE                         0.000     0.000 r  Physics/vHorizontal_reg[5]_C/C
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Physics/vHorizontal_reg[5]_C/Q
                         net (fo=7, routed)           0.168     0.314    Physics/vHorizontal_reg[5]_C_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  Physics/vHorizontal[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.359    Physics/vHorizontal[5]_C_i_1_n_0
    SLICE_X35Y22         FDCE                                         r  Physics/vHorizontal_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Controller/hcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  VGA_Controller/hcounter_reg[5]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Controller/hcounter_reg[5]/Q
                         net (fo=34, routed)          0.185     0.326    VGA_Controller/Q[5]
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  VGA_Controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    VGA_Controller/plusOp[5]
    SLICE_X44Y15         FDRE                                         r  VGA_Controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Basketball/DX2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Basketball/DX2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE                         0.000     0.000 r  Basketball/DX2_reg[0]/C
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Basketball/DX2_reg[0]/Q
                         net (fo=4, routed)           0.185     0.326    Basketball/d1[0]
    SLICE_X41Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  Basketball/d1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    Basketball/d1[0]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  Basketball/DX2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Basketball/DY2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Basketball/DY2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  Basketball/DY2_reg[0]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Basketball/DY2_reg[0]/Q
                         net (fo=3, routed)           0.175     0.339    Basketball/DY2_reg_n_0_[0]
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  Basketball/d2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    Basketball/PCIN[0]
    SLICE_X46Y22         FDRE                                         r  Basketball/DY2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Controller/hcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.209ns (53.999%)  route 0.178ns (46.001%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  VGA_Controller/hcounter_reg[6]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA_Controller/hcounter_reg[6]/Q
                         net (fo=32, routed)          0.178     0.342    VGA_Controller/Q[6]
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.387 r  VGA_Controller/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.387    VGA_Controller/plusOp[7]
    SLICE_X44Y16         FDRE                                         r  VGA_Controller/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/vVertical_reg[31]_rep/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.133ns  (logic 0.456ns (11.034%)  route 3.677ns (88.966%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         3.677     9.207    Physics/CUR_STATE
    SLICE_X58Y27         FDCE                                         f  Physics/vVertical_reg[31]_rep/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/vVertical_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 0.456ns (11.424%)  route 3.536ns (88.576%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         3.536     9.066    Physics/CUR_STATE
    SLICE_X58Y28         FDCE                                         f  Physics/vVertical_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/vVertical_reg[31]_rep__0/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 0.456ns (11.424%)  route 3.536ns (88.576%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         3.536     9.066    Physics/CUR_STATE
    SLICE_X58Y28         FDCE                                         f  Physics/vVertical_reg[31]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/vVertical_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.875ns  (logic 0.456ns (11.767%)  route 3.419ns (88.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         3.419     8.949    Physics/CUR_STATE
    SLICE_X60Y30         FDCE                                         f  Physics/vVertical_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/vVertical_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.875ns  (logic 0.456ns (11.767%)  route 3.419ns (88.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         3.419     8.949    Physics/CUR_STATE
    SLICE_X60Y30         FDCE                                         f  Physics/vVertical_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/vVertical_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.616ns  (logic 0.456ns (12.610%)  route 3.160ns (87.390%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         3.160     8.691    Physics/CUR_STATE
    SLICE_X64Y30         FDCE                                         f  Physics/vVertical_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/vVertical_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.520ns  (logic 0.456ns (12.955%)  route 3.064ns (87.045%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         3.064     8.594    Physics/CUR_STATE
    SLICE_X63Y31         FDCE                                         f  Physics/vVertical_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/vVertical_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.520ns  (logic 0.456ns (12.955%)  route 3.064ns (87.045%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         3.064     8.594    Physics/CUR_STATE
    SLICE_X63Y31         FDCE                                         f  Physics/vVertical_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCY_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 0.456ns (13.348%)  route 2.960ns (86.652%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         2.960     8.491    Physics/CUR_STATE
    SLICE_X49Y23         FDCE                                         f  Physics/CCY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCY_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 0.456ns (13.348%)  route 2.960ns (86.652%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.553     5.074    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         2.960     8.491    Physics/CUR_STATE
    SLICE_X49Y23         FDPE                                         f  Physics/CCY_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.189ns (33.669%)  route 0.372ns (66.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.235     1.813    Physics/CUR_STATE
    SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.048     1.861 f  Physics/CCX_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.138     1.998    Physics/CCX_reg[0]_LDC_i_1_n_0
    SLICE_X40Y23         FDPE                                         f  Physics/CCX_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control/key_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/NX_STATE_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.209ns (37.006%)  route 0.356ns (62.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.556     1.439    Control/CLK
    SLICE_X38Y18         FDRE                                         r  Control/key_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  Control/key_out_reg/Q
                         net (fo=5, routed)           0.227     1.830    Physics/key_out_C
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.875 f  Physics/NX_STATE_LDC_i_2/O
                         net (fo=2, routed)           0.129     2.004    Physics/NX_STATE_LDC_i_2_n_0
    SLICE_X39Y20         LDCE                                         f  Physics/NX_STATE_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.141ns (23.817%)  route 0.451ns (76.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.451     2.029    Physics/CUR_STATE
    SLICE_X41Y26         FDCE                                         f  Physics/CCX_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.141ns (23.817%)  route 0.451ns (76.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.451     2.029    Physics/CUR_STATE
    SLICE_X41Y26         FDCE                                         f  Physics/CCX_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[8]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.141ns (23.817%)  route 0.451ns (76.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.451     2.029    Physics/CUR_STATE
    SLICE_X41Y26         FDCE                                         f  Physics/CCX_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[9]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.141ns (23.817%)  route 0.451ns (76.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.451     2.029    Physics/CUR_STATE
    SLICE_X41Y26         FDPE                                         f  Physics/CCX_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[6]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.141ns (23.643%)  route 0.455ns (76.357%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.455     2.033    Physics/CUR_STATE
    SLICE_X40Y26         FDCE                                         f  Physics/CCX_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[7]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.141ns (23.643%)  route 0.455ns (76.357%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.455     2.033    Physics/CUR_STATE
    SLICE_X40Y26         FDCE                                         f  Physics/CCX_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.186ns (29.918%)  route 0.436ns (70.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.235     1.813    Physics/CUR_STATE
    SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.858 f  Physics/CCX_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.201     2.059    Physics/CCX_reg[0]_LDC_i_2_n_0
    SLICE_X41Y22         LDCE                                         f  Physics/CCX_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Physics/CUR_STATE_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Physics/CCX_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.186ns (28.854%)  route 0.459ns (71.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  Physics/CUR_STATE_reg/Q
                         net (fo=152, routed)         0.322     1.900    Physics/CUR_STATE
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.945 f  Physics/CCX_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.136     2.082    Physics/CCX_reg[2]_LDC_i_2_n_0
    SLICE_X44Y24         LDCE                                         f  Physics/CCX_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/key_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.231ns  (logic 1.813ns (29.102%)  route 4.418ns (70.898%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.707     4.148    Control/btnC_IBUF
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.272 f  Control/key_out_i_10/O
                         net (fo=1, routed)           0.958     5.231    Control/key_out_i_10_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.355 f  Control/key_out_i_5/O
                         net (fo=1, routed)           0.752     6.107    Control/key_out3_out
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     6.231 r  Control/key_out_i_1/O
                         net (fo=1, routed)           0.000     6.231    Control/key_out_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  Control/key_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.435     4.776    Control/CLK
    SLICE_X38Y18         FDRE                                         r  Control/key_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.565ns (31.280%)  route 3.439ns (68.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          1.116     5.004    Control/p_2_in
    SLICE_X37Y10         FDRE                                         r  Control/pressbt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.443     4.784    Control/CLK
    SLICE_X37Y10         FDRE                                         r  Control/pressbt_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.565ns (31.280%)  route 3.439ns (68.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          1.116     5.004    Control/p_2_in
    SLICE_X37Y10         FDRE                                         r  Control/pressbt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.443     4.784    Control/CLK
    SLICE_X37Y10         FDRE                                         r  Control/pressbt_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.565ns (31.280%)  route 3.439ns (68.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          1.116     5.004    Control/p_2_in
    SLICE_X37Y10         FDRE                                         r  Control/pressbt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.443     4.784    Control/CLK
    SLICE_X37Y10         FDRE                                         r  Control/pressbt_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.004ns  (logic 1.565ns (31.280%)  route 3.439ns (68.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          1.116     5.004    Control/p_2_in
    SLICE_X37Y10         FDRE                                         r  Control/pressbt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.443     4.784    Control/CLK
    SLICE_X37Y10         FDRE                                         r  Control/pressbt_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 1.565ns (32.186%)  route 3.298ns (67.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          0.975     4.863    Control/p_2_in
    SLICE_X37Y11         FDRE                                         r  Control/pressbt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.442     4.783    Control/CLK
    SLICE_X37Y11         FDRE                                         r  Control/pressbt_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 1.565ns (32.186%)  route 3.298ns (67.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          0.975     4.863    Control/p_2_in
    SLICE_X37Y11         FDRE                                         r  Control/pressbt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.442     4.783    Control/CLK
    SLICE_X37Y11         FDRE                                         r  Control/pressbt_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 1.565ns (32.186%)  route 3.298ns (67.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          0.975     4.863    Control/p_2_in
    SLICE_X37Y11         FDRE                                         r  Control/pressbt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.442     4.783    Control/CLK
    SLICE_X37Y11         FDRE                                         r  Control/pressbt_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 1.565ns (32.186%)  route 3.298ns (67.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          0.975     4.863    Control/p_2_in
    SLICE_X37Y11         FDRE                                         r  Control/pressbt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.442     4.783    Control/CLK
    SLICE_X37Y11         FDRE                                         r  Control/pressbt_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/pressbt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.713ns  (logic 1.565ns (33.215%)  route 3.147ns (66.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.323     3.764    Control/btnC_IBUF
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.888 r  Control/pressbt[0]_i_1/O
                         net (fo=32, routed)          0.825     4.713    Control/p_2_in
    SLICE_X37Y12         FDRE                                         r  Control/pressbt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.441     4.782    Control/CLK
    SLICE_X37Y12         FDRE                                         r  Control/pressbt_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Physics/start_reg/Q
                            (internal pin)
  Destination:            Physics/CUR_STATE_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.000ns (0.000%)  route 0.177ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         LDCE                         0.000     0.000 f  Physics/start_reg/Q
                         net (fo=2, routed)           0.177     0.177    Physics/start
    SLICE_X41Y20         FDPE                                         f  Physics/CUR_STATE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.822     1.949    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C

Slack:                    inf
  Source:                 Physics/NX_STATE_LDC/G
                            (positive level-sensitive latch)
  Destination:            Physics/CUR_STATE_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.270ns (46.420%)  route 0.312ns (53.580%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         LDCE                         0.000     0.000 r  Physics/NX_STATE_LDC/G
    SLICE_X39Y20         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  Physics/NX_STATE_LDC/Q
                         net (fo=1, routed)           0.136     0.361    Physics/NX_STATE_LDC_n_0
    SLICE_X39Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.406 r  Physics/CUR_STATE_i_1/O
                         net (fo=1, routed)           0.175     0.582    Physics/NX_STATE__0
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.822     1.949    Physics/clk_IBUF_BUFG
    SLICE_X41Y20         FDPE                                         r  Physics/CUR_STATE_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/shakecount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.227%)  route 0.940ns (81.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          0.940     1.150    Control/btnC_IBUF
    SLICE_X33Y17         FDRE                                         r  Control/shakecount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.824     1.951    Control/CLK
    SLICE_X33Y17         FDRE                                         r  Control/shakecount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/shakecount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.227%)  route 0.940ns (81.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          0.940     1.150    Control/btnC_IBUF
    SLICE_X33Y17         FDRE                                         r  Control/shakecount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.824     1.951    Control/CLK
    SLICE_X33Y17         FDRE                                         r  Control/shakecount_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/shakecount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.227%)  route 0.940ns (81.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          0.940     1.150    Control/btnC_IBUF
    SLICE_X33Y17         FDRE                                         r  Control/shakecount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.824     1.951    Control/CLK
    SLICE_X33Y17         FDRE                                         r  Control/shakecount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/shakecount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.227%)  route 0.940ns (81.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          0.940     1.150    Control/btnC_IBUF
    SLICE_X33Y17         FDRE                                         r  Control/shakecount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.824     1.951    Control/CLK
    SLICE_X33Y17         FDRE                                         r  Control/shakecount_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/shakecount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.210ns (17.645%)  route 0.978ns (82.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          0.978     1.187    Control/btnC_IBUF
    SLICE_X33Y18         FDRE                                         r  Control/shakecount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.823     1.950    Control/CLK
    SLICE_X33Y18         FDRE                                         r  Control/shakecount_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/shakecount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.210ns (17.645%)  route 0.978ns (82.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          0.978     1.187    Control/btnC_IBUF
    SLICE_X33Y18         FDRE                                         r  Control/shakecount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.823     1.950    Control/CLK
    SLICE_X33Y18         FDRE                                         r  Control/shakecount_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/shakecount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.210ns (17.645%)  route 0.978ns (82.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          0.978     1.187    Control/btnC_IBUF
    SLICE_X33Y18         FDRE                                         r  Control/shakecount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.823     1.950    Control/CLK
    SLICE_X33Y18         FDRE                                         r  Control/shakecount_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Control/shakecount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.210ns (17.645%)  route 0.978ns (82.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          0.978     1.187    Control/btnC_IBUF
    SLICE_X33Y18         FDRE                                         r  Control/shakecount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.823     1.950    Control/CLK
    SLICE_X33Y18         FDRE                                         r  Control/shakecount_reg[15]/C





