// Seed: 1607239059
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wor id_2
);
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wand id_4,
    input tri id_5,
    output wor id_6,
    output uwire id_7,
    output supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    input wire id_12,
    output supply0 id_13,
    output tri0 id_14,
    input wire id_15,
    input supply1 id_16,
    input tri1 id_17
    , id_36,
    output tri0 id_18
    , id_37,
    input tri id_19,
    output tri id_20,
    input tri0 id_21,
    input uwire id_22,
    input wor id_23,
    input tri1 id_24,
    output supply0 id_25,
    input uwire id_26,
    output supply0 id_27,
    input tri1 id_28,
    input supply0 id_29,
    input tri id_30,
    input tri1 id_31
    , id_38,
    input tri id_32,
    output uwire id_33,
    input supply0 id_34
);
  logic id_39;
  wire  id_40;
  wire  id_41;
  assign id_13 = id_17 - 1;
  wire id_42;
  module_0 modCall_1 (
      id_34,
      id_7,
      id_17
  );
endmodule
