--- verilog_synth
+++ uhdm_synth
@@ -3,6 +3,7 @@
 (* src = "dut.sv:1.1-16.10" *)
 module logic_ops(in, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10);
 wire _00_;
+wire _01_;
 (* src = "dut.sv:4.17-4.19" *)
 output B1;
 wire B1;
@@ -36,53 +37,58 @@
 (* src = "dut.sv:3.17-3.19" *)
 input [0:7] in;
 wire [0:7] in;
-\$_OR_  _01_ (
-.A(in[0]),
-.B(in[1]),
-.Y(B2)
-);
-\$_NOR_  _02_ (
-.A(in[0]),
-.B(in[1]),
-.Y(B4)
-);
-\$_OR_  _03_ (
-.A(in[2]),
-.B(in[3]),
+\$_OR_  _02_ (
+.A(in[6]),
+.B(in[7]),
 .Y(_00_)
 );
-\$_ANDNOT_  _04_ (
-.A(_00_),
-.B(B4),
+\$_OR_  _03_ (
+.A(in[4]),
+.B(in[5]),
+.Y(_01_)
+);
+\$_AND_  _04_ (
+.A(_01_),
+.B(_00_),
 .Y(B9)
 );
 \$_OR_  _05_ (
-.A(_00_),
-.B(B2),
+.A(_01_),
+.B(_00_),
 .Y(B10)
 );
 \$_AND_  _06_ (
-.A(in[0]),
-.B(in[1]),
+.A(in[1]),
+.B(in[0]),
 .Y(B1)
 );
 \$_NAND_  _07_ (
-.A(in[0]),
-.B(in[1]),
+.A(in[1]),
+.B(in[0]),
 .Y(B3)
 );
-\$_NOT_  _08_ (
+\$_OR_  _08_ (
+.A(in[1]),
+.B(in[0]),
+.Y(B2)
+);
+\$_NOR_  _09_ (
+.A(in[1]),
+.B(in[0]),
+.Y(B4)
+);
+\$_NOT_  _10_ (
 .A(in[0]),
 .Y(B7)
 );
-\$_XOR_  _09_ (
-.A(in[0]),
-.B(in[1]),
+\$_XOR_  _11_ (
+.A(in[1]),
+.B(in[0]),
 .Y(B5)
 );
-\$_OR_  _10_ (
-.A(B1),
-.B(B4),
+\$_OR_  _12_ (
+.A(B4),
+.B(B1),
 .Y(B6)
 );
 assign B8 = in[0];
