`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB(Embeded System Labï¼?
// Engineer: Haojun Xia
// Create Date: 2019/03/14 12:03:15
// Design Name: RISCV-Pipline CPU
// Module Name: BranchDecisionMaking
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Decide whether to branch 
//////////////////////////////////////////////////////////////////////////////////
`include "Parameters.v"   
module BranchDecisionMaking(
    input wire [2:0] BranchTypeE,
    input wire [31:0] Operand1,Operand2,
    output reg BranchE
    );
    wire signal={Operand1[31],Operand2[31]};
    always@(*)
    begin
        case (BranchTypeE)
            `NOBRANCH:      BranchE<=0;
            `BEQ:       
            begin
                if(Operand1==Operand2)
                    BranchE<=1'b1;
                else
                    BranchE<=0;
            end
            `BNE:
            begin
                if(Operand1!=Operand2)
                    BranchE<=1'b1;
                else
                    BranchE<=0;
            end
            `BLT:
            begin
                case (signal)
                0:  
                begin
                    if(Operand1<Operand2)
                        BranchE<=1'b1;
                    else    
                        BranchE<=0;
                end
                2'b01:  BranchE<=0;
                2'b10:  BranchE<=1'b1;
                2'b11:
                begin
                    if(Operand1>Operand2)
                        BranchE<=1'b1;
                    else    
                        BranchE<=0;
                end
                endcase
            end
            `BGE:
            begin
                case (signal)
                0:  
                begin
                    if(Operand1>=Operand2)
                        BranchE<=1'b1;
                    else    
                        BranchE<=0;
                end
                2'b01:  BranchE<=1'b1;
                2'b10:  BranchE<=0;
                2'b11:
                begin
                    if(Operand1<=Operand2)
                        BranchE<=1'b1;
                    else    
                        BranchE<=0;
                end
                endcase
            end
            `BLTU:
            begin
                if(Operand1<Operand2)
                    BranchE<=1'b1;
                else
                    BranchE<=0;
            end
            `BGEU:
            begin
                if(Operand1>=Operand2)
                    BranchE<=1'b1;
                else
                    BranchE<=0;
            end
        endcase
    end

endmodule

//åŠŸèƒ½å’ŒæŽ¥å£è¯´æ˜?
    //BranchDecisionMakingæŽ¥å—ä¸¤ä¸ªæ“ä½œæ•°ï¼Œæ ¹æ®BranchTypeEçš„ä¸åŒï¼Œè¿›è¡Œä¸åŒçš„åˆ¤æ–­ï¼Œå½“åˆ†æ”¯åº”è¯¥takenæ—¶ï¼Œä»¤BranchE=1'b1
    //BranchTypeEçš„ç±»åž‹å®šä¹‰åœ¨Parameters.vä¸?
//æŽ¨èæ ¼å¼ï¼?
    //case()
    //    `BEQ: ???
    //      .......
    //    default:                            BranchE<=1'b0;  //NOBRANCH
    //endcase
//å®žéªŒè¦æ±‚  
    //å®žçŽ°BranchDecisionMakingæ¨¡å—