Figure 5.30 shows a gate-level full adder circuit based on the logic expressions for Si
and Ci+1.
We can create a two bit adder out of a pair of one-bit full adders by feeding the carry-out
bit (Ci+1) of one adder to the carry-in bit (Ci) of another adder. The carry-in bit of the