
---------- Begin Simulation Statistics ----------
final_tick                                   57794216                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132790                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670848                       # Number of bytes of host memory used
host_op_rate                                   149564                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                              506386297                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       15136                       # Number of instructions simulated
sim_ops                                         17064                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000058                       # Number of seconds simulated
sim_ticks                                    57794216                       # Number of ticks simulated
system.cpu.committedInsts                       15136                       # Number of instructions committed
system.cpu.committedOps                         17064                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.724630                       # CPI: cycles per instruction
system.cpu.discardedOps                          2854                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           58580                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174684                       # IPC: instructions per cycle
system.cpu.numCycles                            86648                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   11808     69.20%     69.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                    125      0.73%     69.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 2      0.01%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               27      0.16%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2975     17.43%     87.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2127     12.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    17064                       # Class of committed instruction
system.cpu.tickCycles                           28068                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           90                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1106                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4966                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3200                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               861                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2559                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1104                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             43.141852                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     420                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         4977                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4977                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5038                       # number of overall hits
system.cpu.dcache.overall_hits::total            5038                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            388                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          403                       # number of overall misses
system.cpu.dcache.overall_misses::total           403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19166912                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19166912                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19166912                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19166912                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5365                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.072321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.072321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074067                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074067                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49399.257732                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49399.257732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47560.575682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47560.575682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          151                       # number of writebacks
system.cpu.dcache.writebacks::total               151                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           25                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          370                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15851922                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15851922                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16424875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16424875                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.067661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.068002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43669.206612                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43669.206612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44391.554054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44391.554054                       # average overall mshr miss latency
system.cpu.dcache.replacements                    341                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14077702                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14077702                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.104280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.104280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        40687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        40687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12760377                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12760377                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.101567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.101567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37864.620178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37864.620178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5089210                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5089210                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121171.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121171.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3091545                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3091545                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 118905.576923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 118905.576923                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           61                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            61                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.197368                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.197368                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       572953                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       572953                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.092105                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.092105                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81850.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81850.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            21.696843                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.724324                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            423545                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    21.696843                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.678026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.678026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5851                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5851                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               16002                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               4393                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1872                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         5049                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5049                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5049                       # number of overall hits
system.cpu.icache.overall_hits::total            5049                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27808564                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27808564                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27808564                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27808564                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5278                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043388                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043388                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043388                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043388                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 121434.777293                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 121434.777293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 121434.777293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 121434.777293                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27503078                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27503078                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27503078                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27503078                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043388                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043388                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043388                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043388                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 120100.777293                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 120100.777293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 120100.777293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 120100.777293                       # average overall mshr miss latency
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5049                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5049                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27808564                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27808564                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043388                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043388                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 121434.777293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 121434.777293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27503078                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27503078                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 120100.777293                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 120100.777293                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            41.933513                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5278                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               229                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.048035                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            169418                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    41.933513                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.655211                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.655211                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5507                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5507                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     57794216                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    15136                       # Number of Instructions committed
system.cpu.thread_0.numOps                      17064                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   91                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  321                       # number of demand (read+write) hits
system.l2.demand_hits::total                      412                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  91                       # number of overall hits
system.l2.overall_hits::.cpu.data                 321                       # number of overall hits
system.l2.overall_hits::total                     412                       # number of overall hits
system.l2.demand_misses::.cpu.inst                138                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 49                       # number of demand (read+write) misses
system.l2.demand_misses::total                    187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               138                       # number of overall misses
system.l2.overall_misses::.cpu.data                49                       # number of overall misses
system.l2.overall_misses::total                   187                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     24270796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      9331330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         33602126                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     24270796                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      9331330                       # number of overall miss cycles
system.l2.overall_miss_latency::total        33602126                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              229                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  599                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             229                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 599                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.602620                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.132432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.312187                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.602620                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.132432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.312187                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 175875.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 190435.306122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 179690.513369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 175875.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 190435.306122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 179690.513369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   2                       # number of writebacks
system.l2.writebacks::total                         2                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              187                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22380953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      8662276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31043229                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22380953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      8662276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31043229                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.602620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.132432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.312187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.602620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.132432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.312187                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 162180.818841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 176781.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 166006.572193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 162180.818841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 176781.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 166006.572193                       # average overall mshr miss latency
system.l2.replacements                              5                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          151                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              151                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          151                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          151                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          158                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              158                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          158                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          158                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  15                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2816074                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2816074                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.576923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 187738.266667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 187738.266667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      2610881                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2610881                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.576923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 174058.733333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 174058.733333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     24270796                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24270796                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.602620                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.602620                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 175875.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 175875.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22380953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22380953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.602620                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.602620                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 162180.818841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 162180.818841                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6515256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6515256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.098837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 191625.176471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 191625.176471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6051395                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6051395                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.098837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 177982.205882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 177982.205882                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   101.778881                       # Cycle average of tags in use
system.l2.tags.total_refs                        1016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.404255                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    155000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.572281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.140162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        29.066437                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.140899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.056770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.198787                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.357422                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2220                       # Number of tag accesses
system.l2.tags.data_accesses                     2220                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000762500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3178                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         187                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2992                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       32                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      17.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         4                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2992                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   32                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     13                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  191488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3313.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      57614793                       # Total gap between requests
system.mem_ctrls.avgGap                     304840.17                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       141312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        50176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2445088968.764625072479                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 868183764.271497368813                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2208                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          784                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           32                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    165109872                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     73966544                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     74778.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     94345.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       141312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        50176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        191488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       141312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       141312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         2048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          138                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            187                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   2445088969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    868183764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3313272733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   2445088969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   2445088969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     35436072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        35436072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     35436072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   2445088969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    868183764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3348708805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 2992                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               182976416                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              14960000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          239076416                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                61155.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           79905.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2802                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean  1007.831579                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   992.367192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   105.118794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            1      0.53%      0.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            1      0.53%      1.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            1      0.53%      1.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            1      0.53%      2.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.53%      2.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.53%      3.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          184     96.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                191488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3313.272733                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   25.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               25.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       10967040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy      7296000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     16049280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      39675495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   686.495946                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     40638366                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     15335850                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       10395840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     10198440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     13605120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      39518835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   683.785294                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     34493017                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     21481199                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          378                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    378                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       193536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  193536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               191                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 191                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              409092                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12244599                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             193                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              26                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           229                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          344                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          624                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1081                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1705                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       404480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       533504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 937984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160596                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.367462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    507     83.94%     83.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     97     16.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                604                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     57794216                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            7503750                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5040519                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8144070                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
