Classic Timing Analyzer report for Ozy_Janus
Thu Apr 17 20:04:11 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'MCLK_12MHZ'
  7. Clock Setup: 'SPI_SCK'
  8. Clock Setup: 'FX2_CLK'
  9. Clock Hold: 'IFCLK'
 10. Clock Hold: 'MCLK_12MHZ'
 11. Clock Hold: 'SPI_SCK'
 12. Clock Hold: 'FX2_CLK'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Ignored Timing Assignments
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.509 ns                         ; GPIO[22]                                                                                                                       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]                                                                                                  ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 15.662 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2                                                                                                                                               ; MCLK_12MHZ ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.221 ns                        ; MCLK_12MHZ                                                                                                                     ; CLK_MCLK                                                                                                                                                 ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -1.074 ns                        ; MDOUT                                                                                                                          ; q[0]                                                                                                                                                     ; --         ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'MCLK_12MHZ'    ; 4.596 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 85.91 MHz ( period = 11.640 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12] ; Right_Data[12]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 5.688 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 105.75 MHz ( period = 9.456 ns ) ; Rx_fifo_enable                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg11 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 14.359 ns ; 48.00 MHz ( period = 20.833 ns ) ; 154.46 MHz ( period = 6.474 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]                                                                        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]                                                                                                  ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.566 ns ; 48.00 MHz ( period = 20.833 ns ) ; 306.09 MHz ( period = 3.267 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                          ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                                                   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; got_sync                                                                                                                       ; got_sync                                                                                                                                                 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Hold: 'MCLK_12MHZ'     ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                       ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.563 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                          ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                    ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                                ;                                                                                                                                                          ;            ;            ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 4.519 ns                ;
; 5.688 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.227 ns                 ; 4.539 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.158 ns                 ; 4.188 ns                ;
; 5.970 ns                                ; 112.46 MHz ( period = 8.892 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.178 ns                 ; 4.208 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.177 ns                 ; 4.176 ns                ;
; 6.001 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.197 ns                 ; 4.196 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.203 ns                 ; 4.181 ns                ;
; 6.022 ns                                ; 113.79 MHz ( period = 8.788 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.223 ns                 ; 4.201 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 4.170 ns                ;
; 6.028 ns                                ; 113.95 MHz ( period = 8.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.190 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.206 ns                 ; 4.157 ns                ;
; 6.049 ns                                ; 114.50 MHz ( period = 8.734 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 4.177 ns                ;
; 6.128 ns                                ; 116.60 MHz ( period = 8.576 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.156 ns                 ; 4.028 ns                ;
; 6.214 ns                                ; 118.99 MHz ( period = 8.404 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.156 ns                 ; 3.942 ns                ;
; 6.300 ns                                ; 121.48 MHz ( period = 8.232 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.156 ns                 ; 3.856 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 3.861 ns                ;
; 6.349 ns                                ; 122.94 MHz ( period = 8.134 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 3.881 ns                ;
; 6.386 ns                                ; 124.07 MHz ( period = 8.060 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.156 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.185 ns                 ; 3.750 ns                ;
; 6.435 ns                                ; 125.60 MHz ( period = 7.962 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.770 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.193 ns                 ; 3.745 ns                ;
; 6.448 ns                                ; 126.01 MHz ( period = 7.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 3.765 ns                ;
; 6.472 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.156 ns                 ; 3.684 ns                ;
; 6.558 ns                                ; 129.60 MHz ( period = 7.716 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.156 ns                 ; 3.598 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.152 ns                 ; 3.429 ns                ;
; 6.723 ns                                ; 135.39 MHz ( period = 7.386 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.172 ns                 ; 3.449 ns                ;
; 6.748 ns                                ; 136.31 MHz ( period = 7.336 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.156 ns                 ; 3.408 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.171 ns                 ; 3.408 ns                ;
; 6.763 ns                                ; 136.87 MHz ( period = 7.306 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.191 ns                 ; 3.428 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.201 ns                 ; 3.432 ns                ;
; 6.769 ns                                ; 137.10 MHz ( period = 7.294 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.205 ns                 ; 3.432 ns                ;
; 6.773 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.225 ns                 ; 3.452 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; 6.775 ns                                ; 137.32 MHz ( period = 7.282 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.229 ns                 ; 3.454 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 4.596 ns                                ; 85.91 MHz ( period = 11.640 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12] ; Right_Data[12]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.284 ns                  ; 3.688 ns                ;
; 4.890 ns                                ; 90.48 MHz ( period = 11.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12] ; Left_Data[12]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.657 ns                  ; 3.767 ns                ;
; 4.961 ns                                ; 91.66 MHz ( period = 10.910 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]  ; Right_Data[5]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.304 ns                  ; 3.343 ns                ;
; 4.967 ns                                ; 91.76 MHz ( period = 10.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]  ; Q_PWM[1]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.663 ns                  ; 3.696 ns                ;
; 4.978 ns                                ; 91.95 MHz ( period = 10.876 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Q_PWM[11]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.655 ns                  ; 3.677 ns                ;
; 5.028 ns                                ; 92.80 MHz ( period = 10.776 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Left_Data[11]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.715 ns                  ; 3.687 ns                ;
; 5.039 ns                                ; 92.99 MHz ( period = 10.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; Right_Data[11]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.693 ns                  ; 3.654 ns                ;
; 5.128 ns                                ; 94.55 MHz ( period = 10.576 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]  ; Q_PWM[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.661 ns                  ; 3.533 ns                ;
; 5.226 ns                                ; 96.34 MHz ( period = 10.380 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12] ; Q_PWM[12]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.663 ns                  ; 3.437 ns                ;
; 5.226 ns                                ; 96.34 MHz ( period = 10.380 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12] ; I_PWM[12]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.662 ns                  ; 3.436 ns                ;
; 5.232 ns                                ; 96.45 MHz ( period = 10.368 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]  ; I_PWM[3]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.669 ns                  ; 3.437 ns                ;
; 5.244 ns                                ; 96.67 MHz ( period = 10.344 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 10.151 ns                 ; 4.907 ns                ;
; 5.277 ns                                ; 97.30 MHz ( period = 10.278 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 10.152 ns                 ; 4.875 ns                ;
; 5.385 ns                                ; 99.38 MHz ( period = 10.062 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11] ; I_PWM[11]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.035 ns                  ; 3.650 ns                ;
; 5.441 ns                                ; 100.50 MHz ( period = 9.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]  ; Right_Data[9]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.699 ns                  ; 3.258 ns                ;
; 5.454 ns                                ; 100.77 MHz ( period = 9.924 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13] ; Q_PWM[13]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.694 ns                  ; 3.240 ns                ;
; 5.460 ns                                ; 100.89 MHz ( period = 9.912 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]  ; Left_Data[3]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.721 ns                  ; 3.261 ns                ;
; 5.464 ns                                ; 100.97 MHz ( period = 9.904 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]  ; I_PWM[5]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.682 ns                  ; 3.218 ns                ;
; 5.465 ns                                ; 100.99 MHz ( period = 9.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]  ; Q_PWM[5]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.674 ns                  ; 3.209 ns                ;
; 5.467 ns                                ; 101.03 MHz ( period = 9.898 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]  ; Left_Data[1]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.666 ns                  ; 3.199 ns                ;
; 5.469 ns                                ; 101.07 MHz ( period = 9.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13] ; Left_Data[13]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.697 ns                  ; 3.228 ns                ;
; 5.470 ns                                ; 101.09 MHz ( period = 9.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13] ; I_PWM[13]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.702 ns                  ; 3.232 ns                ;
; 5.474 ns                                ; 101.17 MHz ( period = 9.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]  ; Left_Data[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.677 ns                  ; 3.203 ns                ;
; 5.482 ns                                ; 101.34 MHz ( period = 9.868 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]  ; I_PWM[1]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.671 ns                  ; 3.189 ns                ;
; 5.505 ns                                ; 101.81 MHz ( period = 9.822 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]  ; Right_Data[1]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.701 ns                  ; 3.196 ns                ;
; 5.513 ns                                ; 101.98 MHz ( period = 9.806 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 10.151 ns                 ; 4.638 ns                ;
; 5.604 ns                                ; 103.91 MHz ( period = 9.624 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]  ; Left_Data[2]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.280 ns                  ; 3.676 ns                ;
; 5.652 ns                                ; 104.95 MHz ( period = 9.528 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]  ; Right_Data[3]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.072 ns                  ; 3.420 ns                ;
; 5.667 ns                                ; 105.29 MHz ( period = 9.498 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 10.151 ns                 ; 4.484 ns                ;
; 5.755 ns                                ; 107.25 MHz ( period = 9.324 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.372 ns                 ; 4.617 ns                ;
; 5.768 ns                                ; 107.57 MHz ( period = 9.296 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 10.160 ns                 ; 4.392 ns                ;
; 5.793 ns                                ; 108.15 MHz ( period = 9.246 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]  ; Q_PWM[9]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.661 ns                  ; 2.868 ns                ;
; 5.807 ns                                ; 108.48 MHz ( period = 9.218 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]  ; Left_Data[9]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.721 ns                  ; 2.914 ns                ;
; 5.811 ns                                ; 108.58 MHz ( period = 9.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]  ; I_PWM[9]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.669 ns                  ; 2.858 ns                ;
; 5.916 ns                                ; 111.11 MHz ( period = 9.000 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13] ; Right_Data[13]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.105 ns                  ; 3.189 ns                ;
; 5.960 ns                                ; 112.21 MHz ( period = 8.912 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]  ; Right_Data[2]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.631 ns                  ; 3.671 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 5.979 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.443 ns                ;
; 6.141 ns                                ; 116.96 MHz ( period = 8.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]  ; I_PWM[2]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.228 ns                  ; 3.087 ns                ;
; 6.143 ns                                ; 117.01 MHz ( period = 8.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]  ; Q_PWM[2]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.229 ns                  ; 3.086 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.191 ns                                ; 118.32 MHz ( period = 8.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.452 ns                 ; 4.261 ns                ;
; 6.235 ns                                ; 119.56 MHz ( period = 8.364 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.403 ns                 ; 4.168 ns                ;
; 6.244 ns                                ; 119.85 MHz ( period = 8.344 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 10.153 ns                 ; 3.909 ns                ;
; 6.248 ns                                ; 119.93 MHz ( period = 8.338 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.398 ns                 ; 4.150 ns                ;
; 6.251 ns                                ; 120.05 MHz ( period = 8.330 ns )                    ; register[10]_OTERM203                                                                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.243 ns                  ; 2.992 ns                ;
; 6.264 ns                                ; 120.39 MHz ( period = 8.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.402 ns                 ; 4.138 ns                ;
; 6.284 ns                                ; 120.98 MHz ( period = 8.266 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.387 ns                 ; 4.103 ns                ;
; 6.284 ns                                ; 120.98 MHz ( period = 8.266 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.402 ns                 ; 4.118 ns                ;
; 6.301 ns                                ; 121.51 MHz ( period = 8.230 ns )                    ; register[10]_OTERM199                                                                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.243 ns                  ; 2.942 ns                ;
; 6.310 ns                                ; 121.74 MHz ( period = 8.214 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.112 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.312 ns                                ; 121.80 MHz ( period = 8.210 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.392 ns                 ; 4.080 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.314 ns                                ; 121.86 MHz ( period = 8.206 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.423 ns                 ; 4.109 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.316 ns                                ; 121.92 MHz ( period = 8.202 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.422 ns                 ; 4.106 ns                ;
; 6.324 ns                                ; 122.19 MHz ( period = 8.184 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM25                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 12.316 ns                 ; 5.992 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.330 ns                                ; 122.34 MHz ( period = 8.174 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.407 ns                 ; 4.077 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.333 ns                                ; 122.43 MHz ( period = 8.168 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.418 ns                 ; 4.085 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.345 ns                                ; 122.79 MHz ( period = 8.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.442 ns                 ; 4.097 ns                ;
; 6.365 ns                                ; 123.43 MHz ( period = 8.102 ns )                    ; register[11]_OTERM195                                                                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.243 ns                  ; 2.878 ns                ;
; 6.395 ns                                ; 124.35 MHz ( period = 8.042 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM27                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 12.316 ns                 ; 5.921 ns                ;
; 6.400 ns                                ; 124.50 MHz ( period = 8.032 ns )                    ; register[11]_OTERM191                                                                                                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.243 ns                  ; 2.843 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.473 ns                                ; 126.77 MHz ( period = 7.888 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.998 ns                 ; 4.525 ns                ;
; 6.487 ns                                ; 127.23 MHz ( period = 7.860 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.177 ns                 ; 3.690 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.525 ns                                ; 128.47 MHz ( period = 7.784 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 10.197 ns                 ; 3.672 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.541 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 11.011 ns                 ; 4.470 ns                ;
; 6.614 ns                                ; 131.51 MHz ( period = 7.604 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 10.153 ns                 ; 3.539 ns                ;
; 6.623 ns                                ; 131.82 MHz ( period = 7.586 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]  ; Right_Data[8]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.879 ns                  ; 2.256 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.204 ns                  ; 2.569 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.204 ns                  ; 2.569 ns                ;
; 6.635 ns                                ; 132.24 MHz ( period = 7.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 9.224 ns                  ; 2.589 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.359 ns                               ; 154.46 MHz ( period = 6.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 18.931 ns                 ; 4.572 ns                ;
; 15.045 ns                               ; 172.77 MHz ( period = 5.788 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.203 ns                 ; 7.158 ns                ;
; 15.055 ns                               ; 173.07 MHz ( period = 5.778 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.203 ns                 ; 7.148 ns                ;
; 15.066 ns                               ; 173.40 MHz ( period = 5.767 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.203 ns                 ; 7.137 ns                ;
; 15.076 ns                               ; 173.70 MHz ( period = 5.757 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.203 ns                 ; 7.127 ns                ;
; 15.081 ns                               ; 173.85 MHz ( period = 5.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.203 ns                 ; 7.122 ns                ;
; 15.129 ns                               ; 175.32 MHz ( period = 5.704 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.203 ns                 ; 7.074 ns                ;
; 15.205 ns                               ; 177.68 MHz ( period = 5.628 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 5.360 ns                ;
; 15.339 ns                               ; 182.02 MHz ( period = 5.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.203 ns                 ; 6.864 ns                ;
; 15.356 ns                               ; 182.58 MHz ( period = 5.477 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.853 ns                ;
; 15.356 ns                               ; 182.58 MHz ( period = 5.477 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.853 ns                ;
; 15.356 ns                               ; 182.58 MHz ( period = 5.477 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.853 ns                ;
; 15.356 ns                               ; 182.58 MHz ( period = 5.477 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.853 ns                ;
; 15.356 ns                               ; 182.58 MHz ( period = 5.477 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.853 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.844 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.844 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.844 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.844 ns                ;
; 15.365 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.844 ns                ;
; 15.409 ns                               ; 184.37 MHz ( period = 5.424 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 5.156 ns                ;
; 15.421 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.788 ns                ;
; 15.421 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.788 ns                ;
; 15.421 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.788 ns                ;
; 15.421 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.788 ns                ;
; 15.421 ns                               ; 184.77 MHz ( period = 5.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.788 ns                ;
; 15.435 ns                               ; 185.25 MHz ( period = 5.398 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 5.130 ns                ;
; 15.500 ns                               ; 187.51 MHz ( period = 5.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.709 ns                ;
; 15.500 ns                               ; 187.51 MHz ( period = 5.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.709 ns                ;
; 15.500 ns                               ; 187.51 MHz ( period = 5.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.709 ns                ;
; 15.500 ns                               ; 187.51 MHz ( period = 5.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.709 ns                ;
; 15.500 ns                               ; 187.51 MHz ( period = 5.333 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.709 ns                ;
; 15.548 ns                               ; 189.21 MHz ( period = 5.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.661 ns                ;
; 15.548 ns                               ; 189.21 MHz ( period = 5.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.661 ns                ;
; 15.548 ns                               ; 189.21 MHz ( period = 5.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.661 ns                ;
; 15.548 ns                               ; 189.21 MHz ( period = 5.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.661 ns                ;
; 15.548 ns                               ; 189.21 MHz ( period = 5.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.661 ns                ;
; 15.555 ns                               ; 189.47 MHz ( period = 5.278 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.203 ns                 ; 6.648 ns                ;
; 15.631 ns                               ; 192.23 MHz ( period = 5.202 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 4.934 ns                ;
; 15.632 ns                               ; 192.27 MHz ( period = 5.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.577 ns                ;
; 15.632 ns                               ; 192.27 MHz ( period = 5.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.577 ns                ;
; 15.632 ns                               ; 192.27 MHz ( period = 5.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.577 ns                ;
; 15.632 ns                               ; 192.27 MHz ( period = 5.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.577 ns                ;
; 15.632 ns                               ; 192.27 MHz ( period = 5.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.577 ns                ;
; 15.737 ns                               ; 196.23 MHz ( period = 5.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.472 ns                ;
; 15.737 ns                               ; 196.23 MHz ( period = 5.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.472 ns                ;
; 15.737 ns                               ; 196.23 MHz ( period = 5.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.472 ns                ;
; 15.737 ns                               ; 196.23 MHz ( period = 5.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.472 ns                ;
; 15.737 ns                               ; 196.23 MHz ( period = 5.096 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.472 ns                ;
; 15.845 ns                               ; 200.48 MHz ( period = 4.988 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.364 ns                ;
; 15.845 ns                               ; 200.48 MHz ( period = 4.988 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.364 ns                ;
; 15.845 ns                               ; 200.48 MHz ( period = 4.988 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.364 ns                ;
; 15.845 ns                               ; 200.48 MHz ( period = 4.988 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.364 ns                ;
; 15.845 ns                               ; 200.48 MHz ( period = 4.988 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 6.364 ns                ;
; 15.864 ns                               ; 201.25 MHz ( period = 4.969 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 4.701 ns                ;
; 15.879 ns                               ; 201.86 MHz ( period = 4.954 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 4.686 ns                ;
; 15.892 ns                               ; 202.39 MHz ( period = 4.941 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.313 ns                ;
; 15.894 ns                               ; 202.47 MHz ( period = 4.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 4.671 ns                ;
; 15.896 ns                               ; 202.55 MHz ( period = 4.937 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.309 ns                ;
; 15.901 ns                               ; 202.76 MHz ( period = 4.932 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.304 ns                ;
; 15.905 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.300 ns                ;
; 16.084 ns                               ; 210.57 MHz ( period = 4.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.121 ns                ;
; 16.088 ns                               ; 210.75 MHz ( period = 4.745 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.117 ns                ;
; 16.096 ns                               ; 211.10 MHz ( period = 4.737 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.109 ns                ;
; 16.142 ns                               ; 213.17 MHz ( period = 4.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.063 ns                ;
; 16.143 ns                               ; 213.22 MHz ( period = 4.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.062 ns                ;
; 16.143 ns                               ; 213.22 MHz ( period = 4.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.062 ns                ;
; 16.143 ns                               ; 213.22 MHz ( period = 4.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.062 ns                ;
; 16.144 ns                               ; 213.27 MHz ( period = 4.689 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.061 ns                ;
; 16.149 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.056 ns                ;
; 16.152 ns                               ; 213.63 MHz ( period = 4.681 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.053 ns                ;
; 16.152 ns                               ; 213.63 MHz ( period = 4.681 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.053 ns                ;
; 16.153 ns                               ; 213.68 MHz ( period = 4.680 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.052 ns                ;
; 16.158 ns                               ; 213.90 MHz ( period = 4.675 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.047 ns                ;
; 16.175 ns                               ; 214.68 MHz ( period = 4.658 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.030 ns                ;
; 16.176 ns                               ; 214.73 MHz ( period = 4.657 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 6.029 ns                ;
; 16.221 ns                               ; 216.83 MHz ( period = 4.612 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.984 ns                ;
; 16.222 ns                               ; 216.87 MHz ( period = 4.611 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.983 ns                ;
; 16.255 ns                               ; 218.44 MHz ( period = 4.578 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.950 ns                ;
; 16.273 ns                               ; 219.30 MHz ( period = 4.560 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.932 ns                ;
; 16.277 ns                               ; 219.49 MHz ( period = 4.556 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.928 ns                ;
; 16.305 ns                               ; 220.85 MHz ( period = 4.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 4.260 ns                ;
; 16.307 ns                               ; 220.95 MHz ( period = 4.526 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.898 ns                ;
; 16.311 ns                               ; 221.14 MHz ( period = 4.522 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.894 ns                ;
; 16.320 ns                               ; 221.58 MHz ( period = 4.513 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.885 ns                ;
; 16.335 ns                               ; 222.32 MHz ( period = 4.498 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.870 ns                ;
; 16.335 ns                               ; 222.32 MHz ( period = 4.498 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.870 ns                ;
; 16.336 ns                               ; 222.37 MHz ( period = 4.497 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.869 ns                ;
; 16.341 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.864 ns                ;
; 16.344 ns                               ; 222.77 MHz ( period = 4.489 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.861 ns                ;
; 16.353 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.852 ns                ;
; 16.353 ns                               ; 223.21 MHz ( period = 4.480 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.852 ns                ;
; 16.354 ns                               ; 223.26 MHz ( period = 4.479 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.851 ns                ;
; 16.387 ns                               ; 224.92 MHz ( period = 4.446 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.818 ns                ;
; 16.503 ns                               ; 230.95 MHz ( period = 4.330 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.702 ns                ;
; 16.520 ns                               ; 231.86 MHz ( period = 4.313 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.685 ns                ;
; 16.524 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.681 ns                ;
; 16.524 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.681 ns                ;
; 16.525 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.680 ns                ;
; 16.530 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.675 ns                ;
; 16.536 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.669 ns                ;
; 16.546 ns                               ; 233.26 MHz ( period = 4.287 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 4.019 ns                ;
; 16.566 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.639 ns                ;
; 16.566 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.639 ns                ;
; 16.566 ns                               ; 234.36 MHz ( period = 4.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.639 ns                ;
; 16.567 ns                               ; 234.41 MHz ( period = 4.266 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.638 ns                ;
; 16.568 ns                               ; 234.47 MHz ( period = 4.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.637 ns                ;
; 16.571 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.634 ns                ;
; 16.578 ns                               ; 235.02 MHz ( period = 4.255 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.987 ns                ;
; 16.600 ns                               ; 236.24 MHz ( period = 4.233 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.605 ns                ;
; 16.625 ns                               ; 237.64 MHz ( period = 4.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.940 ns                ;
; 16.635 ns                               ; 238.21 MHz ( period = 4.198 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.930 ns                ;
; 16.645 ns                               ; 238.78 MHz ( period = 4.188 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.560 ns                ;
; 16.645 ns                               ; 238.78 MHz ( period = 4.188 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.560 ns                ;
; 16.646 ns                               ; 238.83 MHz ( period = 4.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.919 ns                ;
; 16.647 ns                               ; 238.89 MHz ( period = 4.186 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.558 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.555 ns                ;
; 16.656 ns                               ; 239.41 MHz ( period = 4.177 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.909 ns                ;
; 16.661 ns                               ; 239.69 MHz ( period = 4.172 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.904 ns                ;
; 16.692 ns                               ; 241.49 MHz ( period = 4.141 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.513 ns                ;
; 16.709 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.856 ns                ;
; 16.725 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.480 ns                ;
; 16.765 ns                               ; 245.82 MHz ( period = 4.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 5.444 ns                ;
; 16.765 ns                               ; 245.82 MHz ( period = 4.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 5.444 ns                ;
; 16.765 ns                               ; 245.82 MHz ( period = 4.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 5.444 ns                ;
; 16.765 ns                               ; 245.82 MHz ( period = 4.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 5.444 ns                ;
; 16.765 ns                               ; 245.82 MHz ( period = 4.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.209 ns                 ; 5.444 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.428 ns                ;
; 16.777 ns                               ; 246.55 MHz ( period = 4.056 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.428 ns                ;
; 16.779 ns                               ; 246.67 MHz ( period = 4.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.426 ns                ;
; 16.782 ns                               ; 246.85 MHz ( period = 4.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.423 ns                ;
; 16.919 ns                               ; 255.49 MHz ( period = 3.914 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.646 ns                ;
; 16.924 ns                               ; 255.82 MHz ( period = 3.909 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.641 ns                ;
; 16.990 ns                               ; 260.21 MHz ( period = 3.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.215 ns                ;
; 16.990 ns                               ; 260.21 MHz ( period = 3.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.215 ns                ;
; 16.992 ns                               ; 260.35 MHz ( period = 3.841 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.213 ns                ;
; 16.995 ns                               ; 260.55 MHz ( period = 3.838 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 5.210 ns                ;
; 17.002 ns                               ; 261.03 MHz ( period = 3.831 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.563 ns                ;
; 17.009 ns                               ; 261.51 MHz ( period = 3.824 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.556 ns                ;
; 17.019 ns                               ; 262.19 MHz ( period = 3.814 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.546 ns                ;
; 17.030 ns                               ; 262.95 MHz ( period = 3.803 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.535 ns                ;
; 17.033 ns                               ; 263.16 MHz ( period = 3.800 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.532 ns                ;
; 17.033 ns                               ; 263.16 MHz ( period = 3.800 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.532 ns                ;
; 17.040 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.525 ns                ;
; 17.045 ns                               ; 263.99 MHz ( period = 3.788 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.520 ns                ;
; 17.052 ns                               ; 264.48 MHz ( period = 3.781 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.513 ns                ;
; 17.093 ns                               ; 267.38 MHz ( period = 3.740 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.472 ns                ;
; 17.135 ns                               ; 270.42 MHz ( period = 3.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.430 ns                ;
; 17.263 ns                               ; 280.11 MHz ( period = 3.570 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.302 ns                ;
; 17.273 ns                               ; 280.90 MHz ( period = 3.560 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.292 ns                ;
; 17.284 ns                               ; 281.77 MHz ( period = 3.549 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.281 ns                ;
; 17.292 ns                               ; 282.41 MHz ( period = 3.541 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.279 ns                ;
; 17.292 ns                               ; 282.41 MHz ( period = 3.541 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.279 ns                ;
; 17.294 ns                               ; 282.57 MHz ( period = 3.539 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.271 ns                ;
; 17.299 ns                               ; 282.97 MHz ( period = 3.534 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.266 ns                ;
; 17.301 ns                               ; 283.13 MHz ( period = 3.532 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.270 ns                ;
; 17.301 ns                               ; 283.13 MHz ( period = 3.532 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.270 ns                ;
; 17.303 ns                               ; 283.29 MHz ( period = 3.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.262 ns                ;
; 17.347 ns                               ; 286.86 MHz ( period = 3.486 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.218 ns                ;
; 17.357 ns                               ; 287.69 MHz ( period = 3.476 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.214 ns                ;
; 17.357 ns                               ; 287.69 MHz ( period = 3.476 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.214 ns                ;
; 17.380 ns                               ; 289.60 MHz ( period = 3.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.185 ns                ;
; 17.436 ns                               ; 294.38 MHz ( period = 3.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.135 ns                ;
; 17.436 ns                               ; 294.38 MHz ( period = 3.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.135 ns                ;
; 17.482 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 4.723 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.087 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.087 ns                ;
; 17.519 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.046 ns                ;
; 17.528 ns                               ; 302.57 MHz ( period = 3.305 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 4.677 ns                ;
; 17.529 ns                               ; 302.66 MHz ( period = 3.304 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 4.676 ns                ;
; 17.557 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 3.008 ns                ;
; 17.562 ns                               ; 305.72 MHz ( period = 3.271 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 4.643 ns                ;
; 17.568 ns                               ; 306.28 MHz ( period = 3.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.003 ns                ;
; 17.568 ns                               ; 306.28 MHz ( period = 3.265 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.003 ns                ;
; 17.573 ns                               ; 306.75 MHz ( period = 3.260 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.996 ns                ;
; 17.650 ns                               ; 314.17 MHz ( period = 3.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.919 ns                ;
; 17.673 ns                               ; 316.46 MHz ( period = 3.160 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.898 ns                ;
; 17.673 ns                               ; 316.46 MHz ( period = 3.160 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.898 ns                ;
; 17.703 ns                               ; 319.49 MHz ( period = 3.130 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.866 ns                ;
; 17.773 ns                               ; 326.80 MHz ( period = 3.060 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.565 ns                 ; 2.792 ns                ;
; 17.781 ns                               ; 327.65 MHz ( period = 3.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.790 ns                ;
; 17.781 ns                               ; 327.65 MHz ( period = 3.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.790 ns                ;
; 17.807 ns                               ; 330.47 MHz ( period = 3.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.762 ns                ;
; 17.818 ns                               ; 331.67 MHz ( period = 3.015 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.751 ns                ;
; 17.822 ns                               ; 332.12 MHz ( period = 3.011 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.747 ns                ;
; 17.827 ns                               ; 332.67 MHz ( period = 3.006 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.742 ns                ;
; 17.831 ns                               ; 333.11 MHz ( period = 3.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.738 ns                ;
; 17.952 ns                               ; 347.10 MHz ( period = 2.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 4.253 ns                ;
; 17.952 ns                               ; 347.10 MHz ( period = 2.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 4.253 ns                ;
; 17.954 ns                               ; 347.34 MHz ( period = 2.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 4.251 ns                ;
; 17.957 ns                               ; 347.71 MHz ( period = 2.876 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.205 ns                 ; 4.248 ns                ;
; 18.010 ns                               ; 354.23 MHz ( period = 2.823 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.559 ns                ;
; 18.014 ns                               ; 354.74 MHz ( period = 2.819 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.555 ns                ;
; 18.199 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.370 ns                ;
; 18.203 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.366 ns                ;
; 18.271 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.298 ns                ;
; 18.312 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.257 ns                ;
; 18.319 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.250 ns                ;
; 18.347 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.222 ns                ;
; 18.348 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.221 ns                ;
; 18.392 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.177 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.566 ns ; 306.09 MHz ( period = 3.267 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns ; 306.09 MHz ( period = 3.267 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns ; 306.09 MHz ( period = 3.267 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns ; 306.09 MHz ( period = 3.267 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns ; 306.09 MHz ( period = 3.267 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns ; 306.09 MHz ( period = 3.267 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns ; 306.09 MHz ( period = 3.267 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns ; 306.09 MHz ( period = 3.267 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.803 ns ; 330.03 MHz ( period = 3.030 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.766 ns                ;
; 17.803 ns ; 330.03 MHz ( period = 3.030 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.766 ns                ;
; 17.803 ns ; 330.03 MHz ( period = 3.030 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.766 ns                ;
; 17.803 ns ; 330.03 MHz ( period = 3.030 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.766 ns                ;
; 17.803 ns ; 330.03 MHz ( period = 3.030 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.766 ns                ;
; 17.803 ns ; 330.03 MHz ( period = 3.030 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.766 ns                ;
; 17.803 ns ; 330.03 MHz ( period = 3.030 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.766 ns                ;
; 17.803 ns ; 330.03 MHz ( period = 3.030 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.766 ns                ;
; 17.879 ns ; 338.52 MHz ( period = 2.954 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.689 ns                ;
; 17.879 ns ; 338.52 MHz ( period = 2.954 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.689 ns                ;
; 17.879 ns ; 338.52 MHz ( period = 2.954 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.689 ns                ;
; 17.879 ns ; 338.52 MHz ( period = 2.954 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.689 ns                ;
; 17.879 ns ; 338.52 MHz ( period = 2.954 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.689 ns                ;
; 17.879 ns ; 338.52 MHz ( period = 2.954 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.689 ns                ;
; 17.879 ns ; 338.52 MHz ( period = 2.954 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.689 ns                ;
; 17.879 ns ; 338.52 MHz ( period = 2.954 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.689 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.452 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.452 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.452 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.452 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.452 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.452 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.452 ns                ;
; 18.116 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.452 ns                ;
; 19.004 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.565 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; got_sync                                                                                                                      ; got_sync                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                              ; FIFO_ADR[1]~reg0                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                     ; SLOE~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                ; Rx_fifo_enable                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                      ; debounce:de_PTT|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                      ; debounce:de_dot|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                     ; debounce:de_dash|clean_pb                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                               ; state_sync.0000                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                          ; SLEN                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                               ; state_sync.0100                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                 ; Tx_read_clock                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                     ; SLRD~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                   ; state_FX[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                   ; state_FX[1]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                   ; state_FX[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                   ; state_FX[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.860 ns                                ; debounce:de_dot|pb_history[1]                                                                                                 ; debounce:de_dot|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.862 ns                 ;
; 0.861 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[9]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.863 ns                 ;
; 0.865 ns                                ; debounce:de_dash|pb_history[0]                                                                                                ; debounce:de_dash|pb_history[1]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.867 ns                 ;
; 0.865 ns                                ; Rx_control_1[1]                                                                                                               ; Speed[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.867 ns                 ;
; 0.871 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.873 ns                 ;
; 0.876 ns                                ; Rx_control_1[6]                                                                                                               ; conf[1]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.878 ns                 ;
; 0.876 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                 ; debounce:de_PTT|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.878 ns                 ;
; 0.892 ns                                ; Rx_control_2[6]                                                                                                               ; frequency[22]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.894 ns                 ;
; 0.898 ns                                ; debounce:de_dash|pb_history[1]                                                                                                ; debounce:de_dash|pb_history[2]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.899 ns                                ; Rx_control_2[4]                                                                                                               ; frequency[20]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.901 ns                 ;
; 0.905 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[8]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.906 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[0]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.908 ns                                ; Rx_control_1[4]                                                                                                               ; clock_s[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.919 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                 ; debounce:de_PTT|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.929 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[10]                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 1.032 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.091 ns                 ;
; 1.039 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.098 ns                 ;
; 1.052 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.111 ns                 ;
; 1.058 ns                                ; state_sync.0000                                                                                                               ; state_sync.0001                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.060 ns                 ;
; 1.146 ns                                ; state_sync.0001                                                                                                               ; state_sync.0010                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.148 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                      ; debounce:de_PTT|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                      ; debounce:de_dot|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dash|count[0]                                                                                                     ; debounce:de_dash|count[0]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.157 ns                                ; debounce:de_dot|pb_history[3]                                                                                                 ; debounce:de_dot|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                      ; debounce:de_PTT|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                      ; debounce:de_dot|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                     ; debounce:de_dash|count[9]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                 ; debounce:de_PTT|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                     ; debounce:de_PTT|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                     ; debounce:de_dot|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[10]                                                                                                    ; debounce:de_dash|count[10]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                      ; debounce:de_PTT|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                      ; debounce:de_dot|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                     ; debounce:de_dash|count[2]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                      ; debounce:de_PTT|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                      ; debounce:de_dot|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                     ; debounce:de_dash|count[4]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; debounce:de_dash|pb_history[3]                                                                                                ; debounce:de_dash|clean_pb                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                     ; debounce:de_PTT|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                     ; debounce:de_dot|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                    ; debounce:de_dash|count[11]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                      ; debounce:de_PTT|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                      ; debounce:de_dot|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                     ; debounce:de_dash|count[6]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                      ; debounce:de_PTT|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                      ; debounce:de_dot|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                     ; debounce:de_dash|count[7]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                      ; debounce:de_PTT|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                      ; debounce:de_dot|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                     ; debounce:de_dash|count[8]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                     ; debounce:de_PTT|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                     ; debounce:de_dot|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                    ; debounce:de_dash|count[13]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                     ; debounce:de_PTT|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                     ; debounce:de_dot|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                    ; debounce:de_dash|count[16]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.171 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[10]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[18]                                                                                                     ; debounce:de_PTT|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dot|count[18]                                                                                                     ; debounce:de_dot|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dash|count[18]                                                                                                    ; debounce:de_dash|count[18]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[12]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; Rx_control_1[7]                                                                                                               ; mic                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; Rx_control_1[0]                                                                                                               ; Speed[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.177 ns                                ; state_sync.0000                                                                                                               ; got_sync                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; state_FX[3]                                                                                                                   ; SLWR~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.187 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[1]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.198 ns                                ; Rx_control_2[3]                                                                                                               ; frequency[19]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.198 ns                                ; CC_sync_count[1]                                                                                                              ; CC_sync_count[1]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.199 ns                                ; state_sync.0100                                                                                                               ; Rx_fifo_enable                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.202 ns                                ; Rx_control_2[1]                                                                                                               ; frequency[17]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.203 ns                 ;
; 1.204 ns                                ; Rx_control_1[3]                                                                                                               ; clock_s[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                     ; debounce:de_PTT|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                     ; debounce:de_dot|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                    ; debounce:de_dash|count[17]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; state_FX[0]                                                                                                                   ; SLOE~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.205 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[0]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.205 ns                                ; state_FX[0]                                                                                                                   ; state_FX[1]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.210 ns                                ; debounce:de_dot|pb_history[0]                                                                                                 ; debounce:de_dot|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; debounce:de_dot|pb_history[2]                                                                                                 ; debounce:de_dot|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; debounce:de_PTT|pb_history[3]                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.211 ns                                ; Rx_control_2[7]                                                                                                               ; frequency[23]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[11]                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.214 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[4]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; Rx_control_1[5]                                                                                                               ; frequency[29]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[2]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[5]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[7]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.216 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[6]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                      ; debounce:de_PTT|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                      ; debounce:de_dot|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                     ; debounce:de_dash|count[1]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                      ; debounce:de_PTT|count[3]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                      ; debounce:de_dot|count[3]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                     ; debounce:de_dash|count[3]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                     ; debounce:de_PTT|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                     ; debounce:de_dot|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                    ; debounce:de_dash|count[12]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                      ; debounce:de_PTT|count[5]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[5]                                                                                                      ; debounce:de_dot|count[5]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[5]                                                                                                     ; debounce:de_dash|count[5]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                     ; debounce:de_PTT|count[14]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[14]                                                                                                     ; debounce:de_dot|count[14]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[14]                                                                                                    ; debounce:de_dash|count[14]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                     ; debounce:de_PTT|count[15]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[15]                                                                                                     ; debounce:de_dot|count[15]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[15]                                                                                                    ; debounce:de_dash|count[15]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.223 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[2]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; Rx_control_1[0]                                                                                                               ; frequency[24]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.227 ns                 ;
; 1.229 ns                                ; Rx_control_1[2]                                                                                                               ; clock_s[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[4]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.233 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.242 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.245 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.249 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; CC_sync_count[8]                                                                                                              ; CC_sync_count[8]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.255 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.260 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_jk6:wrptr_gp|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.262 ns                                ; state_FX[2]                                                                                                                   ; SLRD~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.264 ns                 ;
; 1.272 ns                                ; state_sync.0100                                                                                                               ; Rx_FIFO[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.274 ns                 ;
; 1.272 ns                                ; state_sync.0100                                                                                                               ; Rx_FIFO[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.274 ns                 ;
; 1.272 ns                                ; state_sync.0100                                                                                                               ; Rx_FIFO[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.274 ns                 ;
; 1.272 ns                                ; state_sync.0100                                                                                                               ; Rx_FIFO[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.274 ns                 ;
; 1.272 ns                                ; state_sync.0100                                                                                                               ; CC_sync_count[3]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.274 ns                 ;
; 1.322 ns                                ; state_sync.0001                                                                                                               ; got_sync                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.324 ns                 ;
; 1.346 ns                                ; Rx_control_4[7]                                                                                                               ; frequency[7]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.019 ns                   ; 1.365 ns                 ;
; 1.376 ns                                ; state_FX[1]                                                                                                                   ; SLOE~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.378 ns                 ;
; 1.385 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[7]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.024 ns                   ; 1.409 ns                 ;
; 1.392 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe7a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe6|dffe8a[3]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.023 ns                   ; 1.415 ns                 ;
; 1.400 ns                                ; CC_sync_count[7]                                                                                                              ; CC_sync_count[7]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.402 ns                 ;
; 1.400 ns                                ; CC_sync_count[7]                                                                                                              ; CC_sync_count[6]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.402 ns                 ;
; 1.401 ns                                ; CC_sync_count[7]                                                                                                              ; CC_sync_count[2]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.403 ns                 ;
; 1.401 ns                                ; CC_sync_count[7]                                                                                                              ; CC_sync_count[5]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.403 ns                 ;
; 1.403 ns                                ; CC_sync_count[7]                                                                                                              ; CC_sync_count[4]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.405 ns                 ;
; 1.413 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.472 ns                 ;
; 1.417 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|pb_history[3]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.009 ns                  ; 1.408 ns                 ;
; 1.417 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|clean_pb                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.009 ns                  ; 1.408 ns                 ;
; 1.418 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.477 ns                 ;
; 1.422 ns                                ; Rx_control_4[1]                                                                                                               ; frequency[1]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.018 ns                   ; 1.440 ns                 ;
; 1.423 ns                                ; Rx_control_4[2]                                                                                                               ; frequency[2]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.019 ns                   ; 1.442 ns                 ;
; 1.425 ns                                ; Rx_control_4[0]                                                                                                               ; frequency[0]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.019 ns                   ; 1.444 ns                 ;
; 1.427 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.486 ns                 ;
; 1.436 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.495 ns                 ;
; 1.439 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.059 ns                   ; 1.498 ns                 ;
; 1.440 ns                                ; Rx_control_4[3]                                                                                                               ; frequency[3]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.025 ns                   ; 1.465 ns                 ;
; 1.440 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.063 ns                   ; 1.503 ns                 ;
; 1.444 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.063 ns                   ; 1.507 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                         ; To                                                                                                                           ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                               ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                               ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                    ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|spi_state.0000                                                                                               ; SPI:Alex_SPI_Tx|spi_state.0000                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[6]                                                                                                                   ; CCcount[6]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                   ; CCcount[1]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                   ; CCcount[3]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                   ; CCcount[0]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                   ; CCcount[2]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[0]                                                                                                    ; I2SAudioOut:I2SAO|data[0]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[4]                                                                                                    ; I2SAudioOut:I2SAO|data[4]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[1]                                                                                                    ; I2SAudioOut:I2SAO|data[1]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[9]                                                                                                    ; I2SAudioOut:I2SAO|data[9]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[12]                                                                                                   ; I2SAudioOut:I2SAO|data[12]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[8]                                                                                                    ; I2SAudioOut:I2SAO|data[8]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[13]                                                                                                   ; I2SAudioOut:I2SAO|data[13]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|data[5]                                                                                                    ; I2SAudioOut:I2SAO|data[5]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                  ; ad_count[0]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001_OTERM9                                                                                                       ; state_PWM.00001_OTERM9                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000_OTERM7                                                                                                       ; state_PWM.00000_OTERM7                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                  ; fifo_enable                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                  ; TX_state[3]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                  ; TX_state[0]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.161 ns                                ; state_PWM.00000_OTERM7                                                                                                       ; state_PWM.00001_OTERM9                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.164 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM53        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM53        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.169 ns                                ; state_PWM.00100                                                                                                              ; state_PWM.00101                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.172 ns                                ; state_PWM.00000_OTERM1                                                                                                       ; state_PWM.00000_OTERM7                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM53        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM51        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.181 ns                                ; state_PWM.00010                                                                                                              ; state_PWM.00011                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM55        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]_OTERM53        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM51        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM49        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.205 ns                                ; ad_count[19]                                                                                                                 ; ad_count[19]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM41        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM41        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.217 ns                                ; state_PWM.00011                                                                                                              ; state_PWM.00100                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.220 ns                                ; SPI:Alex_SPI_Tx|spi_state.0010                                                                                               ; SPI:Alex_SPI_Tx|spi_state.0011                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.223 ns                                ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                ; SPI:Alex_SPI_Tx|data_count[3]                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.228 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM51        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]_OTERM51        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM55        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM55        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.240 ns                                ; SPI:Alex_SPI_Tx|spi_state.0011                                                                                               ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[8] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[8] ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.323 ns                                ; state_PWM.00000_OTERM5                                                                                                       ; state_PWM.00000_OTERM7                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.325 ns                 ;
; 1.369 ns                                ; I2SAudioOut:I2SAO|data[1]                                                                                                    ; I2SAudioOut:I2SAO|Mux0~57_OTERM291                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.373 ns                 ;
; 1.387 ns                                ; I2SAudioOut:I2SAO|local_right_sample[6]                                                                                      ; I2SAudioOut:I2SAO|data[6]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.389 ns                 ;
; 1.394 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[8]                                                                                     ; I2SAudioOut:I2SIQO|data[8]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.396 ns                 ;
; 1.394 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[10]                                                                                    ; I2SAudioOut:I2SIQO|data[10]                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.396 ns                 ;
; 1.395 ns                                ; TX_state[3]                                                                                                                  ; TX_state[4]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.397 ns                 ;
; 1.401 ns                                ; I2SAudioOut:I2SAO|local_right_sample[10]                                                                                     ; I2SAudioOut:I2SAO|data[10]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.403 ns                 ;
; 1.422 ns                                ; TX_state[4]                                                                                                                  ; TX_state[0]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.424 ns                 ;
; 1.425 ns                                ; TX_state[4]                                                                                                                  ; TX_state[1]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.427 ns                 ;
; 1.426 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM31       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM31       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.426 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                            ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.426 ns                                ; ad_count[20]                                                                                                                 ; ad_count[20]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.432 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM43        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM41        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.434 ns                 ;
; 1.433 ns                                ; ad_count[4]                                                                                                                  ; ad_count[4]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.435 ns                 ;
; 1.439 ns                                ; ad_count[12]                                                                                                                 ; ad_count[12]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.441 ns                 ;
; 1.441 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[6]                                                                                     ; I2SAudioOut:I2SIQO|data[6]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 1.450 ns                 ;
; 1.443 ns                                ; Tx_q[7]                                                                                                                      ; Tx_q[8]                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.453 ns                 ;
; 1.444 ns                                ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                ; SPI:Alex_SPI_Tx|spi_state.0110                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 1.415 ns                 ;
; 1.452 ns                                ; state_PWM.00000_OTERM1                                                                                                       ; state_PWM.00001_OTERM9                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.454 ns                 ;
; 1.456 ns                                ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                ; SPI:Alex_SPI_Tx|spi_state.0101                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; -0.029 ns                  ; 1.427 ns                 ;
; 1.456 ns                                ; SPI:Alex_SPI_Tx|spi_state.0110                                                                                               ; SPI:Alex_SPI_Tx|spi_state.0000                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.458 ns                 ;
; 1.457 ns                                ; ad_count[5]                                                                                                                  ; ad_count[5]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[9]                                                                                                                  ; ad_count[9]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.457 ns                                ; ad_count[21]                                                                                                                 ; ad_count[21]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.459 ns                 ;
; 1.458 ns                                ; ad_count[7]                                                                                                                  ; ad_count[7]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.460 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                            ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.461 ns                                ; ad_count[23]                                                                                                                 ; ad_count[23]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.463 ns                 ;
; 1.463 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]_OTERM35       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM33       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.012 ns                   ; 1.475 ns                 ;
; 1.463 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                            ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.464 ns                                ; ad_count[2]                                                                                                                  ; ad_count[2]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.466 ns                 ;
; 1.465 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[11]                                                                                    ; I2SAudioOut:I2SIQO|data[11]                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.467 ns                 ;
; 1.465 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM59             ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM59             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.467 ns                 ;
; 1.465 ns                                ; Tx_q[11]                                                                                                                     ; Tx_q[12]                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.467 ns                 ;
; 1.466 ns                                ; ad_count[0]                                                                                                                  ; ad_count[1]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.469 ns                 ;
; 1.467 ns                                ; ad_count[3]                                                                                                                  ; ad_count[3]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.469 ns                                ; Tx_q[13]                                                                                                                     ; Tx_q[14]                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.471 ns                 ;
; 1.470 ns                                ; Tx_q[14]                                                                                                                     ; Tx_q[15]                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; 1.470 ns                                ; ad_count[18]                                                                                                                 ; ad_count[18]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; 1.472 ns                                ; ad_count[14]                                                                                                                 ; ad_count[14]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.473 ns                                ; ad_count[25]                                                                                                                 ; ad_count[0]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.410 ns                   ; 1.883 ns                 ;
; 1.473 ns                                ; ad_count[16]                                                                                                                 ; ad_count[16]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.474 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[3]                                                                                     ; I2SAudioOut:I2SIQO|data[3]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.476 ns                 ;
; 1.474 ns                                ; I2SAudioOut:I2SAO|local_right_sample[3]                                                                                      ; I2SAudioOut:I2SAO|data[3]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.476 ns                 ;
; 1.477 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[1]                                                                                     ; I2SAudioOut:I2SIQO|data[1]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.479 ns                 ;
; 1.478 ns                                ; SPI:Alex_SPI_Tx|spi_state.0110                                                                                               ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.480 ns                 ;
; 1.478 ns                                ; I2SAudioOut:I2SAO|local_right_sample[2]                                                                                      ; I2SAudioOut:I2SAO|data[2]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.480 ns                 ;
; 1.478 ns                                ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                     ; I2SAudioOut:I2SAO|data[15]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.480 ns                 ;
; 1.479 ns                                ; I2SAudioOut:I2SAO|local_right_sample[7]                                                                                      ; I2SAudioOut:I2SAO|data[7]                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.481 ns                 ;
; 1.481 ns                                ; I2SAudioOut:I2SAO|local_right_sample[14]                                                                                     ; I2SAudioOut:I2SAO|data[14]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.483 ns                 ;
; 1.482 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[0]                                                                                     ; I2SAudioOut:I2SIQO|data[0]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.483 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|p0addr                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM57        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.485 ns                 ;
; 1.483 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                            ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.485 ns                 ;
; 1.486 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]_OTERM41        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[8]                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.486 ns                 ;
; 1.488 ns                                ; CCcount[3]                                                                                                                   ; Equal7~104_OTERM145                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.490 ns                 ;
; 1.493 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM49        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.493 ns                 ;
; 1.496 ns                                ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                ; SPI:Alex_SPI_Tx|data_count[1]                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.498 ns                 ;
; 1.499 ns                                ; CCcount[2]                                                                                                                   ; Equal7~104_OTERM145                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.501 ns                 ;
; 1.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM47        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[5]                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.499 ns                 ;
; 1.501 ns                                ; state_PWM.00001_OTERM9                                                                                                       ; fifo_enable                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.503 ns                 ;
; 1.505 ns                                ; SPI:Alex_SPI_Tx|spi_state.0101                                                                                               ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.506 ns                                ; ad_count[6]                                                                                                                  ; ad_count[6]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.507 ns                                ; TX_state[3]                                                                                                                  ; TX_state[2]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.509 ns                 ;
; 1.508 ns                                ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                ; SPI:Alex_SPI_Tx|data_count[0]                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.508 ns                                ; ad_count[11]                                                                                                                 ; ad_count[11]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.508 ns                                ; ad_count[13]                                                                                                                 ; ad_count[13]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.510 ns                 ;
; 1.509 ns                                ; SPI:Alex_SPI_Tx|spi_state.0010                                                                                               ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; 1.509 ns                                ; ad_count[25]                                                                                                                 ; AK_reset~reg0                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.450 ns                   ; 1.959 ns                 ;
; 1.512 ns                                ; CCstate.10                                                                                                                   ; CCcount[4]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.513 ns                 ;
; 1.512 ns                                ; CCstate.10                                                                                                                   ; CCcount[5]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.513 ns                 ;
; 1.512 ns                                ; ad_count[22]                                                                                                                 ; ad_count[22]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.514 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                              ; I2SAudioOut:I2SIQO|data[15]                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.013 ns                   ; 1.527 ns                 ;
; 1.514 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.013 ns                   ; 1.527 ns                 ;
; 1.514 ns                                ; ad_count[15]                                                                                                                 ; ad_count[15]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.515 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                              ; I2SAudioOut:I2SIQO|data[13]                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.013 ns                   ; 1.528 ns                 ;
; 1.515 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM43        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]_OTERM43        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.515 ns                                ; ad_count[17]                                                                                                                 ; ad_count[17]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.516 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                              ; I2SAudioOut:I2SIQO|data[12]                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.013 ns                   ; 1.529 ns                 ;
; 1.517 ns                                ; SPI:Alex_SPI_Tx|spi_state.0101                                                                                               ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 1.550 ns                 ;
; 1.517 ns                                ; ad_count[8]                                                                                                                  ; ad_count[8]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.517 ns                                ; Tx_q[12]                                                                                                                     ; Tx_q[13]                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.517 ns                                ; Tx_q[8]                                                                                                                      ; Tx_q[9]                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.519 ns                 ;
; 1.518 ns                                ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                     ; I2SAudioOut:I2SAO|data[11]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.518 ns                                ; Tx_q[9]                                                                                                                      ; Tx_q[10]                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.518 ns                                ; ad_count[10]                                                                                                                 ; ad_count[10]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.522 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM33       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM33       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.524 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[9]                                                                                     ; I2SAudioOut:I2SIQO|data[9]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.524 ns                                ; ad_count[1]                                                                                                                  ; ad_count[1]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.525 ns                                ; state_PWM.00000_OTERM3                                                                                                       ; state_PWM.00001_OTERM9                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; -0.042 ns                  ; 1.483 ns                 ;
; 1.526 ns                                ; state_PWM.00000_OTERM3                                                                                                       ; state_PWM.00000_OTERM7                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; -0.042 ns                  ; 1.484 ns                 ;
; 1.529 ns                                ; Tx_q[10]                                                                                                                     ; Tx_q[11]                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.531 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[14]                                                                                    ; I2SAudioOut:I2SIQO|data[14]                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.533 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]_OTERM47        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|rdptr_g[4]                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.533 ns                 ;
; 1.536 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                            ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.537 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                               ; SPI:Alex_SPI_Tx|spi_state.0110                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.539 ns                 ;
; 1.543 ns                                ; TX_state[4]                                                                                                                  ; TX_state[4]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.545 ns                 ;
; 1.546 ns                                ; TX_state[4]                                                                                                                  ; TX_state[2]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.548 ns                 ;
; 1.551 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                               ; SPI:Alex_SPI_Tx|spi_state.0101                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.553 ns                 ;
; 1.551 ns                                ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                ; SPI:Alex_SPI_Tx|data_count[4]                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.553 ns                 ;
; 1.553 ns                                ; Tx_q[10]                                                                                                                     ; Tx_data[10]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.555 ns                                ; Tx_q[12]                                                                                                                     ; Tx_data[12]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.557 ns                 ;
; 1.556 ns                                ; state_PWM.00010                                                                                                              ; Left_Data[2]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.556 ns                                ; state_PWM.00010                                                                                                              ; Left_Data[9]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.556 ns                                ; state_PWM.00010                                                                                                              ; Left_Data[8]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.556 ns                                ; state_PWM.00010                                                                                                              ; Left_Data[3]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.556 ns                                ; state_PWM.00010                                                                                                              ; Left_Data[11]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.556 ns                                ; state_PWM.00010                                                                                                              ; Left_Data[14]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.557 ns                 ;
; 1.556 ns                                ; Tx_q[1]                                                                                                                      ; Tx_q[2]                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.558 ns                 ;
; 1.556 ns                                ; Tx_q[4]                                                                                                                      ; Tx_data[4]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.558 ns                 ;
; 1.556 ns                                ; Tx_q[1]                                                                                                                      ; Tx_data[1]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.558 ns                 ;
; 1.557 ns                                ; Tx_q[4]                                                                                                                      ; Tx_q[5]                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.559 ns                 ;
; 1.557 ns                                ; Tx_q[8]                                                                                                                      ; Tx_data[8]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.559 ns                 ;
; 1.558 ns                                ; Tx_q[11]                                                                                                                     ; Tx_data[11]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.559 ns                                ; SPI:Alex_SPI_Tx|spi_state.0011                                                                                               ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.559 ns                                ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                ; SPI:Alex_SPI_Tx|data_count[2]                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[13]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[14]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[15]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[16]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[17]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[18]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[19]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[20]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[21]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[22]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[23]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[24]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns                                ; ad_count[25]                                                                                                                 ; ad_count[25]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.564 ns                                ; state_PWM.00011                                                                                                              ; Right_Data[2]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.352 ns                   ; 1.916 ns                 ;
; 1.564 ns                                ; state_PWM.00011                                                                                                              ; Right_Data[0]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.352 ns                   ; 1.916 ns                 ;
; 1.564 ns                                ; state_PWM.00011                                                                                                              ; Right_Data[10]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.352 ns                   ; 1.916 ns                 ;
; 1.564 ns                                ; state_PWM.00011                                                                                                              ; Right_Data[6]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.352 ns                   ; 1.916 ns                 ;
; 1.564 ns                                ; state_PWM.00011                                                                                                              ; Right_Data[13]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.352 ns                   ; 1.916 ns                 ;
; 1.564 ns                                ; state_PWM.00011                                                                                                              ; Right_Data[3]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.352 ns                   ; 1.916 ns                 ;
; 1.564 ns                                ; state_PWM.00011                                                                                                              ; Right_Data[14]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.352 ns                   ; 1.916 ns                 ;
; 1.564 ns                                ; state_PWM.00011                                                                                                              ; Right_Data[7]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.352 ns                   ; 1.916 ns                 ;
; 1.565 ns                                ; CCstate.00                                                                                                                   ; CCcount[6]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.566 ns                 ;
; 1.565 ns                                ; CCstate.00                                                                                                                   ; CCcount[0]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.566 ns                 ;
; 1.565 ns                                ; CCstate.00                                                                                                                   ; CCcount[4]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.566 ns                 ;
; 1.565 ns                                ; CCstate.00                                                                                                                   ; CCcount[5]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.566 ns                 ;
; 1.565 ns                                ; Tx_q[13]                                                                                                                     ; Tx_data[13]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.567 ns                 ;
; 1.567 ns                                ; I2SAudioOut:I2SAO|data[0]                                                                                                    ; I2SAudioOut:I2SAO|Mux0~59_OTERM293                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.571 ns                 ;
; 1.567 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe4a[6] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe3|dffe5a[6] ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.571 ns                 ;
; 1.568 ns                                ; Tx_q[2]                                                                                                                      ; Tx_data[2]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.570 ns                 ;
; 1.569 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[13]                                                                                    ; I2SAudioOut:I2SIQO|data[13]                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 1.568 ns                 ;
; 1.575 ns                                ; Tx_q[9]                                                                                                                      ; Tx_data[9]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; -0.006 ns                  ; 1.569 ns                 ;
; 1.577 ns                                ; Tx_q[5]                                                                                                                      ; Tx_q[6]                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.579 ns                 ;
; 1.577 ns                                ; Tx_q[5]                                                                                                                      ; Tx_data[5]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.579 ns                 ;
; 1.578 ns                                ; Tx_q[6]                                                                                                                      ; Tx_q[7]                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.580 ns                 ;
; 1.578 ns                                ; Tx_q[6]                                                                                                                      ; Tx_data[6]                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.580 ns                 ;
; 1.586 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                               ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.588 ns                 ;
; 1.586 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                     ; I2SAudioOut:I2SIQO|data[5]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; -0.001 ns                  ; 1.585 ns                 ;
; 1.588 ns                                ; SPI:Alex_SPI_Tx|spi_state.0100                                                                                               ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.590 ns                 ;
; 1.596 ns                                ; Tx_q[2]                                                                                                                      ; Tx_q[3]                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.010 ns                   ; 1.606 ns                 ;
; 1.596 ns                                ; Tx_q[15]                                                                                                                     ; Tx_data[15]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.008 ns                   ; 1.604 ns                 ;
; 1.599 ns                                ; Tx_q[14]                                                                                                                     ; Tx_data[14]                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.601 ns                 ;
; 1.600 ns                                ; I2SAudioOut:I2SIQO|local_right_sample[7]                                                                                     ; I2SAudioOut:I2SIQO|data[7]                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.009 ns                   ; 1.609 ns                 ;
; 1.616 ns                                ; SPI:Alex_SPI_Tx|spi_state.0000                                                                                               ; SPI:Alex_SPI_Tx|spi_state.0001                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 1.649 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                          ;                                                                                                                              ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.844 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.846 ns                 ;
; 0.966 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.968 ns                 ;
; 0.972 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.974 ns                 ;
; 1.180 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.202 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.203 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.231 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.235 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.238 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.349 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.351 ns                 ;
; 1.359 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.361 ns                 ;
; 1.363 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.365 ns                 ;
; 1.510 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.529 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 1.529 ns                 ;
; 1.530 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.553 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.557 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.559 ns                 ;
; 1.648 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.676 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.678 ns                 ;
; 1.685 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.687 ns                 ;
; 1.715 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.718 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.720 ns                 ;
; 1.734 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.762 ns                 ;
; 1.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.764 ns                 ;
; 1.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.765 ns                 ;
; 1.764 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.766 ns                 ;
; 1.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.773 ns                 ;
; 1.772 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.774 ns                 ;
; 1.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.788 ns                 ;
; 1.795 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.797 ns                 ;
; 1.848 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.850 ns                 ;
; 1.866 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 1.870 ns                 ;
; 1.866 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 1.870 ns                 ;
; 1.872 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.874 ns                 ;
; 1.890 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.892 ns                 ;
; 1.905 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.924 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.926 ns                 ;
; 1.935 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.937 ns                 ;
; 1.939 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.941 ns                 ;
; 1.943 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.945 ns                 ;
; 1.976 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.978 ns                 ;
; 1.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.997 ns                 ;
; 2.002 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.004 ns                 ;
; 2.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.022 ns                 ;
; 2.029 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.031 ns                 ;
; 2.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.064 ns                 ;
; 2.064 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.068 ns                 ;
; 2.064 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.068 ns                 ;
; 2.106 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.108 ns                 ;
; 2.166 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.168 ns                 ;
; 2.175 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.177 ns                 ;
; 2.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.221 ns                 ;
; 2.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.222 ns                 ;
; 2.229 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.231 ns                 ;
; 2.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.250 ns                 ;
; 2.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.257 ns                 ;
; 2.296 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.298 ns                 ;
; 2.303 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 3.941 ns                 ;
; 2.364 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.366 ns                 ;
; 2.553 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.555 ns                 ;
; 2.557 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.559 ns                 ;
; 2.587 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.585 ns                 ;
; 2.610 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.248 ns                 ;
; 2.613 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.251 ns                 ;
; 2.615 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.253 ns                 ;
; 2.615 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.253 ns                 ;
; 2.670 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.668 ns                 ;
; 2.736 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.738 ns                 ;
; 2.740 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.742 ns                 ;
; 2.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.747 ns                 ;
; 2.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.751 ns                 ;
; 2.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.790 ns                 ;
; 2.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.790 ns                 ;
; 2.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.792 ns                 ;
; 2.841 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.839 ns                 ;
; 2.844 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.842 ns                 ;
; 2.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.857 ns                 ;
; 2.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.868 ns                 ;
; 2.871 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.869 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.898 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.898 ns                 ;
; 2.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 2.993 ns                 ;
; 2.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.003 ns                 ;
; 2.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.003 ns                 ;
; 3.005 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.643 ns                 ;
; 3.010 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.008 ns                 ;
; 3.038 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.676 ns                 ;
; 3.039 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.677 ns                 ;
; 3.048 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.046 ns                 ;
; 3.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.688 ns                 ;
; 3.083 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.087 ns                 ;
; 3.083 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.087 ns                 ;
; 3.085 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.723 ns                 ;
; 3.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.126 ns                 ;
; 3.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.766 ns                 ;
; 3.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.135 ns                 ;
; 3.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.135 ns                 ;
; 3.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.204 ns                 ;
; 3.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.218 ns                 ;
; 3.239 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.877 ns                 ;
; 3.261 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.259 ns                 ;
; 3.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.262 ns                 ;
; 3.266 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.270 ns                 ;
; 3.266 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.270 ns                 ;
; 3.268 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.266 ns                 ;
; 3.273 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.271 ns                 ;
; 3.275 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.279 ns                 ;
; 3.275 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.279 ns                 ;
; 3.283 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.281 ns                 ;
; 3.290 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.928 ns                 ;
; 3.294 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.292 ns                 ;
; 3.295 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.933 ns                 ;
; 3.296 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.934 ns                 ;
; 3.296 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 4.934 ns                 ;
; 3.304 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.302 ns                 ;
; 3.367 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.005 ns                 ;
; 3.370 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.008 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.010 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.010 ns                 ;
; 3.422 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.060 ns                 ;
; 3.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.069 ns                 ;
; 3.432 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.430 ns                 ;
; 3.452 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.450 ns                 ;
; 3.474 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.472 ns                 ;
; 3.518 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.516 ns                 ;
; 3.522 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.520 ns                 ;
; 3.527 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.525 ns                 ;
; 3.533 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.531 ns                 ;
; 3.537 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.535 ns                 ;
; 3.543 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.181 ns                 ;
; 3.544 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.542 ns                 ;
; 3.545 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.543 ns                 ;
; 3.547 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.185 ns                 ;
; 3.548 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.546 ns                 ;
; 3.556 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.194 ns                 ;
; 3.558 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.556 ns                 ;
; 3.559 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.197 ns                 ;
; 3.561 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.199 ns                 ;
; 3.561 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.199 ns                 ;
; 3.572 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.210 ns                 ;
; 3.575 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.213 ns                 ;
; 3.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.215 ns                 ;
; 3.577 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.215 ns                 ;
; 3.648 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.646 ns                 ;
; 3.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.377 ns                 ;
; 3.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.380 ns                 ;
; 3.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.382 ns                 ;
; 3.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.382 ns                 ;
; 3.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.386 ns                 ;
; 3.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.389 ns                 ;
; 3.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.391 ns                 ;
; 3.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.391 ns                 ;
; 3.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.400 ns                 ;
; 3.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.423 ns                 ;
; 3.788 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.426 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.428 ns                 ;
; 3.790 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.428 ns                 ;
; 3.795 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.433 ns                 ;
; 3.796 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.434 ns                 ;
; 3.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.444 ns                 ;
; 3.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.444 ns                 ;
; 3.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.444 ns                 ;
; 3.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.444 ns                 ;
; 3.802 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.444 ns                 ;
; 3.858 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.856 ns                 ;
; 3.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.904 ns                 ;
; 3.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.909 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.555 ns                 ;
; 3.920 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.558 ns                 ;
; 3.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.919 ns                 ;
; 3.922 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.560 ns                 ;
; 3.922 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.560 ns                 ;
; 3.932 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.930 ns                 ;
; 3.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.002 ns                  ; 3.940 ns                 ;
; 3.951 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.589 ns                 ;
; 3.967 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.605 ns                 ;
; 3.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.622 ns                 ;
; 3.985 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.623 ns                 ;
; 4.000 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.638 ns                 ;
; 4.000 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.642 ns                 ;
; 4.000 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.642 ns                 ;
; 4.000 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.642 ns                 ;
; 4.000 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.642 ns                 ;
; 4.000 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.642 ns                   ; 5.642 ns                 ;
; 4.001 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.639 ns                 ;
; 4.047 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.685 ns                 ;
; 4.134 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.772 ns                 ;
; 4.143 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.781 ns                 ;
; 4.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.805 ns                 ;
; 4.168 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.806 ns                 ;
; 4.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.638 ns                   ; 5.814 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.563 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.565 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.452 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.452 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.452 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.452 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.452 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.452 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.452 ns                 ;
; 2.451 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.452 ns                 ;
; 2.688 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.689 ns                 ;
; 2.688 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.689 ns                 ;
; 2.688 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.689 ns                 ;
; 2.688 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.689 ns                 ;
; 2.688 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.689 ns                 ;
; 2.688 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.689 ns                 ;
; 2.688 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.689 ns                 ;
; 2.688 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.689 ns                 ;
; 2.764 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 2.764 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.766 ns                 ;
; 3.001 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 8.509 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 8.095 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 6.942 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 6.657 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 6.619 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 6.552 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 6.400 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.383 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.335 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.331 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.050 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 6.049 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.946 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.856 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.806 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.791 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.711 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 5.625 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.528 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.501 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.475 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 5.433 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.343 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.336 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.322 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.242 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 5.218 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.089 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 5.046 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.020 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 4.915 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 4.910 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.850 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.846 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 4.845 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 4.823 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 4.802 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 4.506 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 2.273 ns   ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 2.078 ns   ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 1.528 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 15.662 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 15.591 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 15.307 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 15.203 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 15.187 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 15.176 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 15.172 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 15.101 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 15.058 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.817 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.713 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.709 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.697 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.686 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.646 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.568 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.554 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.465 ns  ; got_sync                                                                                                                       ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 14.219 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.156 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 14.064 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 13.412 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 12.811 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 12.503 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO         ; SPI_SCK    ;
; N/A   ; None         ; 12.131 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 12.106 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; MCLK_12MHZ ;
; N/A   ; None         ; 12.034 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 11.816 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 11.731 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; MCLK_12MHZ ;
; N/A   ; None         ; 11.711 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 11.663 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 11.595 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 11.546 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1     ; IFCLK      ;
; N/A   ; None         ; 11.402 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 11.375 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 11.247 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 11.228 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; MCLK_12MHZ ;
; N/A   ; None         ; 11.209 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 11.205 ns  ; CC~reg0                                                                                                                        ; CC             ; MCLK_12MHZ ;
; N/A   ; None         ; 11.197 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; MCLK_12MHZ ;
; N/A   ; None         ; 11.179 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 11.178 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 11.172 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; MCLK_12MHZ ;
; N/A   ; None         ; 11.166 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 11.166 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 10.860 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; MCLK_12MHZ ;
; N/A   ; None         ; 10.815 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 10.807 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; MCLK_12MHZ ;
; N/A   ; None         ; 10.797 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 10.796 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; MCLK_12MHZ ;
; N/A   ; None         ; 8.871 ns   ; AK_reset~reg0                                                                                                                  ; AK_reset       ; MCLK_12MHZ ;
; N/A   ; None         ; 8.870 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 8.727 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 8.727 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 8.727 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 8.707 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 8.555 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 8.555 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 8.555 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 8.472 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]        ; FX2_CLK    ;
; N/A   ; None         ; 8.164 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 8.164 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 8.154 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 8.144 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 8.104 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]        ; FX2_CLK    ;
; N/A   ; None         ; 8.098 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]        ; FX2_CLK    ;
; N/A   ; None         ; 8.088 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]        ; FX2_CLK    ;
; N/A   ; None         ; 8.077 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]       ; FX2_CLK    ;
; N/A   ; None         ; 8.067 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 8.057 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 8.047 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 8.037 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 7.989 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK      ;
; N/A   ; None         ; 7.757 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]       ; FX2_CLK    ;
; N/A   ; None         ; 7.729 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]        ; FX2_CLK    ;
; N/A   ; None         ; 7.726 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]        ; FX2_CLK    ;
; N/A   ; None         ; 7.719 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]        ; FX2_CLK    ;
; N/A   ; None         ; 7.714 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]       ; FX2_CLK    ;
; N/A   ; None         ; 7.701 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]        ; FX2_CLK    ;
; N/A   ; None         ; 7.698 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]        ; FX2_CLK    ;
; N/A   ; None         ; 7.696 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK      ;
; N/A   ; None         ; 7.690 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]       ; FX2_CLK    ;
; N/A   ; None         ; 7.689 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]       ; FX2_CLK    ;
; N/A   ; None         ; 7.687 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]       ; FX2_CLK    ;
; N/A   ; None         ; 7.677 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK      ;
; N/A   ; None         ; 7.631 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK      ;
; N/A   ; None         ; 7.353 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]        ; FX2_CLK    ;
; N/A   ; None         ; 7.039 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO         ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+------------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To         ;
+-------+-------------------+-----------------+------------+------------+
; N/A   ; None              ; 11.221 ns       ; MCLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 10.476 ns       ; FLAGA      ; DEBUG_LED0 ;
; N/A   ; None              ; 6.871 ns        ; IFCLK      ; CLK_48MHZ  ;
+-------+-------------------+-----------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; -1.074 ns ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -1.262 ns ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; -1.812 ns ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; -4.240 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.536 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -4.557 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -4.579 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -4.580 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -4.584 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.644 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.649 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -4.754 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -4.780 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -4.823 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.952 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.976 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -5.056 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.070 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.077 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.167 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.209 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -5.235 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.262 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.359 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.445 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -5.525 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.540 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.590 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.680 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.783 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.784 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -6.065 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.069 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -6.117 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -6.134 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.286 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -6.353 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -6.391 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -6.676 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -7.829 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -8.243 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                         ;
+----------------+------------+------+------------+-------------+----------------------------------------------------+
; Option         ; Setting    ; From ; To         ; Entity Name ; Help                                               ;
+----------------+------------+------+------------+-------------+----------------------------------------------------+
; Clock Settings ; CLK_12MHZ  ;      ; CLK_12MHZ  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; PCLK_12MHZ ;      ; PCLK_12MHZ ;             ; No timing path applicable to specified destination ;
+----------------+------------+------+------------+-------------+----------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Thu Apr 17 20:04:08 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Clock Setting "CLK_12MHZ" is unassigned
Warning: Clock Setting "PCLK_12MHZ" is unassigned
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected gated clock "BCLK~100" as buffer
    Info: Detected gated clock "BCLK~101" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 5.688 ns for clock "IFCLK" between source register "Rx_fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg11"
    Info: Fmax is 105.75 MHz (period= 9.456 ns)
    Info: + Largest register to memory requirement is 10.227 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.161 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 5.664 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N15; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.828 ns) + CELL(0.000 ns) = 3.935 ns; Loc. = CLKCTRL_G3; Fanout = 404; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.851 ns) + CELL(0.878 ns) = 5.664 ns; Loc. = M4K_X27_Y17; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg11'
                Info: Total cell delay = 2.978 ns ( 52.58 % )
                Info: Total interconnect delay = 2.686 ns ( 47.42 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.503 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N15; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.828 ns) + CELL(0.000 ns) = 3.935 ns; Loc. = CLKCTRL_G3; Fanout = 404; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.902 ns) + CELL(0.666 ns) = 5.503 ns; Loc. = LCFF_X14_Y12_N19; Fanout = 2; REG Node = 'Rx_fifo_enable'
                Info: Total cell delay = 2.766 ns ( 50.26 % )
                Info: Total interconnect delay = 2.737 ns ( 49.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 4.539 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y12_N19; Fanout = 2; REG Node = 'Rx_fifo_enable'
        Info: 2: + IC(0.726 ns) + CELL(0.206 ns) = 0.932 ns; Loc. = LCCOMB_X15_Y12_N0; Fanout = 244; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|valid_wrreq'
        Info: 3: + IC(2.782 ns) + CELL(0.825 ns) = 4.539 ns; Loc. = M4K_X27_Y17; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~portb_address_reg11'
        Info: Total cell delay = 1.031 ns ( 22.71 % )
        Info: Total interconnect delay = 3.508 ns ( 77.29 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 4.596 ns for clock "MCLK_12MHZ" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]" and destination register "Right_Data[12]"
    Info: Fmax is 85.91 MHz (period= 11.64 ns)
    Info: + Largest memory to register requirement is 8.284 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.912 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 2.741 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 385; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.080 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X33_Y13_N29; Fanout = 1; REG Node = 'Right_Data[12]'
                Info: Total cell delay = 1.661 ns ( 60.60 % )
                Info: Total interconnect delay = 1.080 ns ( 39.40 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source memory is 4.653 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 385; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(2.843 ns) + CELL(0.815 ns) = 4.653 ns; Loc. = M4K_X11_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]'
                Info: Total cell delay = 1.810 ns ( 38.90 % )
                Info: Total interconnect delay = 2.843 ns ( 61.10 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 3.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]'
        Info: 2: + IC(3.265 ns) + CELL(0.206 ns) = 3.580 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'Right_Data[12]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.688 ns; Loc. = LCFF_X33_Y13_N29; Fanout = 1; REG Node = 'Right_Data[12]'
        Info: Total cell delay = 0.423 ns ( 11.47 % )
        Info: Total interconnect delay = 3.265 ns ( 88.53 % )
Info: Slack time is 14.359 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]"
    Info: Fmax is 154.46 MHz (period= 6.474 ns)
    Info: + Largest register to register requirement is 18.931 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.638 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.596 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.935 ns) + CELL(0.666 ns) = 2.596 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
                Info: Total cell delay = 1.661 ns ( 63.98 % )
                Info: Total interconnect delay = 0.935 ns ( 36.02 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 4.234 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.573 ns) + CELL(0.666 ns) = 4.234 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]'
                Info: Total cell delay = 1.661 ns ( 39.23 % )
                Info: Total interconnect delay = 2.573 ns ( 60.77 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.572 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]'
        Info: 2: + IC(4.258 ns) + CELL(0.206 ns) = 4.464 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.572 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
        Info: Total cell delay = 0.314 ns ( 6.87 % )
        Info: Total interconnect delay = 4.258 ns ( 93.13 % )
Info: Slack time is 17.566 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 306.09 MHz (period= 3.267 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X22_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.428 ns) + CELL(0.202 ns) = 0.630 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.685 ns) + CELL(0.206 ns) = 1.521 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.627 ns) + CELL(0.855 ns) = 3.003 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.263 ns ( 42.06 % )
        Info: Total interconnect delay = 1.740 ns ( 57.94 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "got_sync" and destination register "got_sync"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y12_N27; Fanout = 4; REG Node = 'got_sync'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y12_N26; Fanout = 1; COMB Node = 'got_sync~99'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y12_N27; Fanout = 4; REG Node = 'got_sync'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 5.503 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N15; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.828 ns) + CELL(0.000 ns) = 3.935 ns; Loc. = CLKCTRL_G3; Fanout = 404; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.902 ns) + CELL(0.666 ns) = 5.503 ns; Loc. = LCFF_X14_Y12_N27; Fanout = 4; REG Node = 'got_sync'
                Info: Total cell delay = 2.766 ns ( 50.26 % )
                Info: Total interconnect delay = 2.737 ns ( 49.74 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 5.503 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N15; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.828 ns) + CELL(0.000 ns) = 3.935 ns; Loc. = CLKCTRL_G3; Fanout = 404; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.902 ns) + CELL(0.666 ns) = 5.503 ns; Loc. = LCFF_X14_Y12_N27; Fanout = 4; REG Node = 'got_sync'
                Info: Total cell delay = 2.766 ns ( 50.26 % )
                Info: Total interconnect delay = 2.737 ns ( 49.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "MCLK_12MHZ" between source register "SPI:Alex_SPI_Tx|Rx_load_strobe" and destination register "SPI:Alex_SPI_Tx|Rx_load_strobe"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N9; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Rx_load_strobe'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Selector9~104'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y14_N9; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Rx_load_strobe'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 5.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 385; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.528 ns) + CELL(0.970 ns) = 3.493 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.319 ns; Loc. = CLKCTRL_G6; Fanout = 151; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.896 ns) + CELL(0.666 ns) = 5.881 ns; Loc. = LCFF_X18_Y14_N9; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Rx_load_strobe'
                Info: Total cell delay = 2.631 ns ( 44.74 % )
                Info: Total interconnect delay = 3.250 ns ( 55.26 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 5.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 385; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.528 ns) + CELL(0.970 ns) = 3.493 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.319 ns; Loc. = CLKCTRL_G6; Fanout = 151; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.896 ns) + CELL(0.666 ns) = 5.881 ns; Loc. = LCFF_X18_Y14_N9; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Rx_load_strobe'
                Info: Total cell delay = 2.631 ns ( 44.74 % )
                Info: Total interconnect delay = 3.250 ns ( 55.26 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.594 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.933 ns) + CELL(0.666 ns) = 2.594 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 64.03 % )
                Info: Total interconnect delay = 0.933 ns ( 35.97 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.594 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.933 ns) + CELL(0.666 ns) = 2.594 ns; Loc. = LCFF_X1_Y14_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 64.03 % )
                Info: Total interconnect delay = 0.933 ns ( 35.97 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.563 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.565 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(1.105 ns) + CELL(0.460 ns) = 1.565 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 29.39 % )
        Info: Total interconnect delay = 1.105 ns ( 70.61 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X22_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.04 % )
                Info: Total interconnect delay = 1.059 ns ( 36.96 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (data pin = "GPIO[22]", clock pin = "SPI_SCK") is 8.509 ns
    Info: + Longest pin to register delay is 12.779 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'GPIO[22]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X30_Y0_N1; Fanout = 2; COMB Node = 'GPIO[22]~1'
        Info: 3: + IC(7.212 ns) + CELL(0.624 ns) = 8.830 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 4: + IC(1.836 ns) + CELL(0.650 ns) = 11.316 ns; Loc. = LCCOMB_X22_Y1_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 5: + IC(0.704 ns) + CELL(0.651 ns) = 12.671 ns; Loc. = LCCOMB_X23_Y1_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]_OTERM73'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.779 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 3.027 ns ( 23.69 % )
        Info: Total interconnect delay = 9.752 ns ( 76.31 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 4.230 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(2.569 ns) + CELL(0.666 ns) = 4.230 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.661 ns ( 39.27 % )
        Info: Total interconnect delay = 2.569 ns ( 60.73 % )
Info: tco from clock "MCLK_12MHZ" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM25" is 15.662 ns
    Info: + Longest clock path from clock "MCLK_12MHZ" to source register is 3.752 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 385; CLK Node = 'MCLK_12MHZ'
        Info: 2: + IC(2.091 ns) + CELL(0.666 ns) = 3.752 ns; Loc. = LCFF_X18_Y12_N17; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM25'
        Info: Total cell delay = 1.661 ns ( 44.27 % )
        Info: Total interconnect delay = 2.091 ns ( 55.73 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.606 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N17; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~247_OTERM25'
        Info: 2: + IC(0.473 ns) + CELL(0.651 ns) = 1.124 ns; Loc. = LCCOMB_X18_Y12_N4; Fanout = 1; COMB Node = 'LessThan0~162'
        Info: 3: + IC(0.717 ns) + CELL(0.651 ns) = 2.492 ns; Loc. = LCCOMB_X17_Y12_N0; Fanout = 4; COMB Node = 'LessThan0~163'
        Info: 4: + IC(2.788 ns) + CELL(0.615 ns) = 5.895 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 6; COMB Node = 'Alex_data[0]'
        Info: 5: + IC(2.615 ns) + CELL(3.096 ns) = 11.606 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 5.013 ns ( 43.19 % )
        Info: Total interconnect delay = 6.593 ns ( 56.81 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 11.221 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 385; CLK Node = 'MCLK_12MHZ'
    Info: 2: + IC(6.970 ns) + CELL(3.256 ns) = 11.221 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.251 ns ( 37.88 % )
    Info: Total interconnect delay = 6.970 ns ( 62.12 % )
Info: th for register "q[0]" (data pin = "MDOUT", clock pin = "MCLK_12MHZ") is -1.074 ns
    Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 6.401 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 385; CLK Node = 'MCLK_12MHZ'
        Info: 2: + IC(1.528 ns) + CELL(0.970 ns) = 3.493 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 3: + IC(0.432 ns) + CELL(0.206 ns) = 4.131 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 2; COMB Node = 'BCLK~101'
        Info: 4: + IC(0.697 ns) + CELL(0.000 ns) = 4.828 ns; Loc. = CLKCTRL_G7; Fanout = 266; COMB Node = 'BCLK~101clkctrl'
        Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 6.401 ns; Loc. = LCFF_X14_Y8_N21; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 2.837 ns ( 44.32 % )
        Info: Total interconnect delay = 3.564 ns ( 55.68 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.781 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; PIN Node = 'MDOUT'
        Info: 2: + IC(6.346 ns) + CELL(0.460 ns) = 7.781 ns; Loc. = LCFF_X14_Y8_N21; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.435 ns ( 18.44 % )
        Info: Total interconnect delay = 6.346 ns ( 81.56 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Allocated 109 megabytes of memory during processing
    Info: Processing ended: Thu Apr 17 20:04:11 2008
    Info: Elapsed time: 00:00:03


