Classic Timing Analyzer report for CIRCUITO
Mon May 24 10:45:18 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. Clock Setup: 'INICIA'
  8. Clock Hold: 'CLOCK'
  9. tco
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.638 ns                                      ; FLIPFLOP:FF4|Q ; S              ; CLOCK      ; --       ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A                                      ; None          ; 298.42 MHz ( period = 3.351 ns )               ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF5|Q ; CLOCK      ; CLOCK    ; 0            ;
; Clock Setup: 'INICIA'        ; N/A                                      ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF5|Q ; INICIA     ; INICIA   ; 0            ;
; Clock Hold: 'CLOCK'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF3|Q ; CLOCK      ; CLOCK    ; 6            ;
; Total number of failed paths ;                                          ;               ;                                                ;                ;                ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; INICIA          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                 ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF5|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF4|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; 325.84 MHz ( period = 3.069 ns )               ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF5|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; 340.48 MHz ( period = 2.937 ns )               ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF3|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 340.48 MHz ( period = 2.937 ns )               ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF4|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 340.48 MHz ( period = 2.937 ns )               ; FLIPFLOP:FF5|Q ; FLIPFLOP:FF5|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF0|Q ; FLIPFLOP:FF0|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF2|Q ; FLIPFLOP:FF2|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF1|Q ; FLIPFLOP:FF1|Q ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'INICIA'                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF5|Q ; INICIA     ; INICIA   ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF4|Q ; INICIA     ; INICIA   ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF5|Q ; INICIA     ; INICIA   ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF3|Q ; INICIA     ; INICIA   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF4|Q ; INICIA     ; INICIA   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; FLIPFLOP:FF5|Q ; FLIPFLOP:FF5|Q ; INICIA     ; INICIA   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK'                                                                                                                                                                     ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF3|Q ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF4|Q ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; FLIPFLOP:FF5|Q ; FLIPFLOP:FF5|Q ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; FLIPFLOP:FF4|Q ; FLIPFLOP:FF5|Q ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF4|Q ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; FLIPFLOP:FF3|Q ; FLIPFLOP:FF5|Q ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.821 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From           ; To ; From Clock ;
+-------+--------------+------------+----------------+----+------------+
; N/A   ; None         ; 14.638 ns  ; FLIPFLOP:FF4|Q ; S  ; CLOCK      ;
; N/A   ; None         ; 14.598 ns  ; FLIPFLOP:FF3|Q ; S  ; CLOCK      ;
; N/A   ; None         ; 14.323 ns  ; FLIPFLOP:FF5|Q ; S  ; CLOCK      ;
; N/A   ; None         ; 10.191 ns  ; FLIPFLOP:FF1|Q ; S  ; CLOCK      ;
; N/A   ; None         ; 9.713 ns   ; FLIPFLOP:FF4|Q ; S  ; INICIA     ;
; N/A   ; None         ; 9.673 ns   ; FLIPFLOP:FF3|Q ; S  ; INICIA     ;
; N/A   ; None         ; 9.398 ns   ; FLIPFLOP:FF5|Q ; S  ; INICIA     ;
; N/A   ; None         ; 8.404 ns   ; FLIPFLOP:FF0|Q ; S  ; CLOCK      ;
+-------+--------------+------------+----------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon May 24 10:45:18 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
    Info: Assuming node "INICIA" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "FLIPFLOP:FF1|Q" as buffer
    Info: Detected ripple clock "FLIPFLOP:FF2|Q" as buffer
    Info: Detected gated clock "AUX1" as buffer
    Info: Detected ripple clock "FLIPFLOP:FF0|Q" as buffer
Info: Clock "CLOCK" has Internal fmax of 298.42 MHz between source register "FLIPFLOP:FF3|Q" and destination register "FLIPFLOP:FF5|Q" (period= 3.351 ns)
    Info: + Longest register to register delay is 0.821 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3|Q'
        Info: 2: + IC(0.317 ns) + CELL(0.420 ns) = 0.737 ns; Loc. = LCCOMB_X3_Y18_N4; Fanout = 1; COMB Node = 'FLIPFLOP:FF5|Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.821 ns; Loc. = LCFF_X3_Y18_N5; Fanout = 2; REG Node = 'FLIPFLOP:FF5|Q'
        Info: Total cell delay = 0.504 ns ( 61.39 % )
        Info: Total interconnect delay = 0.317 ns ( 38.61 % )
    Info: - Smallest clock skew is -2.316 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 6.943 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0|Q'
            Info: 3: + IC(0.319 ns) + CELL(0.416 ns) = 4.612 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'
            Info: 4: + IC(0.763 ns) + CELL(0.000 ns) = 5.375 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'
            Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 6.943 ns; Loc. = LCFF_X3_Y18_N5; Fanout = 2; REG Node = 'FLIPFLOP:FF5|Q'
            Info: Total cell delay = 2.719 ns ( 39.16 % )
            Info: Total interconnect delay = 4.224 ns ( 60.84 % )
        Info: - Longest clock path from clock "CLOCK" to source register is 9.259 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0|Q'
            Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 4.963 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1|Q'
            Info: 4: + IC(0.443 ns) + CELL(0.787 ns) = 6.193 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'FLIPFLOP:FF2|Q'
            Info: 5: + IC(0.460 ns) + CELL(0.275 ns) = 6.928 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'
            Info: 6: + IC(0.763 ns) + CELL(0.000 ns) = 7.691 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'
            Info: 7: + IC(1.031 ns) + CELL(0.537 ns) = 9.259 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3|Q'
            Info: Total cell delay = 4.152 ns ( 44.84 % )
            Info: Total interconnect delay = 5.107 ns ( 55.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "INICIA" Internal fmax is restricted to 420.17 MHz between source register "FLIPFLOP:FF3|Q" and destination register "FLIPFLOP:FF5|Q"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.821 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3|Q'
            Info: 2: + IC(0.317 ns) + CELL(0.420 ns) = 0.737 ns; Loc. = LCCOMB_X3_Y18_N4; Fanout = 1; COMB Node = 'FLIPFLOP:FF5|Q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.821 ns; Loc. = LCFF_X3_Y18_N5; Fanout = 2; REG Node = 'FLIPFLOP:FF5|Q'
            Info: Total cell delay = 0.504 ns ( 61.39 % )
            Info: Total interconnect delay = 0.317 ns ( 38.61 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "INICIA" to destination register is 4.334 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'INICIA'
                Info: 2: + IC(0.594 ns) + CELL(0.410 ns) = 2.003 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'
                Info: 3: + IC(0.763 ns) + CELL(0.000 ns) = 2.766 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'
                Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.334 ns; Loc. = LCFF_X3_Y18_N5; Fanout = 2; REG Node = 'FLIPFLOP:FF5|Q'
                Info: Total cell delay = 1.946 ns ( 44.90 % )
                Info: Total interconnect delay = 2.388 ns ( 55.10 % )
            Info: - Longest clock path from clock "INICIA" to source register is 4.334 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'INICIA'
                Info: 2: + IC(0.594 ns) + CELL(0.410 ns) = 2.003 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'
                Info: 3: + IC(0.763 ns) + CELL(0.000 ns) = 2.766 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'
                Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.334 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3|Q'
                Info: Total cell delay = 1.946 ns ( 44.90 % )
                Info: Total interconnect delay = 2.388 ns ( 55.10 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "CLOCK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "FLIPFLOP:FF3|Q" and destination pin or register "FLIPFLOP:FF3|Q" for clock "CLOCK" (Hold time is 1.925 ns)
    Info: + Largest clock skew is 2.316 ns
        Info: + Longest clock path from clock "CLOCK" to destination register is 9.259 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0|Q'
            Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 4.963 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1|Q'
            Info: 4: + IC(0.443 ns) + CELL(0.787 ns) = 6.193 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'FLIPFLOP:FF2|Q'
            Info: 5: + IC(0.460 ns) + CELL(0.275 ns) = 6.928 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'
            Info: 6: + IC(0.763 ns) + CELL(0.000 ns) = 7.691 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'
            Info: 7: + IC(1.031 ns) + CELL(0.537 ns) = 9.259 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3|Q'
            Info: Total cell delay = 4.152 ns ( 44.84 % )
            Info: Total interconnect delay = 5.107 ns ( 55.16 % )
        Info: - Shortest clock path from clock "CLOCK" to source register is 6.943 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0|Q'
            Info: 3: + IC(0.319 ns) + CELL(0.416 ns) = 4.612 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'
            Info: 4: + IC(0.763 ns) + CELL(0.000 ns) = 5.375 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'
            Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 6.943 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3|Q'
            Info: Total cell delay = 2.719 ns ( 39.16 % )
            Info: Total interconnect delay = 4.224 ns ( 60.84 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3|Q'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X3_Y18_N0; Fanout = 1; COMB Node = 'FLIPFLOP:FF3|Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X3_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF3|Q'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "CLOCK" to destination pin "S" through register "FLIPFLOP:FF4|Q" is 14.638 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 9.259 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(2.111 ns) + CELL(0.787 ns) = 3.877 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'FLIPFLOP:FF0|Q'
        Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 4.963 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1|Q'
        Info: 4: + IC(0.443 ns) + CELL(0.787 ns) = 6.193 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'FLIPFLOP:FF2|Q'
        Info: 5: + IC(0.460 ns) + CELL(0.275 ns) = 6.928 ns; Loc. = LCCOMB_X2_Y18_N12; Fanout = 1; COMB Node = 'AUX1'
        Info: 6: + IC(0.763 ns) + CELL(0.000 ns) = 7.691 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'AUX1~clkctrl'
        Info: 7: + IC(1.031 ns) + CELL(0.537 ns) = 9.259 ns; Loc. = LCFF_X3_Y18_N3; Fanout = 3; REG Node = 'FLIPFLOP:FF4|Q'
        Info: Total cell delay = 4.152 ns ( 44.84 % )
        Info: Total interconnect delay = 5.107 ns ( 55.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N3; Fanout = 3; REG Node = 'FLIPFLOP:FF4|Q'
        Info: 2: + IC(0.512 ns) + CELL(0.438 ns) = 0.950 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 1; COMB Node = 'S~0'
        Info: 3: + IC(0.241 ns) + CELL(0.149 ns) = 1.340 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 1; COMB Node = 'S~1'
        Info: 4: + IC(1.167 ns) + CELL(2.622 ns) = 5.129 ns; Loc. = PIN_L9; Fanout = 0; PIN Node = 'S'
        Info: Total cell delay = 3.209 ns ( 62.57 % )
        Info: Total interconnect delay = 1.920 ns ( 37.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Mon May 24 10:45:18 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


