# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:33 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] outs outs_valid index[0] index[1] index[2] index_valid

.latch        n58 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n63 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n68 control.tehb.dataReg[0]  0
.latch        n73 control.tehb.dataReg[1]  0
.latch        n78 control.tehb.dataReg[2]  0
.latch        n83 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n48
01 1
.names control.tehb.control.fullReg new_n48 ins_ready[1]
01 1
.names ins_valid[0] new_n48 new_n50
00 1
.names ins_valid[2] new_n50 new_n51
11 1
.names control.tehb.control.fullReg new_n51 ins_ready[2]
01 1
.names ins_valid[3] new_n50 new_n53
11 1
.names new_n51 new_n53 new_n54
01 1
.names control.tehb.control.fullReg new_n54 ins_ready[3]
01 1
.names new_n51 new_n54 new_n56
00 1
.names new_n50 new_n56 new_n57
11 1
.names ins_valid[4] new_n57 new_n58_1
11 1
.names control.tehb.control.fullReg new_n58_1 ins_ready[4]
01 1
.names ins_valid[5] new_n57 new_n60
11 1
.names new_n58_1 new_n60 new_n61
01 1
.names control.tehb.control.fullReg new_n61 ins_ready[5]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n63_1
11 1
.names new_n48 new_n54 new_n64
00 1
.names new_n58_1 new_n64 new_n65
00 1
.names new_n61 new_n65 new_n66
00 1
.names control.tehb.control.fullReg new_n66 new_n67
00 1
.names new_n63_1 new_n67 index[0]
00 0
.names ins[0] index[0] new_n69
10 1
.names ins[1] index[0] new_n70
11 1
.names new_n69 new_n70 new_n71
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n72
11 1
.names control.tehb.control.fullReg new_n56 new_n73_1
00 1
.names new_n72 new_n73_1 index[1]
00 0
.names new_n71 index[1] new_n75
00 1
.names ins[2] index[0] new_n76
10 1
.names ins[3] index[0] new_n77
11 1
.names new_n76 new_n77 new_n78_1
00 1
.names index[1] new_n78_1 new_n79
10 1
.names new_n75 new_n79 new_n80
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg new_n81
11 1
.names new_n58_1 new_n61 new_n82
00 1
.names control.tehb.control.fullReg new_n82 new_n83_1
00 1
.names new_n81 new_n83_1 index[2]
00 0
.names new_n80 index[2] new_n85
00 1
.names ins[4] index[0] new_n86
10 1
.names ins[5] index[0] new_n87
11 1
.names new_n86 new_n87 new_n88
00 1
.names index[1] index[2] new_n89
01 1
.names new_n88 new_n89 new_n90
01 1
.names new_n85 new_n90 outs
00 0
.names new_n57 new_n82 new_n92
11 1
.names control.tehb.control.fullReg new_n92 new_n93
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n93 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n93 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n96
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n97
01 1
.names new_n96 new_n97 new_n98
00 1
.names rst new_n98 new_n99
00 1
.names new_n93 new_n99 n83
01 1
.names new_n96 n83 n58
01 0
.names new_n97 n83 n63
01 0
.names control.tehb.control.fullReg new_n98 new_n103
00 1
.names new_n92 new_n103 new_n104
01 1
.names control.tehb.dataReg[0] new_n104 new_n105
10 1
.names new_n66 new_n104 new_n106
01 1
.names new_n105 new_n106 new_n107
00 1
.names rst new_n107 n68
00 1
.names control.tehb.dataReg[1] new_n104 new_n109
10 1
.names new_n56 new_n104 new_n110
01 1
.names new_n109 new_n110 new_n111
00 1
.names rst new_n111 n73
00 1
.names control.tehb.dataReg[2] new_n104 new_n113
10 1
.names new_n82 new_n104 new_n114
01 1
.names new_n113 new_n114 new_n115
00 1
.names rst new_n115 n78
00 1
.end
