 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : KnightsTour
Version: S-2021.06
Date   : Wed Dec  8 20:26:21 2021
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iCMD/desired_heading_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iMTR/LModulator/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  KnightsTour        16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCMD/desired_heading_reg[1]/CLK (DFFARX1_LVT)           0.00       0.00 r
  iCMD/desired_heading_reg[1]/Q (DFFARX1_LVT)             0.09       0.09 f
  U3680/Y (NAND2X0_LVT)                                   0.03       0.12 r
  U3679/Y (AO22X1_LVT)                                    0.06       0.18 r
  U3508/Y (NAND2X0_LVT)                                   0.03       0.21 f
  U3507/Y (NAND3X0_LVT)                                   0.04       0.25 r
  U3503/Y (AO22X1_LVT)                                    0.05       0.30 r
  U3657/Y (AO21X1_LVT)                                    0.06       0.36 r
  U3273/Y (XNOR3X2_LVT)                                   0.07       0.43 f
  U4584/Y (AO21X1_LVT)                                    0.06       0.49 f
  U3717/Y (AOI21X1_LVT)                                   0.05       0.55 r
  U3713/Y (NAND3X0_LVT)                                   0.03       0.58 f
  U3712/Y (NAND2X0_LVT)                                   0.04       0.62 r
  U3425/Y (AO21X1_LVT)                                    0.06       0.68 r
  U3737/Y (NAND3X0_LVT)                                   0.04       0.71 f
  U3736/Y (OA221X1_LVT)                                   0.06       0.77 f
  U3405/Y (AO21X1_LVT)                                    0.05       0.82 f
  U3429/Y (NAND3X0_LVT)                                   0.04       0.86 r
  U3427/Y (AND2X1_LVT)                                    0.04       0.90 r
  U3426/Y (NAND2X0_LVT)                                   0.02       0.92 f
  U3491/Y (NAND2X0_LVT)                                   0.04       0.96 r
  U3478/Y (AO21X1_LVT)                                    0.06       1.02 r
  U3482/Y (NAND3X0_LVT)                                   0.04       1.05 f
  U3605/Y (AND2X1_LVT)                                    0.05       1.10 f
  U3662/Y (NAND3X0_LVT)                                   0.03       1.13 r
  U3661/Y (NAND4X0_LVT)                                   0.05       1.18 f
  U3653/Y (XOR2X2_LVT)                                    0.09       1.27 r
  U3564/Y (OR2X2_LVT)                                     0.05       1.33 r
  U3282/Y (AO21X2_LVT)                                    0.07       1.40 r
  U3459/Y (XOR2X1_LVT)                                    0.10       1.50 f
  U3808/Y (AND3X1_LVT)                                    0.06       1.56 f
  U3901/Y (AO21X1_LVT)                                    0.04       1.60 f
  U3896/Y (AOI21X1_LVT)                                   0.07       1.66 r
  U3803/Y (INVX0_LVT)                                     0.03       1.69 f
  U3802/Y (XOR3X2_LVT)                                    0.05       1.74 f
  U3639/Y (NAND2X0_LVT)                                   0.04       1.78 r
  U3638/Y (AOI22X1_LVT)                                   0.06       1.84 f
  U3631/Y (AO22X1_LVT)                                    0.04       1.88 f
  U3629/Y (NAND2X0_LVT)                                   0.03       1.91 r
  U3630/Y (AO22X1_LVT)                                    0.05       1.97 r
  U3455/Y (AO22X1_LVT)                                    0.05       2.02 r
  U3527/Y (OAI21X2_LVT)                                   0.07       2.09 f
  U3528/Y (NAND3X0_LVT)                                   0.03       2.12 r
  U3729/Y (AO22X1_LVT)                                    0.05       2.17 r
  U3664/Y (NAND2X0_LVT)                                   0.03       2.21 f
  U3659/Y (AND3X1_LVT)                                    0.06       2.27 f
  U3658/Y (AO21X1_LVT)                                    0.04       2.31 f
  U3589/Y (XOR3X2_LVT)                                    0.07       2.38 r
  U3855/Y (INVX0_LVT)                                     0.03       2.40 f
  U3766/Y (AO22X1_LVT)                                    0.05       2.46 f
  U3853/Y (XOR2X2_LVT)                                    0.09       2.54 r
  U3837/Y (AND2X1_LVT)                                    0.05       2.59 r
  U3858/Y (OR2X1_LVT)                                     0.04       2.64 r
  U3448/Y (AO22X1_LVT)                                    0.05       2.69 r
  U3828/Y (NAND4X0_LVT)                                   0.04       2.73 f
  U3829/Y (NAND3X0_LVT)                                   0.04       2.77 r
  U3436/Y (NAND2X0_LVT)                                   0.02       2.80 f
  U3449/Y (NAND2X0_LVT)                                   0.04       2.83 r
  U3823/Y (AO22X1_LVT)                                    0.04       2.88 r
  iMTR/LModulator/PWM_sig_reg/D (DFFARX1_LVT)             0.01       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.20       2.80
  iMTR/LModulator/PWM_sig_reg/CLK (DFFARX1_LVT)           0.00       2.80 r
  library setup time                                     -0.03       2.77
  data required time                                                 2.77
  --------------------------------------------------------------------------
  data required time                                                 2.77
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


1
