// Seed: 1733553816
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input wand id_2,
    output tri0 id_3,
    input wire id_4
    , id_7,
    input supply1 id_5
);
  assign id_3 = -1'b0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wand  id_3,
    output tri   id_4,
    input  wor   id_5,
    input  tri1  id_6,
    output tri   id_7,
    input  wor   id_8,
    input  tri1  id_9,
    input  wire  id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_0,
      id_6,
      id_5
  );
endmodule
