

================================================================
== Vitis HLS Report for 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Fri Sep  6 14:47:51 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        trace_cntrl_64
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    274|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     185|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     185|    388|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_212_p2                     |         +|   0|  0|  39|          32|           2|
    |i_5_fu_242_p2                     |         +|   0|  0|  39|          32|           1|
    |samples_1_fu_231_p2               |         +|   0|  0|  39|          32|           1|
    |and_ln30_fu_194_p2                |       and|   0|  0|  32|          32|          32|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_write_state2    |       and|   0|  0|   2|           1|           1|
    |capture_64_TLAST                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln27_fu_160_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln30_fu_200_p2               |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |match_1_fu_206_p2                 |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 274|         228|         136|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  14|          3|    1|          3|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_phi_mux_match_phi_fu_140_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_4            |   9|          2|   32|         64|
    |capture_64_TDATA_blk_n          |   9|          2|    1|          2|
    |grp_load_fu_147_p1              |  14|          3|   32|         96|
    |i_fu_72                         |  14|          3|   32|         96|
    |match_reg_137                   |   9|          2|    1|          2|
    |samples_fu_68                   |   9|          2|   32|         64|
    |trace_64_TDATA_blk_n            |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 114|         25|  166|        397|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_2_reg_312              |  32|   0|   32|          0|
    |i_fu_72                  |  32|   0|   32|          0|
    |icmp_ln27_reg_273        |   1|   0|    1|          0|
    |match_1_reg_307          |   1|   0|    1|          0|
    |match_reg_137            |   1|   0|    1|          0|
    |samples_fu_68            |  32|   0|   32|          0|
    |trace_temp_data_reg_277  |  64|   0|   64|          0|
    |trace_temp_dest_reg_302  |   1|   0|    1|          0|
    |trace_temp_id_reg_297    |   1|   0|    1|          0|
    |trace_temp_keep_reg_282  |   8|   0|    8|          0|
    |trace_temp_strb_reg_287  |   8|   0|    8|          0|
    |trace_temp_user_reg_292  |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 185|   0|  185|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|trace_64_TVALID    |   in|    1|        axis|                        trace_64_V_data_V|       pointer|
|trace_64_TDATA     |   in|   64|        axis|                        trace_64_V_data_V|       pointer|
|capture_64_TREADY  |   in|    1|        axis|                      capture_64_V_data_V|       pointer|
|capture_64_TDATA   |  out|   64|        axis|                      capture_64_V_data_V|       pointer|
|length_r           |   in|   32|     ap_none|                                 length_r|        scalar|
|sub                |   in|   32|     ap_none|                                      sub|        scalar|
|capture_64_TVALID  |  out|    1|        axis|                      capture_64_V_dest_V|       pointer|
|capture_64_TDEST   |  out|    1|        axis|                      capture_64_V_dest_V|       pointer|
|capture_64_TKEEP   |  out|    8|        axis|                      capture_64_V_keep_V|       pointer|
|capture_64_TSTRB   |  out|    8|        axis|                      capture_64_V_strb_V|       pointer|
|capture_64_TUSER   |  out|    1|        axis|                      capture_64_V_user_V|       pointer|
|capture_64_TLAST   |  out|    1|        axis|                      capture_64_V_last_V|       pointer|
|capture_64_TID     |  out|    1|        axis|                        capture_64_V_id_V|       pointer|
|trace_64_TREADY    |  out|    1|        axis|                        trace_64_V_dest_V|       pointer|
|trace_64_TDEST     |   in|    1|        axis|                        trace_64_V_dest_V|       pointer|
|trace_64_TKEEP     |   in|    8|        axis|                        trace_64_V_keep_V|       pointer|
|trace_64_TSTRB     |   in|    8|        axis|                        trace_64_V_strb_V|       pointer|
|trace_64_TUSER     |   in|    1|        axis|                        trace_64_V_user_V|       pointer|
|trace_64_TLAST     |   in|    1|        axis|                        trace_64_V_last_V|       pointer|
|trace_64_TID       |   in|    1|        axis|                          trace_64_V_id_V|       pointer|
|conv_i             |   in|   32|     ap_none|                                   conv_i|        scalar|
+-------------------+-----+-----+------------+-----------------------------------------+--------------+

