package cart

import (
	"fmt"

	"github.com/nkane/nessy/internal/nes"
)

// CartState is the discriminated-union save-state for any mapper.
// Exactly one of the per-mapper fields is non-nil on a populated
// state; Kind names the mapper so the loader can route the right
// branch. The cart's PRG bytes are NOT persisted — they come from
// the ROM file at load time. CHR is persisted only for CHR-RAM carts
// (CHR-ROM is immutable + part of the ROM).
type CartState struct {
	Kind  string // "NROM" | "UxROM" | "CNROM" | "MMC1" | "MMC3" | "MMC5" | "AOROM" | "FME7" | "VRC" | "VRC6" | "VRC7"
	NROM  *NROMState
	UxROM *UxROMState
	CNROM *CNROMState
	MMC1  *MMC1State
	MMC3  *MMC3State
	MMC5  *MMC5State
	AOROM *AOROMState
	FME7  *FME7State
	VRC   *VRCState
	VRC6  *VRC6State
	VRC7  *VRC7State
}

// MMC5State captures the MMC5 register file + ExRAM + work RAM. The
// PPU-integration phases (nametable mapping, scanline IRQ) add their
// state fields here as they land.
type MMC5State struct {
	PrgMode        byte
	ChrMode        byte
	PrgRAMProtect1 byte
	PrgRAMProtect2 byte
	ExramMode      byte
	NtMapping      byte
	FillTile       byte
	FillColor      byte
	ChrUpperBits   byte
	PrgBanks       [5]byte
	ChrBanks       [12]byte
	Mult1, Mult2   byte
	IRQTarget      byte
	IRQEnabled     bool
	IRQPending     bool
	Exram          [0x400]byte
	PRGRAM         []byte
	CHRRAM         []byte
}

// VRC7State — banking + IRQ + PRG-RAM + CHR-RAM (rare). Audio
// chip state lives in apu.VRC7Audio (not persisted — same
// rationale as Sunsoft 5B + VRC6: chips restored cold are silent
// until the game writes their registers).
type VRC7State struct {
	PrgBanks          [3]byte
	ChrBanks          [8]byte
	Mirroring         nes.Mirroring
	WRAMOn            bool
	IRQLatch          byte
	IRQCounter        byte
	IRQEnable         bool
	IRQEnableAfterAck bool
	IRQMode           byte
	IRQPrescaler      int
	IRQPending        bool
	PRGRAM            [0x2000]byte
	CHRRAM            []byte
}

// VRC6State — banking + IRQ + PRG-RAM + CHR-RAM (rare). VRC6 audio
// chip state lives in apu.VRC6Audio (not persisted today — same
// rationale as Sunsoft 5B: audio chip state restored from cold is
// silent until the game writes registers again).
type VRC6State struct {
	IsVRC6b           bool
	PrgBank16         byte
	PrgBank8          byte
	ChrBanks          [8]byte
	Mirroring         nes.Mirroring
	IRQLatch          byte
	IRQCounter        byte
	IRQEnable         bool
	IRQEnableAfterAck bool
	IRQMode           byte
	IRQPrescaler      int
	IRQPending        bool
	PRGRAM            [0x2000]byte
	CHRRAM            []byte
}

// NROMState — work RAM ($6000-$7FFF) + CHR-RAM (when present) are the
// mutable regions.
type NROMState struct {
	WRAM   []byte
	CHRRAM []byte // nil if CHR-ROM
}

// AOROMState — 32 KiB bank reg + runtime single-screen mirroring +
// CHR-RAM.
type AOROMState struct {
	PrgBank   byte
	Mirroring nes.Mirroring
	CHRRAM    []byte
}

// UxROMState — bank reg + CHR-RAM + bus-conflict variant flag.
type UxROMState struct {
	PrgBank  byte
	CHRRAM   []byte
	BusConfl bool
}

// CNROMState — CHR bank reg + CHR-RAM (rare).
type CNROMState struct {
	ChrBank byte
	CHRRAM  []byte
}

// MMC1State — full register file + PRG-RAM + CHR-RAM (when applicable).
type MMC1State struct {
	Shift, WriteCnt    byte
	Control            byte
	ChrBank0, ChrBank1 byte
	PrgBank            byte
	Mirroring          nes.Mirroring
	PRGRAM             [0x2000]byte
	CHRRAM             []byte // nil if CHR-ROM
}

// VRCState — VRC2 / VRC4 bank registers + IRQ + PRG-RAM + CHR-RAM (rare).
type VRCState struct {
	PrgBank0          byte
	PrgBank1          byte
	PrgMode           bool
	ChrBanks          [8]byte
	Mirroring         nes.Mirroring
	IRQLatch          byte
	IRQCounter        byte
	IRQEnable         bool
	IRQEnableAfterAck bool
	IRQMode           byte
	IRQPrescaler      int
	IRQPending        bool
	PRGRAM            [0x2000]byte
	CHRRAM            []byte
}

// FME7State — command latch + bank regs + IRQ + PRG-RAM + CHR-RAM (rare).
type FME7State struct {
	Command        byte
	ChrBanks       [8]byte
	PrgRAMBk       byte
	PrgBanks       [3]byte
	Mirroring      nes.Mirroring
	IRQCountEnable bool
	IRQEnable      bool
	IRQCounter     uint16
	IRQPending     bool
	PRGRAM         [0x2000]byte
	CHRRAM         []byte
}

// MMC3State — bank registers + IRQ counter + PRG-RAM + CHR-RAM (rare).
type MMC3State struct {
	BankSelect byte
	BankRegs   [8]byte
	MirrorH    bool
	FourScreen bool
	IRQLatch   byte
	IRQCounter byte
	IRQReload  bool
	IRQEnabled bool
	IRQPending bool
	PrevA12    bool
	RevA       bool
	PRGRAM     [0x2000]byte
	CHRRAM     []byte
}

// SaveCart routes through the concrete type to capture mapper-
// specific state. Unknown mappers error.
func SaveCart(c Cartridge) (CartState, error) {
	switch m := c.(type) {
	case *NROM:
		return CartState{Kind: "NROM", NROM: m.saveState()}, nil
	case *UxROM:
		return CartState{Kind: "UxROM", UxROM: m.saveState()}, nil
	case *CNROM:
		return CartState{Kind: "CNROM", CNROM: m.saveState()}, nil
	case *MMC1:
		return CartState{Kind: "MMC1", MMC1: m.saveState()}, nil
	case *MMC3:
		return CartState{Kind: "MMC3", MMC3: m.saveState()}, nil
	case *MMC5:
		return CartState{Kind: "MMC5", MMC5: m.saveState()}, nil
	case *AOROM:
		return CartState{Kind: "AOROM", AOROM: m.saveState()}, nil
	case *FME7:
		return CartState{Kind: "FME7", FME7: m.saveState()}, nil
	case *VRC:
		return CartState{Kind: "VRC", VRC: m.saveState()}, nil
	case *VRC6:
		return CartState{Kind: "VRC6", VRC6: m.saveState()}, nil
	case *VRC7:
		return CartState{Kind: "VRC7", VRC7: m.saveState()}, nil
	default:
		return CartState{}, fmt.Errorf("cart: unsupported type for save-state %T", c)
	}
}

// LoadCart applies s onto the cart c. Cart and state Kind must
// match — loading an MMC1 state into an NROM cart errors instead of
// silently dropping fields.
func LoadCart(c Cartridge, s CartState) error {
	switch m := c.(type) {
	case *NROM:
		if s.Kind != "NROM" || s.NROM == nil {
			return fmt.Errorf("cart: state kind %q doesn't match NROM cart", s.Kind)
		}
		return m.loadState(*s.NROM)
	case *UxROM:
		if s.Kind != "UxROM" || s.UxROM == nil {
			return fmt.Errorf("cart: state kind %q doesn't match UxROM cart", s.Kind)
		}
		return m.loadState(*s.UxROM)
	case *CNROM:
		if s.Kind != "CNROM" || s.CNROM == nil {
			return fmt.Errorf("cart: state kind %q doesn't match CNROM cart", s.Kind)
		}
		return m.loadState(*s.CNROM)
	case *MMC1:
		if s.Kind != "MMC1" || s.MMC1 == nil {
			return fmt.Errorf("cart: state kind %q doesn't match MMC1 cart", s.Kind)
		}
		return m.loadState(*s.MMC1)
	case *MMC3:
		if s.Kind != "MMC3" || s.MMC3 == nil {
			return fmt.Errorf("cart: state kind %q doesn't match MMC3 cart", s.Kind)
		}
		return m.loadState(*s.MMC3)
	case *MMC5:
		if s.Kind != "MMC5" || s.MMC5 == nil {
			return fmt.Errorf("cart: state kind %q doesn't match MMC5 cart", s.Kind)
		}
		return m.loadState(*s.MMC5)
	case *AOROM:
		if s.Kind != "AOROM" || s.AOROM == nil {
			return fmt.Errorf("cart: state kind %q doesn't match AOROM cart", s.Kind)
		}
		return m.loadState(*s.AOROM)
	case *FME7:
		if s.Kind != "FME7" || s.FME7 == nil {
			return fmt.Errorf("cart: state kind %q doesn't match FME7 cart", s.Kind)
		}
		return m.loadState(*s.FME7)
	case *VRC:
		if s.Kind != "VRC" || s.VRC == nil {
			return fmt.Errorf("cart: state kind %q doesn't match VRC cart", s.Kind)
		}
		return m.loadState(*s.VRC)
	case *VRC6:
		if s.Kind != "VRC6" || s.VRC6 == nil {
			return fmt.Errorf("cart: state kind %q doesn't match VRC6 cart", s.Kind)
		}
		return m.loadState(*s.VRC6)
	case *VRC7:
		if s.Kind != "VRC7" || s.VRC7 == nil {
			return fmt.Errorf("cart: state kind %q doesn't match VRC7 cart", s.Kind)
		}
		return m.loadState(*s.VRC7)
	default:
		return fmt.Errorf("cart: unsupported type for load-state %T", c)
	}
}

// --- NROM ---

func (c *NROM) saveState() *NROMState {
	s := &NROMState{}
	s.WRAM = append(s.WRAM, c.wram...)
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *NROM) loadState(s NROMState) error {
	if len(s.WRAM) != len(c.wram) {
		return fmt.Errorf("nrom: WRAM length mismatch (have %d, got %d)", len(c.wram), len(s.WRAM))
	}
	copy(c.wram, s.WRAM)
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("nrom: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}

// --- UxROM ---

func (c *UxROM) saveState() *UxROMState {
	s := &UxROMState{PrgBank: c.prgBank, BusConfl: c.busConfl}
	s.CHRRAM = append(s.CHRRAM, c.chr...)
	return s
}

func (c *UxROM) loadState(s UxROMState) error {
	c.prgBank = s.PrgBank
	c.busConfl = s.BusConfl
	if len(s.CHRRAM) != len(c.chr) {
		return fmt.Errorf("uxrom: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
	}
	copy(c.chr, s.CHRRAM)
	return nil
}

// --- CNROM ---

func (c *CNROM) saveState() *CNROMState {
	s := &CNROMState{ChrBank: c.chrBank}
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *CNROM) loadState(s CNROMState) error {
	c.chrBank = s.ChrBank
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("cnrom: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}

// --- MMC1 ---

func (c *MMC1) saveState() *MMC1State {
	s := &MMC1State{
		Shift: c.shift, WriteCnt: c.writeCnt,
		Control:  c.control,
		ChrBank0: c.chrBank0, ChrBank1: c.chrBank1,
		PrgBank:   c.prgBank,
		Mirroring: c.mirroring,
		PRGRAM:    c.prgRAM,
	}
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *MMC1) loadState(s MMC1State) error {
	c.shift = s.Shift
	c.writeCnt = s.WriteCnt
	c.control = s.Control
	c.chrBank0 = s.ChrBank0
	c.chrBank1 = s.ChrBank1
	c.prgBank = s.PrgBank
	c.mirroring = s.Mirroring
	c.prgRAM = s.PRGRAM
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("mmc1: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}

// --- VRC2 / VRC4 ---

func (c *VRC) saveState() *VRCState {
	s := &VRCState{
		PrgBank0:          c.prgBank0,
		PrgBank1:          c.prgBank1,
		PrgMode:           c.prgMode,
		ChrBanks:          c.chrBanks,
		Mirroring:         c.mirroring,
		IRQLatch:          c.irqLatch,
		IRQCounter:        c.irqCounter,
		IRQEnable:         c.irqEnable,
		IRQEnableAfterAck: c.irqEnableAfterAck,
		IRQMode:           c.irqMode,
		IRQPrescaler:      c.irqPrescaler,
		IRQPending:        c.irqPending,
		PRGRAM:            c.prgRAM,
	}
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *VRC) loadState(s VRCState) error {
	c.prgBank0 = s.PrgBank0
	c.prgBank1 = s.PrgBank1
	c.prgMode = s.PrgMode
	c.chrBanks = s.ChrBanks
	c.mirroring = s.Mirroring
	c.irqLatch = s.IRQLatch
	c.irqCounter = s.IRQCounter
	c.irqEnable = s.IRQEnable
	c.irqEnableAfterAck = s.IRQEnableAfterAck
	c.irqMode = s.IRQMode
	c.irqPrescaler = s.IRQPrescaler
	c.irqPending = s.IRQPending
	c.prgRAM = s.PRGRAM
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("vrc: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}

// --- VRC6 ---

func (c *VRC6) saveState() *VRC6State {
	s := &VRC6State{
		IsVRC6b:           c.isVRC6b,
		PrgBank16:         c.prgBank16,
		PrgBank8:          c.prgBank8,
		ChrBanks:          c.chrBanks,
		Mirroring:         c.mirroring,
		IRQLatch:          c.irqLatch,
		IRQCounter:        c.irqCounter,
		IRQEnable:         c.irqEnable,
		IRQEnableAfterAck: c.irqEnableAfterAck,
		IRQMode:           c.irqMode,
		IRQPrescaler:      c.irqPrescaler,
		IRQPending:        c.irqPending,
		PRGRAM:            c.prgRAM,
	}
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *VRC6) loadState(s VRC6State) error {
	c.isVRC6b = s.IsVRC6b
	c.prgBank16 = s.PrgBank16
	c.prgBank8 = s.PrgBank8
	c.chrBanks = s.ChrBanks
	c.mirroring = s.Mirroring
	c.irqLatch = s.IRQLatch
	c.irqCounter = s.IRQCounter
	c.irqEnable = s.IRQEnable
	c.irqEnableAfterAck = s.IRQEnableAfterAck
	c.irqMode = s.IRQMode
	c.irqPrescaler = s.IRQPrescaler
	c.irqPending = s.IRQPending
	c.prgRAM = s.PRGRAM
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("vrc6: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}

// --- VRC7 ---

func (c *VRC7) saveState() *VRC7State {
	s := &VRC7State{
		PrgBanks:          c.prgBanks,
		ChrBanks:          c.chrBanks,
		Mirroring:         c.mirroring,
		WRAMOn:            c.wramOn,
		IRQLatch:          c.irqLatch,
		IRQCounter:        c.irqCounter,
		IRQEnable:         c.irqEnable,
		IRQEnableAfterAck: c.irqEnableAfterAck,
		IRQMode:           c.irqMode,
		IRQPrescaler:      c.irqPrescaler,
		IRQPending:        c.irqPending,
		PRGRAM:            c.prgRAM,
	}
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *VRC7) loadState(s VRC7State) error {
	c.prgBanks = s.PrgBanks
	c.chrBanks = s.ChrBanks
	c.mirroring = s.Mirroring
	c.wramOn = s.WRAMOn
	c.irqLatch = s.IRQLatch
	c.irqCounter = s.IRQCounter
	c.irqEnable = s.IRQEnable
	c.irqEnableAfterAck = s.IRQEnableAfterAck
	c.irqMode = s.IRQMode
	c.irqPrescaler = s.IRQPrescaler
	c.irqPending = s.IRQPending
	c.prgRAM = s.PRGRAM
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("vrc7: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}

// --- AOROM ---

func (c *AOROM) saveState() *AOROMState {
	s := &AOROMState{PrgBank: c.prgBank, Mirroring: c.mirroring}
	s.CHRRAM = append(s.CHRRAM, c.chr...)
	return s
}

func (c *AOROM) loadState(s AOROMState) error {
	c.prgBank = s.PrgBank
	c.mirroring = s.Mirroring
	if len(s.CHRRAM) != len(c.chr) {
		return fmt.Errorf("aorom: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
	}
	copy(c.chr, s.CHRRAM)
	return nil
}

// --- FME-7 ---

func (c *FME7) saveState() *FME7State {
	s := &FME7State{
		Command:        c.command,
		ChrBanks:       c.chrBanks,
		PrgRAMBk:       c.prgRAMBk,
		PrgBanks:       c.prgBanks,
		Mirroring:      c.mirroring,
		IRQCountEnable: c.irqCountEnable,
		IRQEnable:      c.irqEnable,
		IRQCounter:     c.irqCounter,
		IRQPending:     c.irqPending,
		PRGRAM:         c.prgRAM,
	}
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *FME7) loadState(s FME7State) error {
	c.command = s.Command
	c.chrBanks = s.ChrBanks
	c.prgRAMBk = s.PrgRAMBk
	c.prgBanks = s.PrgBanks
	c.mirroring = s.Mirroring
	c.irqCountEnable = s.IRQCountEnable
	c.irqEnable = s.IRQEnable
	c.irqCounter = s.IRQCounter
	c.irqPending = s.IRQPending
	c.prgRAM = s.PRGRAM
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("fme7: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}

// --- MMC3 ---

func (c *MMC3) saveState() *MMC3State {
	s := &MMC3State{
		BankSelect: c.bankSelect,
		BankRegs:   c.bankRegs,
		MirrorH:    c.mirrorH,
		FourScreen: c.fourScreen,
		IRQLatch:   c.irqLatch,
		IRQCounter: c.irqCounter,
		IRQReload:  c.irqReload,
		IRQEnabled: c.irqEnabled,
		IRQPending: c.irqPending,
		PrevA12:    c.prevA12,
		RevA:       c.revA,
		PRGRAM:     c.prgRAM,
	}
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *MMC3) loadState(s MMC3State) error {
	c.bankSelect = s.BankSelect
	c.bankRegs = s.BankRegs
	c.mirrorH = s.MirrorH
	c.fourScreen = s.FourScreen
	c.irqLatch = s.IRQLatch
	c.irqCounter = s.IRQCounter
	c.irqReload = s.IRQReload
	c.irqEnabled = s.IRQEnabled
	c.irqPending = s.IRQPending
	c.prevA12 = s.PrevA12
	c.revA = s.RevA
	c.prgRAM = s.PRGRAM
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("mmc3: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}

// --- MMC5 ---

func (c *MMC5) saveState() *MMC5State {
	s := &MMC5State{
		PrgMode:        c.prgMode,
		ChrMode:        c.chrMode,
		PrgRAMProtect1: c.prgRAMProtect1,
		PrgRAMProtect2: c.prgRAMProtect2,
		ExramMode:      c.exramMode,
		NtMapping:      c.ntMapping,
		FillTile:       c.fillTile,
		FillColor:      c.fillColor,
		ChrUpperBits:   c.chrUpperBits,
		PrgBanks:       c.prgBanks,
		ChrBanks:       c.chrBanks,
		Mult1:          c.mult1,
		Mult2:          c.mult2,
		IRQTarget:      c.irqTarget,
		IRQEnabled:     c.irqEnabled,
		IRQPending:     c.irqPending,
		Exram:          c.exram,
		PRGRAM:         append([]byte(nil), c.prgRAM...),
	}
	if c.chrIsRAM {
		s.CHRRAM = append(s.CHRRAM, c.chr...)
	}
	return s
}

func (c *MMC5) loadState(s MMC5State) error {
	if len(s.PRGRAM) != len(c.prgRAM) {
		return fmt.Errorf("mmc5: PRG-RAM length mismatch (have %d, got %d)", len(c.prgRAM), len(s.PRGRAM))
	}
	c.prgMode = s.PrgMode
	c.chrMode = s.ChrMode
	c.prgRAMProtect1 = s.PrgRAMProtect1
	c.prgRAMProtect2 = s.PrgRAMProtect2
	c.exramMode = s.ExramMode
	c.ntMapping = s.NtMapping
	c.fillTile = s.FillTile
	c.fillColor = s.FillColor
	c.chrUpperBits = s.ChrUpperBits
	c.prgBanks = s.PrgBanks
	c.chrBanks = s.ChrBanks
	c.mult1 = s.Mult1
	c.mult2 = s.Mult2
	c.irqTarget = s.IRQTarget
	c.irqEnabled = s.IRQEnabled
	c.irqPending = s.IRQPending
	c.exram = s.Exram
	copy(c.prgRAM, s.PRGRAM)
	if c.chrIsRAM {
		if len(s.CHRRAM) != len(c.chr) {
			return fmt.Errorf("mmc5: CHR-RAM length mismatch (have %d, got %d)", len(c.chr), len(s.CHRRAM))
		}
		copy(c.chr, s.CHRRAM)
	}
	return nil
}
