#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0087B680 .scope module, "regisLeft" "regisLeft" 2 103;
 .timescale 0 0;
L_0087F470 .functor AND 1, v007517E8_0, C4<z>, C4<1>, C4<1>;
v00751898_0 .net "clear", 0 0, v00751688_0; 1 drivers
v007518F0_0 .net "clk", 0 0, v00751840_0; 1 drivers
v00751948_0 .var "constante", 0 0;
v007519A0_0 .net "data", 0 0, v007517E8_0; 1 drivers
v007519F8_0 .net "datload", 0 0, C4<z>; 0 drivers
v00751A50_0 .net "load", 0 0, v00751738_0; 1 drivers
v00751AA8_0 .net "preset", 0 0, v007515D8_0; 1 drivers
RS_007271E4/0/0 .resolv tri, L_00751C08, L_00751CB8, L_00751DC0, L_00751EC8;
RS_007271E4/0/4 .resolv tri, L_00752000, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_007271E4 .resolv tri, RS_007271E4/0/0, RS_007271E4/0/4, C4<zzzzz>, C4<zzzzz>;
v00751B00_0 .net8 "q", 4 0, RS_007271E4; 5 drivers
RS_007271FC/0/0 .resolv tri, L_00751C60, L_00751D10, L_00751E18, L_00751F20;
RS_007271FC/0/4 .resolv tri, L_00752058, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_007271FC .resolv tri, RS_007271FC/0/0, RS_007271FC/0/4, C4<zzzzz>, C4<zzzzz>;
v00751B58_0 .net8 "qnot", 4 0, RS_007271FC; 5 drivers
v00751BB0_0 .net "saida", 0 0, L_0087F470; 1 drivers
L_00751C08 .part/pv v007514D0_0, 0, 1, 5;
L_00751C60 .part/pv v00751528_0, 0, 1, 5;
L_00751CB8 .part/pv v007512C0_0, 1, 1, 5;
L_00751D10 .part/pv v00751318_0, 1, 1, 5;
L_00751D68 .part RS_007271E4, 0, 1;
L_00751DC0 .part/pv v007510B0_0, 2, 1, 5;
L_00751E18 .part/pv v00751108_0, 2, 1, 5;
L_00751E70 .part RS_007271E4, 1, 1;
L_00751EC8 .part/pv v00722690_0, 3, 1, 5;
L_00751F20 .part/pv v007226E8_0, 3, 1, 5;
L_00751F78 .part RS_007271E4, 2, 1;
L_00752000 .part/pv v00713D68_0, 4, 1, 5;
L_00752058 .part/pv v00714EE8_0, 4, 1, 5;
L_007520B0 .part RS_007271E4, 3, 1;
S_0087B818 .scope module, "teste0" "clock" 2 116, 2 62, S_0087B680;
 .timescale 0 0;
v00751840_0 .var "clk", 0 0;
S_0087B8A0 .scope module, "teste1" "dat" 2 117, 2 32, S_0087B680;
 .timescale 0 0;
v00751790_0 .alias "clk", 0 0, v007518F0_0;
v007517E8_0 .var "sinal", 0 0;
S_0087B928 .scope module, "teste10" "load" 2 118, 2 47, S_0087B680;
 .timescale 0 0;
v007516E0_0 .alias "clk", 0 0, v007518F0_0;
v00751738_0 .var "sinal", 0 0;
S_0087B9B0 .scope module, "teste2" "limpar" 2 119, 2 76, S_0087B680;
 .timescale 0 0;
v00751630_0 .alias "clk", 0 0, v007518F0_0;
v00751688_0 .var "sinal", 0 0;
S_0087B570 .scope module, "teste3" "set" 2 120, 2 86, S_0087B680;
 .timescale 0 0;
v00751580_0 .alias "clk", 0 0, v007518F0_0;
v007515D8_0 .var "sinal", 0 0;
S_0087BA38 .scope module, "teste5" "dff" 2 122, 2 8, S_0087B680;
 .timescale 0 0;
v00751370_0 .alias "clear", 0 0, v00751898_0;
v007513C8_0 .alias "clk", 0 0, v007518F0_0;
v00751420_0 .net "d", 0 0, v00751948_0; 1 drivers
v00751478_0 .alias "preset", 0 0, v00751BB0_0;
v007514D0_0 .var "q", 0 0;
v00751528_0 .var "qnot", 0 0;
S_0087BAC0 .scope module, "teste6" "dff" 2 123, 2 8, S_0087B680;
 .timescale 0 0;
v00751160_0 .alias "clear", 0 0, v00751898_0;
v007511B8_0 .alias "clk", 0 0, v007518F0_0;
v00751210_0 .net "d", 0 0, L_00751D68; 1 drivers
v00751268_0 .alias "preset", 0 0, v00751BB0_0;
v007512C0_0 .var "q", 0 0;
v00751318_0 .var "qnot", 0 0;
S_0087BB48 .scope module, "teste7" "dff" 2 124, 2 8, S_0087B680;
 .timescale 0 0;
v00722918_0 .alias "clear", 0 0, v00751898_0;
v00722970_0 .alias "clk", 0 0, v007518F0_0;
v00751000_0 .net "d", 0 0, L_00751E70; 1 drivers
v00751058_0 .alias "preset", 0 0, v00751BB0_0;
v007510B0_0 .var "q", 0 0;
v00751108_0 .var "qnot", 0 0;
S_0087BBD0 .scope module, "teste8" "dff" 2 125, 2 8, S_0087B680;
 .timescale 0 0;
v00719058_0 .alias "clear", 0 0, v00751898_0;
v007190B0_0 .alias "clk", 0 0, v007518F0_0;
v00719108_0 .net "d", 0 0, L_00751F78; 1 drivers
v00722638_0 .alias "preset", 0 0, v00751BB0_0;
v00722690_0 .var "q", 0 0;
v007226E8_0 .var "qnot", 0 0;
S_0087B5F8 .scope module, "teste9" "dff" 2 126, 2 8, S_0087B680;
 .timescale 0 0;
v0087CC40_0 .alias "clear", 0 0, v00751898_0;
v0087CD60_0 .alias "clk", 0 0, v007518F0_0;
v0087CE58_0 .net "d", 0 0, L_007520B0; 1 drivers
v00713BE8_0 .alias "preset", 0 0, v00751BB0_0;
v00713D68_0 .var "q", 0 0;
v00714EE8_0 .var "qnot", 0 0;
E_0087C6B8 .event posedge, v0087CD60_0;
    .scope S_0087B818;
T_0 ;
    %set/v v00751840_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0087B818;
T_1 ;
    %delay 6, 0;
    %load/v 8, v00751840_0, 1;
    %inv 8, 1;
    %set/v v00751840_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0087B8A0;
T_2 ;
    %wait E_0087C6B8;
    %set/v v007517E8_0, 1, 1;
    %delay 12, 0;
    %set/v v007517E8_0, 0, 1;
    %delay 12, 0;
    %set/v v007517E8_0, 1, 1;
    %delay 96, 0;
    %set/v v007517E8_0, 0, 1;
    %delay 12, 0;
    %set/v v007517E8_0, 1, 1;
    %delay 96, 0;
    %set/v v007517E8_0, 0, 1;
    %delay 12, 0;
    %set/v v007517E8_0, 1, 1;
    %delay 96, 0;
    %set/v v007517E8_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0087B928;
T_3 ;
    %wait E_0087C6B8;
    %set/v v00751738_0, 1, 1;
    %delay 12, 0;
    %set/v v00751738_0, 0, 1;
    %delay 12, 0;
    %set/v v00751738_0, 1, 1;
    %delay 96, 0;
    %set/v v00751738_0, 0, 1;
    %delay 12, 0;
    %set/v v00751738_0, 1, 1;
    %delay 96, 0;
    %set/v v00751738_0, 0, 1;
    %delay 12, 0;
    %set/v v00751738_0, 1, 1;
    %delay 96, 0;
    %set/v v00751738_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0087B9B0;
T_4 ;
    %set/v v00751688_0, 0, 1;
    %delay 12, 0;
    %set/v v00751688_0, 1, 1;
    %delay 300, 0;
    %set/v v00751688_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0087B570;
T_5 ;
    %set/v v007515D8_0, 1, 1;
    %delay 12, 0;
    %set/v v007515D8_0, 0, 1;
    %delay 12, 0;
    %set/v v007515D8_0, 1, 1;
    %delay 96, 0;
    %set/v v007515D8_0, 0, 1;
    %delay 12, 0;
    %set/v v007515D8_0, 1, 1;
    %delay 96, 0;
    %set/v v007515D8_0, 0, 1;
    %delay 12, 0;
    %set/v v007515D8_0, 1, 1;
    %delay 96, 0;
    %set/v v007515D8_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0087BA38;
T_6 ;
    %wait E_0087C6B8;
    %load/v 8, v00751370_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007514D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00751528_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00751478_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007514D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751528_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00751420_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007514D0_0, 0, 8;
    %load/v 8, v00751420_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751528_0, 0, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0087BAC0;
T_7 ;
    %wait E_0087C6B8;
    %load/v 8, v00751160_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007512C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00751318_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00751268_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007512C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751318_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00751210_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007512C0_0, 0, 8;
    %load/v 8, v00751210_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751318_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0087BB48;
T_8 ;
    %wait E_0087C6B8;
    %load/v 8, v00722918_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007510B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00751108_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00751058_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007510B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751108_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00751000_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007510B0_0, 0, 8;
    %load/v 8, v00751000_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751108_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0087BBD0;
T_9 ;
    %wait E_0087C6B8;
    %load/v 8, v00719058_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00722690_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007226E8_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00722638_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00722690_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007226E8_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00719108_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00722690_0, 0, 8;
    %load/v 8, v00719108_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007226E8_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0087B5F8;
T_10 ;
    %wait E_0087C6B8;
    %load/v 8, v0087CC40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00713D68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00714EE8_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v00713BE8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00713D68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00714EE8_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0087CE58_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00713D68_0, 0, 8;
    %load/v 8, v0087CE58_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00714EE8_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0087B680;
T_11 ;
    %set/v v00751948_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0087B680;
T_12 ;
    %vpi_call 2 134 "$display", "Exercicio 05";
    %vpi_call 2 135 "$display", "Autor: Rodolfo Herman - 451612";
    %vpi_call 2 136 "$display", "\012Registrador de deslocamento circular para a direita\012";
    %vpi_call 2 137 "$monitor", "Estagio1 = %b  Estagio2 = %b  Estagio3 = %b  Estagio4 = %b  Estagio5 = %b", &PV<v00751B00_0, 0, 1>, &PV<v00751B00_0, 1, 1>, &PV<v00751B00_0, 2, 1>, &PV<v00751B00_0, 3, 1>, &PV<v00751B00_0, 4, 1>;
    %vpi_call 2 138 "$dumpfile", "Exercicio5.vcd";
    %vpi_call 2 139 "$dumpvars", 2'sb01, v007518F0_0, v007519A0_0, v00751898_0, v00751AA8_0;
    %delay 300, 0;
    %vpi_call 2 140 "$finish";
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exercicio05.v";
