\PassOptionsToPackage{unicode=true}{hyperref} % options for packages loaded elsewhere
\PassOptionsToPackage{hyphens}{url}
%
\documentclass[]{article}
\usepackage{lmodern}
\usepackage{amssymb,amsmath}
\usepackage{ifxetex,ifluatex}
\usepackage{fixltx2e} % provides \textsubscript
\ifnum 0\ifxetex 1\fi\ifluatex 1\fi=0 % if pdftex
  \usepackage[T1]{fontenc}
  \usepackage[utf8]{inputenc}
  \usepackage{textcomp} % provides euro and other symbols
\else % if luatex or xelatex
  \usepackage{unicode-math}
  \defaultfontfeatures{Ligatures=TeX,Scale=MatchLowercase}
\fi
% use upquote if available, for straight quotes in verbatim environments
\IfFileExists{upquote.sty}{\usepackage{upquote}}{}
% use microtype if available
\IfFileExists{microtype.sty}{%
\usepackage[]{microtype}
\UseMicrotypeSet[protrusion]{basicmath} % disable protrusion for tt fonts
}{}
\IfFileExists{parskip.sty}{%
\usepackage{parskip}
}{% else
\setlength{\parindent}{0pt}
\setlength{\parskip}{6pt plus 2pt minus 1pt}
}
\usepackage{hyperref}
\hypersetup{
            pdftitle={Processing Unit verified with UVM},
            pdfauthor={QueenField},
            pdfborder={0 0 0},
            breaklinks=true}
\urlstyle{same}  % don't use monospace font for urls
\usepackage[left=3cm,right=2cm,top=3cm,bottom=2cm]{geometry}
\usepackage{color}
\usepackage{fancyvrb}
\newcommand{\VerbBar}{|}
\newcommand{\VERB}{\Verb[commandchars=\\\{\}]}
\DefineVerbatimEnvironment{Highlighting}{Verbatim}{commandchars=\\\{\}}
% Add ',fontsize=\small' for more characters per line
\newenvironment{Shaded}{}{}
\newcommand{\AlertTok}[1]{\textcolor[rgb]{1.00,0.00,0.00}{\textbf{#1}}}
\newcommand{\AnnotationTok}[1]{\textcolor[rgb]{0.38,0.63,0.69}{\textbf{\textit{#1}}}}
\newcommand{\AttributeTok}[1]{\textcolor[rgb]{0.49,0.56,0.16}{#1}}
\newcommand{\BaseNTok}[1]{\textcolor[rgb]{0.25,0.63,0.44}{#1}}
\newcommand{\BuiltInTok}[1]{#1}
\newcommand{\CharTok}[1]{\textcolor[rgb]{0.25,0.44,0.63}{#1}}
\newcommand{\CommentTok}[1]{\textcolor[rgb]{0.38,0.63,0.69}{\textit{#1}}}
\newcommand{\CommentVarTok}[1]{\textcolor[rgb]{0.38,0.63,0.69}{\textbf{\textit{#1}}}}
\newcommand{\ConstantTok}[1]{\textcolor[rgb]{0.53,0.00,0.00}{#1}}
\newcommand{\ControlFlowTok}[1]{\textcolor[rgb]{0.00,0.44,0.13}{\textbf{#1}}}
\newcommand{\DataTypeTok}[1]{\textcolor[rgb]{0.56,0.13,0.00}{#1}}
\newcommand{\DecValTok}[1]{\textcolor[rgb]{0.25,0.63,0.44}{#1}}
\newcommand{\DocumentationTok}[1]{\textcolor[rgb]{0.73,0.13,0.13}{\textit{#1}}}
\newcommand{\ErrorTok}[1]{\textcolor[rgb]{1.00,0.00,0.00}{\textbf{#1}}}
\newcommand{\ExtensionTok}[1]{#1}
\newcommand{\FloatTok}[1]{\textcolor[rgb]{0.25,0.63,0.44}{#1}}
\newcommand{\FunctionTok}[1]{\textcolor[rgb]{0.02,0.16,0.49}{#1}}
\newcommand{\ImportTok}[1]{#1}
\newcommand{\InformationTok}[1]{\textcolor[rgb]{0.38,0.63,0.69}{\textbf{\textit{#1}}}}
\newcommand{\KeywordTok}[1]{\textcolor[rgb]{0.00,0.44,0.13}{\textbf{#1}}}
\newcommand{\NormalTok}[1]{#1}
\newcommand{\OperatorTok}[1]{\textcolor[rgb]{0.40,0.40,0.40}{#1}}
\newcommand{\OtherTok}[1]{\textcolor[rgb]{0.00,0.44,0.13}{#1}}
\newcommand{\PreprocessorTok}[1]{\textcolor[rgb]{0.74,0.48,0.00}{#1}}
\newcommand{\RegionMarkerTok}[1]{#1}
\newcommand{\SpecialCharTok}[1]{\textcolor[rgb]{0.25,0.44,0.63}{#1}}
\newcommand{\SpecialStringTok}[1]{\textcolor[rgb]{0.73,0.40,0.53}{#1}}
\newcommand{\StringTok}[1]{\textcolor[rgb]{0.25,0.44,0.63}{#1}}
\newcommand{\VariableTok}[1]{\textcolor[rgb]{0.10,0.09,0.49}{#1}}
\newcommand{\VerbatimStringTok}[1]{\textcolor[rgb]{0.25,0.44,0.63}{#1}}
\newcommand{\WarningTok}[1]{\textcolor[rgb]{0.38,0.63,0.69}{\textbf{\textit{#1}}}}
\usepackage{longtable,booktabs}
% Fix footnotes in tables (requires footnote package)
\IfFileExists{footnote.sty}{\usepackage{footnote}\makesavenoteenv{longtable}}{}
\setlength{\emergencystretch}{3em}  % prevent overfull lines
\providecommand{\tightlist}{%
  \setlength{\itemsep}{0pt}\setlength{\parskip}{0pt}}
\setcounter{secnumdepth}{0}
% Redefines (sub)paragraphs to behave more like sections
\ifx\paragraph\undefined\else
\let\oldparagraph\paragraph
\renewcommand{\paragraph}[1]{\oldparagraph{#1}\mbox{}}
\fi
\ifx\subparagraph\undefined\else
\let\oldsubparagraph\subparagraph
\renewcommand{\subparagraph}[1]{\oldsubparagraph{#1}\mbox{}}
\fi

% set default figure placement to htbp
\makeatletter
\def\fps@figure{htbp}
\makeatother


\title{Processing Unit verified with UVM}
\author{QueenField}
\date{}

\begin{document}
\maketitle

\hypertarget{introduction}{%
\section{1. INTRODUCTION}\label{introduction}}

\hypertarget{open-source-philosophy}{%
\subsection{1.1. OPEN SOURCE PHILOSOPHY}\label{open-source-philosophy}}

\textbf{For Windows Users!}

\begin{enumerate}
\def\labelenumi{\arabic{enumi}.}
\item
  Settings → Apps → Apps \& features → Related settings, Programs and
  Features → Turn Windows features on or off → Windows Subsystem for
  Linux
\item
  Microsoft Store → INSTALL UBUNTU
\end{enumerate}

type:

\begin{verbatim}
sudo apt update
sudo apt upgrade
\end{verbatim}

\hypertarget{open-source-hardware}{%
\subsubsection{1.1.1. Open Source Hardware}\label{open-source-hardware}}

\hypertarget{msp430-processing-unit}{%
\paragraph{1.1.1.1. MSP430 Processing
Unit}\label{msp430-processing-unit}}

\hypertarget{openrisc-processing-unit}{%
\paragraph{1.1.1.2. OpenRISC Processing
Unit}\label{openrisc-processing-unit}}

\hypertarget{risc-v-processing-unit}{%
\paragraph{1.1.1.3. RISC-V Processing
Unit}\label{risc-v-processing-unit}}

\hypertarget{open-source-software}{%
\subsubsection{1.2.2. Open Source Software}\label{open-source-software}}

\hypertarget{msp430-gnu-compiler-collection}{%
\paragraph{1.2.2.1. MSP430 GNU Compiler
Collection}\label{msp430-gnu-compiler-collection}}

\hypertarget{openrisc-gnu-compiler-collection}{%
\paragraph{1.2.2.2. OpenRISC GNU Compiler
Collection}\label{openrisc-gnu-compiler-collection}}

\hypertarget{risc-v-gnu-compiler-collection}{%
\paragraph{1.2.2.3. RISC-V GNU Compiler
Collection}\label{risc-v-gnu-compiler-collection}}

\hypertarget{risc-v-isa}{%
\subsection{1.2. RISC-V ISA}\label{risc-v-isa}}

\hypertarget{isa-bases}{%
\subsubsection{1.2.1. ISA Bases}\label{isa-bases}}

\hypertarget{risc-v-32}{%
\paragraph{1.2.1.1. RISC-V 32}\label{risc-v-32}}

\hypertarget{risc-v-64}{%
\paragraph{1.2.1.2. RISC-V 64}\label{risc-v-64}}

\hypertarget{risc-v-128}{%
\paragraph{1.2.1.3. RISC-V 128}\label{risc-v-128}}

\hypertarget{isa-extensions}{%
\subsubsection{1.2.2. ISA Extensions}\label{isa-extensions}}

\hypertarget{base-integer-instruction-set}{%
\paragraph{1.2.2.1. Base Integer Instruction
Set}\label{base-integer-instruction-set}}

\textbf{RV32I : Base Integer Instruction Set (32 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV32I & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
LUI RD, IMM & IIIIIII & IIIII & IIIII & III & RD4:0 &
0110111\tabularnewline
AUPIC RD, IMM & IIIIIII & IIIII & IIIII & III & RD4:0 &
0010111\tabularnewline
JAL RD, IMM & IIIIIII & IIIII & IIIII & III & RD4:0 &
1101111\tabularnewline
JALR RD,RS1,IMM & IIIIIII & IIIII & RS14:0 & 000 & RD4:0 &
1101111\tabularnewline
BEQ RS1,RS2,IMM & IIIIIII & RS24:0 & RS14:0 & 000 & IIIII &
1100011\tabularnewline
BNE RS1,RS2,IMM & IIIIIII & RS24:0 & RS14:0 & 001 & IIIII &
1100011\tabularnewline
BLT RS1,RS2,IMM & IIIIIII & RS24:0 & RS14:0 & 100 & IIIII &
1100011\tabularnewline
BGE RS1,RS2,IMM & IIIIIII & RS24:0 & RS14:0 & 101 & IIIII &
1100011\tabularnewline
BLTU RS1,RS2,IMM & IIIIIII & RS24:0 & RS14:0 & 110 & IIIII &
1100011\tabularnewline
BGEU RS1,RS2,IMM & IIIIIII & RS24:0 & RS14:0 & 111 & IIIII &
1100011\tabularnewline
LB RD, RS1 & IIIIIII & IIIII & RS14:0 & 000 & RD4:0 &
0000011\tabularnewline
LH RD, RS1 & IIIIIII & IIIII & RS14:0 & 001 & RD4:0 &
0000011\tabularnewline
LW RD, RS1 & IIIIIII & IIIII & RS14:0 & 010 & RD4:0 &
0000011\tabularnewline
LBU RD, RS1 & IIIIIII & IIIII & RS14:0 & 100 & RD4:0 &
0000011\tabularnewline
LHU RD, RS1 & IIIIIII & IIIII & RS14:0 & 101 & RD4:0 &
0000011\tabularnewline
SB RS2,RS1 & IIIIIII & RS24:0 & RS14:0 & 000 & IIIII &
0100011\tabularnewline
SH RS2,RS1 & IIIIIII & RS24:0 & RS14:0 & 001 & IIIII &
0100011\tabularnewline
SW RS2,RS1 & IIIIIII & RS24:0 & RS14:0 & 010 & IIIII &
0100011\tabularnewline
ADDI RD,RS1,IMM & IIIIIII & IIIII & RS14:0 & 000 & RD4:0 &
0010011\tabularnewline
SLTI RD,RS1,IMM & IIIIIII & IIIII & RS14:0 & 010 & RD4:0 &
0010011\tabularnewline
SLTIU RD,RS1,IMM & IIIIIII & IIIII & RS14:0 & 011 & RD4:0 &
0010011\tabularnewline
XORI RD,RS1,IMM & IIIIIII & IIIII & RS14:0 & 100 & RD4:0 &
0010011\tabularnewline
ORI RD,RS1,IMM & IIIIIII & IIIII & RS14:0 & 110 & RD4:0 &
0010011\tabularnewline
ANDI RD,RS1,IMM & IIIIIII & IIIII & RS14:0 & 111 & RD4:0 &
0010011\tabularnewline
SLLI RD,RS1,IMM & 0000000 & IIII & RS14:0 & 001 & RD4:0 &
0010011\tabularnewline
SRLI RD,RS1,IMM & 0000000 & IIII & RS14:0 & 101 & RD4:0 &
0010011\tabularnewline
SRAI RD,RS1,IMM & 0100000 & IIII & RS14:0 & 101 & RD4:0 &
0010011\tabularnewline
ADD RD,RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 000 & RD4:0 &
0110011\tabularnewline
SUB RD,RS1,RS2 & 0100000 & RS24:0 & RS14:0 & 000 & RD4:0 &
0110011\tabularnewline
SLL RD,RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 001 & RD4:0 &
0110011\tabularnewline
SLT RD,RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 010 & RD4:0 &
0110011\tabularnewline
SLTU RD,RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 011 & RD4:0 &
0110011\tabularnewline
XOR RD,RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 100 & RD4:0 &
0110011\tabularnewline
SRL RD,RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 101 & RD4:0 &
0110011\tabularnewline
SRA RD,RS1,RS2 & 0100000 & RS24:0 & RS14:0 & 101 & RD4:0 &
0110011\tabularnewline
OR RD,RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 110 & RD4:0 &
0110011\tabularnewline
AND RD,RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 111 & RD4:0 &
0110011\tabularnewline
FENCE PRED,SUCC & 0000PPP & PSSSS & 00000 & 000 & 00000 &
0001111\tabularnewline
FENCE.I & 0000P00 & 00000 & 00000 & 001 & 00000 & 0001111\tabularnewline
\bottomrule
\end{longtable}

\textbf{RV64I : Base Integer Instruction Set (64 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV64I & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
LWU RD, RS1 & IIIIIII & IIIII & RS14:0 & 110 & RD4:0 &
0000011\tabularnewline
LD RD, RS1 & IIIIIII & IIIII & RS14:0 & 011 & RD4:0 &
0000011\tabularnewline
SD RD, RS1,RS2 & IIIIIII & RS24:0 & RS14:0 & 011 & IIIII &
0000011\tabularnewline
SLLI RD, RS1,IMM & 0000000 & IIIII & RS14:0 & 001 & RD4:0 &
0010011\tabularnewline
SRLI RD, RS1,IMM & 0000000 & IIIII & RS14:0 & 001 & RD4:0 &
0010011\tabularnewline
SRAI RD, RS1,IMM & 0100000 & IIIII & RS14:0 & 001 & RD4:0 &
0010011\tabularnewline
ADDIW RD, RS1 & IIIIIII & IIIII & RS14:0 & 000 & RD4:0 &
0011011\tabularnewline
SLLIW RD, RS1 & 0000000 & IIIII & RS14:0 & 001 & RD4:0 &
0011011\tabularnewline
SRLIW RD, RS1 & 0000000 & IIIII & RS14:0 & 101 & RD4:0 &
0011011\tabularnewline
SRAIW RD, RS1 & 0100000 & IIIII & RS14:0 & 101 & RD4:0 &
0011011\tabularnewline
ADDW RD, RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 000 & RD4:0 &
0111011\tabularnewline
SUBW RD, RS1,RS2 & 0100000 & RS24:0 & RS14:0 & 000 & RD4:0 &
0111011\tabularnewline
SLIW RD, RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 001 & RD4:0 &
0111011\tabularnewline
SRLW RD, RS1,RS2 & 0000000 & RS24:0 & RS14:0 & 101 & RD4:0 &
0111011\tabularnewline
SRAW RD, RS1,RS2 & 0100000 & RS24:0 & RS14:0 & 101 & RD4:0 &
0111011\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{standard-extension-for-integer-multiply-and-divide}{%
\paragraph{1.2.2.2. Standard Extension for Integer Multiply and
Divide}\label{standard-extension-for-integer-multiply-and-divide}}

\textbf{RV32M : Standard Extension for Integer Multiply and Divide (32
bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV32M & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
MUL RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 000 & RD4:0 &
0110011\tabularnewline
MULH RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 001 & RD4:0 &
0110011\tabularnewline
MULHSU RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 010 & RD4:0 &
0110011\tabularnewline
MULHU RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 011 & RD4:0 &
0110011\tabularnewline
DIV RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 100 & RD4:0 &
0110011\tabularnewline
DIVU RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 101 & RD4:0 &
0110011\tabularnewline
REM RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 110 & RD4:0 &
0110011\tabularnewline
REMU RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 111 & RD4:0 &
0110011\tabularnewline
\bottomrule
\end{longtable}

\textbf{Standard Extension for Integer Multiply and Divide (64 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV64M & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
MULW RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 000 & RD4:0 &
0111011\tabularnewline
DIVW RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 100 & RD4:0 &
0111011\tabularnewline
DIVUW RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 101 & RD4:0 &
0111011\tabularnewline
REMW RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 110 & RD4:0 &
0111011\tabularnewline
REMUW RD,RS1,RS2 & 0000001 & RS24:0 & RS14:0 & 111 & RD4:0 &
0111011\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{standard-extension-for-atomic-instructions}{%
\paragraph{1.2.2.3. Standard Extension for Atomic
Instructions}\label{standard-extension-for-atomic-instructions}}

\textbf{RV32A : Standard Extension for Atomic Instructions (32 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV32A & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
LR.W AQRL,RD,RS1 & 00010AQRL & 00000 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
SC.W AQRL,RD,RS2,RS1 & 00011AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOSWAP.W AQRL,RD,RS2,RS1 & 00001AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOSADD.W AQRL,RD,RS2,RS1 & 00000AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOSXOR.W AQRL,RD,RS2,RS1 & 00100AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOOR.W AQRL,RD,RS2,RS1 & 01000AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOAMD.W AQRL,RD,RS2,RS1 & 01100AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOMIN.W AQRL,RD,RS2,RS1 & 10000AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOMAX.W AQRL,RD,RS2,RS1 & 10100AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOMINU.W AQRL,RD,RS2,RS1 & 11000AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
AMOMAXU.W AQRL,RD,RS2,RS1 & 11100AQRL & RS24:0 & RS14:0 & 010 & RD4:0 &
0101111\tabularnewline
\bottomrule
\end{longtable}

\textbf{RV64A : Standard Extension for Atomic Instructions (64 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV64A & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
LR.D AQRL,RD,RS1 & 00010AQRL & 00000 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
SC.D AQRL,RD,RS2,RS1 & 00011AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOSWAP.D AQRL,RD,RS2,RS1 & 00001AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOSADD.D AQRL,RD,RS2,RS1 & 00000AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOSXOR.D AQRL,RD,RS2,RS1 & 00100AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOOR.D AQRL,RD,RS2,RS1 & 01000AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOAMD.D AQRL,RD,RS2,RS1 & 01100AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOMIN.D AQRL,RD,RS2,RS1 & 10000AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOMAX.D AQRL,RD,RS2,RS1 & 10100AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOMINU.D AQRL,RD,RS2,RS1 & 11000AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
AMOMAXU.D AQRL,RD,RS2,RS1 & 11100AQRL & RS24:0 & RS14:0 & 011 & RD4:0 &
0101111\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{standard-extension-for-single-precision-floating-point}{%
\paragraph{1.2.2.4. Standard Extension for Single-Precision
Floating-Point}\label{standard-extension-for-single-precision-floating-point}}

\textbf{RV32F : Standard Extension for Single-Precision Floating-Point
(32 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV32F & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
FLW FRD,RS1 & IIIIIII & IIIII & FRS1 & 010 & FRD &
0000111\tabularnewline
FSW FRS2,RS1 & IIIIIII & FRS2 & FRS1 & 010 & IIIII &
0100111\tabularnewline
FMADD.S RM,FRD,FRS1,FRS2,FRS3 & FRS3\_00 & FRS2 & FRS1 & RM & FRD &
1000011\tabularnewline
FMSUB.S RM,FRD,FRS1,FRS2,FRS3 & FRS3\_00 & FRS2 & FRS1 & RM & FRD &
1000111\tabularnewline
FNMSUB.S RM,FRD,FRS1,FRS2,FRS3 & FRS3\_00 & FRS2 & FRS1 & RM & FRD &
1001011\tabularnewline
FNMADD.S RM,FRD,FRS1,FRS2,FRS3 & FRS3\_00 & FRS2 & FRS1 & RM & FRD &
1001111\tabularnewline
FADD.S RM,FRD,FRS1,FRS2,FRS3 & 0000000 & FRS2 & FRS1 & RM & FRD &
1010011\tabularnewline
FSUB.S RM,FRD,FRS1,FRS2,FRS3 & 0000100 & FRS2 & FRS1 & RM & FRD &
1010011\tabularnewline
FMUL.S RM,FRD,FRS1,FRS2,FRS3 & 0001000 & FRS2 & FRS1 & RM & FRD &
1010011\tabularnewline
FDIV.S RM,FRD,FRS1,FRS2,FRS3 & 0001100 & FRS2 & FRS1 & RM & FRD &
1010011\tabularnewline
FSGNJ.S FRD,FRS1,FRS2 & 0010000 & FRS2 & FRS1 & 000 & FRD &
1010011\tabularnewline
FSGNJN.S FRD,FRS1,FRS2 & 0010000 & FRS2 & FRS1 & 001 & FRD &
1010011\tabularnewline
FSGNJX.S FRD,FRS1,FRS2 & 0010000 & FRS2 & FRS1 & 010 & FRD &
1010011\tabularnewline
FMIN.S FRD,FRS1,FRS2 & 0010100 & FRS2 & FRS1 & 000 & FRD &
1010011\tabularnewline
FMAX.S FRD,FRS1,FRS2 & 0010100 & FRS2 & FRS1 & 001 & FRD &
1010011\tabularnewline
FSQRT.S FRD,FRS1,FRS2 & 0101100 & 00000 & FRS1 & RM & FRD &
1010011\tabularnewline
FLE.S FRD,FRS1,FRS2 & 1010000 & FRS2 & FRS1 & 000 & FRD &
1010011\tabularnewline
FLT.S FRD,FRS1,FRS2 & 1010000 & FRS2 & FRS1 & 001 & FRD &
1010011\tabularnewline
FEQ.S FRD,FRS1,FRS2 & 1010000 & FRS2 & FRS1 & 010 & FRD &
1010011\tabularnewline
FCVT.W.S RM,RD,FRS1 & 1100000 & 00000 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.WU.S RM,RD,FRS1 & 1100000 & 00010 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.S.W RM,RD,FRS1 & 1101000 & 00000 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.S.WU RM,RD,FRS1 & 1101000 & 00010 & FRS1 & RM & FRD &
1010011\tabularnewline
FMV.X.S RD,FRS1 & 1110000 & 00000 & FRS1 & 000 & RD &
1010011\tabularnewline
FCLASS.S RD,FRS1 & 1110000 & 00000 & FRS1 & 001 & RD &
1010011\tabularnewline
FMV.S.X RD,FRS1 & 1111000 & 00000 & RS1 & 000 & FRD &
1010011\tabularnewline
\bottomrule
\end{longtable}

\textbf{RV64F : Standard Extension for Single-Precision Floating-Point
(64 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV64F & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
FCVT.L.S RM,RD,FRS1 & 1100000 & 00010 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.LU.S RM,RD,FRS1 & 1100000 & 00011 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.S.L RM,RD,FRS1 & 1101000 & 00010 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.S.LU RM,RD,FRS1 & 1101000 & 00011 & FRS1 & RM & FRD &
1010011\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{standard-extension-for-double-precision-floating-point}{%
\paragraph{1.2.2.5. Standard Extension for Double-Precision
Floating-Point}\label{standard-extension-for-double-precision-floating-point}}

\textbf{RV32D : Standard Extension for Double-Precision Floating-Point
(32 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV32F & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
FLW FRD,RS1 & IIIIIII & IIIII & FRS1 & 011 & FRD &
0000111\tabularnewline
FSW FRS2,RS1 & IIIIIII & FRS2 & FRS1 & 011 & IIIII &
0100111\tabularnewline
FMADD.D RM,FRD,FRS1,FRS2,FRS3 & FRS3\_01 & FRS2 & FRS1 & RM & FRD &
1000011\tabularnewline
FMSUB.D RM,FRD,FRS1,FRS2,FRS3 & FRS3\_01 & FRS2 & FRS1 & RM & FRD &
1000111\tabularnewline
FNMSUB.D RM,FRD,FRS1,FRS2,FRS3 & FRS3\_01 & FRS2 & FRS1 & RM & FRD &
1001011\tabularnewline
FNMADD.D RM,FRD,FRS1,FRS2,FRS3 & FRS3\_01 & FRS2 & FRS1 & RM & FRD &
1001111\tabularnewline
FADD.D RM,FRD,FRS1,FRS2,FRS3 & 0000001 & FRS2 & FRS1 & RM & FRD &
1010011\tabularnewline
FSUB.D RM,FRD,FRS1,FRS2,FRS3 & 0000101 & FRS2 & FRS1 & RM & FRD &
1010011\tabularnewline
FMUL.D RM,FRD,FRS1,FRS2,FRS3 & 0001001 & FRS2 & FRS1 & RM & FRD &
1010011\tabularnewline
FDIV.D RM,FRD,FRS1,FRS2,FRS3 & 0001101 & FRS2 & FRS1 & RM & FRD &
1010011\tabularnewline
FSGNJ.D FRD,FRS1,FRS2 & 0010001 & FRS2 & FRS1 & 000 & FRD &
1010011\tabularnewline
FSGNJN.D FRD,FRS1,FRS2 & 0010001 & FRS2 & FRS1 & 001 & FRD &
1010011\tabularnewline
FSGNJX.D FRD,FRS1,FRS2 & 0010001 & FRS2 & FRS1 & 010 & FRD &
1010011\tabularnewline
FMIN.D FRD,FRS1,FRS2 & 0010101 & FRS2 & FRS1 & 000 & FRD &
1010011\tabularnewline
FMAX.D FRD,FRS1,FRS2 & 0010101 & FRS2 & FRS1 & 001 & FRD &
1010011\tabularnewline
FSQRT.D FRD,FRS1,FRS2 & 0101101 & 00000 & FRS1 & RM & FRD &
1010011\tabularnewline
FLE.D FRD,FRS1,FRS2 & 1010001 & FRS2 & FRS1 & 000 & FRD &
1010011\tabularnewline
FLT.D FRD,FRS1,FRS2 & 1010001 & FRS2 & FRS1 & 001 & FRD &
1010011\tabularnewline
FEQ.D FRD,FRS1,FRS2 & 1010001 & FRS2 & FRS1 & 010 & FRD &
1010011\tabularnewline
FCVT.W.D RM,RD,FRS1 & 1100001 & 00000 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.WU.D RM,RD,FRS1 & 1100001 & 00010 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.D.W RM,RD,FRS1 & 1101001 & 00000 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.D.WU RM,RD,FRS1 & 1101001 & 00010 & FRS1 & RM & FRD &
1010011\tabularnewline
FCLASS.D RD,FRS1 & 1110001 & 00000 & FRS1 & 001 & RD &
1010011\tabularnewline
\bottomrule
\end{longtable}

\textbf{RV64D : Standard Extension for Double-Precision Floating-Point
(64 bit)}

\begin{longtable}[]{@{}lcccccc@{}}
\toprule
RV64D & 31:25 & 24:20 & 19:15 & 14:12 & 11:7 & 6:0\tabularnewline
\midrule
\endhead
FCVT.L.D RM,RD,FRS1 & 1100001 & 00010 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.LU.D RM,RD,FRS1 & 1100001 & 00011 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.D.L RM,RD,FRS1 & 1101001 & 00010 & FRS1 & RM & FRD &
1010011\tabularnewline
FCVT.D.LU RM,RD,FRS1 & 1101001 & 00011 & FRS1 & RM & FRD &
1010011\tabularnewline
FMV.X.D RD,FRS1 & 1110001 & 00000 & FRS1 & 000 & RD &
1010011\tabularnewline
FMV.D.X RD,FRS1 & 1111001 & 00000 & RS1 & 000 & FRD &
1010011\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{isa-modes}{%
\subsubsection{1.2.3. ISA Modes}\label{isa-modes}}

\hypertarget{risc-v-user}{%
\paragraph{1.2.3.1. RISC-V User}\label{risc-v-user}}

\hypertarget{risc-v-supervisor}{%
\paragraph{1.2.3.2. RISC-V Supervisor}\label{risc-v-supervisor}}

\hypertarget{risc-v-hypervisor}{%
\paragraph{1.2.3.3. RISC-V Hypervisor}\label{risc-v-hypervisor}}

\hypertarget{risc-v-machine}{%
\paragraph{1.2.3.4. RISC-V Machine}\label{risc-v-machine}}

\hypertarget{openrisc-isa}{%
\subsection{1.3. OpenRISC ISA}\label{openrisc-isa}}

\hypertarget{msp430-isa}{%
\subsection{1.4. MSP430 ISA}\label{msp430-isa}}

\hypertarget{projects}{%
\section{2. PROJECTS}\label{projects}}

\hypertarget{core-riscv}{%
\subsection{2.1. CORE-RISCV}\label{core-riscv}}

\hypertarget{definition}{%
\subsubsection{2.1.1. Definition}\label{definition}}

\hypertarget{risc-pipeline}{%
\subsubsection{2.1.2. RISC Pipeline}\label{risc-pipeline}}

In computer science, instruction pipelining is a technique for
implementing instruction-level parallelism within a PU. Pipelining
attempts to keep every part of the processor busy with some instruction
by dividing incoming instructions into a series of sequential steps
performed by different PUs with different parts of instructions
processed in parallel. It allows faster PU throughput than would
otherwise be possible at a given clock rate.

\begin{longtable}[]{@{}lll@{}}
\toprule
Typical & Modified & Module\tabularnewline
\midrule
\endhead
FETCH & FETCH & \texttt{riscv\_if}\tabularnewline
\ldots{} & PRE-DECODE & \texttt{riscv\_id}\tabularnewline
DECODE & DECODE & \texttt{riscv\_id}\tabularnewline
EXECUTE & EXECUTE & \texttt{riscv\_execution}\tabularnewline
MEMORY & MEMORY & \texttt{riscv\_memory}\tabularnewline
WRITE-BACK & WRITE-BACK & \texttt{riscv\_wb}\tabularnewline
\bottomrule
\end{longtable}

\begin{itemize}
\item
  IF -- Instruction Fetch Unit : Send out the PC and fetch the
  instruction from memory into the Instruction Register (IR); increment
  the PC to address the next sequential instruction. The IR is used to
  hold the next instruction that will be needed on subsequent clock
  cycles; likewise the register NPC is used to hold the next sequential
  PC.
\item
  ID -- Instruction Decode Unit : Decode the instruction and access the
  register file to read the registers. This unit gets instruction from
  IF, and extracts opcode and operand from that instruction. It also
  retrieves register values if requested by the operation.
\item
  EX -- Execution Unit : The ALU operates on the operands prepared in
  prior cycle, performing one functions depending on instruction type.
\item
  MEM -- Memory Access Unit : Instructions active in this unit are
  loads, stores and branches.
\item
  WB -- WriteBack Unit : Write the result into the register file,
  whether it comes from the memory system or from the ALU.
\end{itemize}

\hypertarget{core-riscv-organization}{%
\subsubsection{2.1.3. CORE-RISCV
Organization}\label{core-riscv-organization}}

The CORE-RISCV is based on the Harvard architecture, which is a computer
architecture with separate storage and signal pathways for instructions
and data. The implementation is heavily modular, with each particular
functional block of the design being contained within its own HDL module
or modules. The RISCV implementation was developed in order to provide a
better platform for processor component development than previous
implementations.

\begin{longtable}[]{@{}ll@{}}
\toprule
Core & Module description\tabularnewline
\midrule
\endhead
\texttt{riscv\_core} & Core\tabularnewline
\texttt{...riscv\_if} & Instruction Fetch\tabularnewline
\texttt{...riscv\_id} & Instruction Decoder\tabularnewline
\texttt{...riscv\_execution} & Execution Unit\tabularnewline
\texttt{.....riscv\_alu} & Arithmetic \& Logical Unit\tabularnewline
\texttt{.....riscv\_lsu} & Load Store Unit\tabularnewline
\texttt{.....riscv\_bu} & Branch Unit\tabularnewline
\texttt{.....riscv\_mul} & Multiplier Unit\tabularnewline
\texttt{.....riscv\_div} & Division Unit\tabularnewline
\texttt{...riscv\_memory} & Memory Unit\tabularnewline
\texttt{...riscv\_wb} & Data Memory Access (Write Back)\tabularnewline
\texttt{...riscv\_state} & State Unit\tabularnewline
\texttt{...riscv\_rf} & Register File\tabularnewline
\texttt{...riscv\_bp} & Correlating Branch Prediction
Unit\tabularnewline
\texttt{.....riscv\_ram\_1r1w} & RAM 1RW1\tabularnewline
\texttt{.......riscv\_ram\_1r1w\_generic} & RAM 1RW1
Generic\tabularnewline
\texttt{...riscv\_du} & Debug Unit\tabularnewline
\bottomrule
\end{longtable}

In a Harvard architecture, there is no need to make the two memories
share characteristics. In particular, the word width, timing,
implementation technology, and memory address structure can differ. In
some systems, instructions for pre-programmed tasks can be stored in
read-only memory while data memory generally requires read-write memory.
In some systems, there is much more instruction memory than data memory
so instruction addresses are wider than data addresses.

\hypertarget{parameters}{%
\subsubsection{2.1.4. Parameters}\label{parameters}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Parameter & Type & Default & Description\tabularnewline
\midrule
\endhead
\texttt{JEDEC\_BANK} & \texttt{Integer} & 0x0A & JEDEC
Bank\tabularnewline
\texttt{JEDEC\_MANUFACTURER\_ID} & \texttt{Integer} & 0x6E & JEDEC
Manufacturer ID\tabularnewline
\texttt{XLEN} & \texttt{Integer} & 64 & Data Path Width\tabularnewline
\texttt{PLEN} & \texttt{Integer} & 64 & Physical Memory Address
Size\tabularnewline
\texttt{PMP\_CNT} & \texttt{Integer} & 16 & Physical Memory Protection
Entries\tabularnewline
\texttt{PMA\_CNT} & \texttt{Integer} & 16 & Physical Menory Attribute
Entries\tabularnewline
\texttt{HAS\_USER} & \texttt{Integer} & 1 & User Mode
Enable\tabularnewline
\texttt{HAS\_SUPER} & \texttt{Integer} & 1 & Supervisor Mode
Enable\tabularnewline
\texttt{HAS\_HYPER} & \texttt{Integer} & 1 & Hypervisor Mode
Enable\tabularnewline
\texttt{HAS\_RVM} & \texttt{Integer} & 1 & ``M'' Extension
Enable\tabularnewline
\texttt{HAS\_RVA} & \texttt{Integer} & 1 & ``A'' Extension
Enable\tabularnewline
\texttt{HAS\_RVC} & \texttt{Integer} & 1 & ``C'' Extension
Enable\tabularnewline
\texttt{HAS\_BPU} & \texttt{Integer} & 1 & Branch Prediction Unit
Control Enable\tabularnewline
\texttt{IS\_RV32E} & \texttt{Integer} & 0 & Base Integer Instruction Set
Enable\tabularnewline
\texttt{MULT\_LATENCY} & \texttt{Integer} & 1 & Hardware Multiplier
Latency\tabularnewline
\texttt{ICACHE\_SIZE} & \texttt{Integer} & 16 & Instruction Cache
size\tabularnewline
\texttt{ICACHE\_BLOCK\_SIZE} & \texttt{Integer} & 64 & Instruction Cache
block length\tabularnewline
\texttt{ICACHE\_WAYS} & \texttt{Integer} & 2 & Instruction Cache
associativity\tabularnewline
\texttt{ICACHE\_REPLACE\_ALG} & \texttt{Integer} & 0 & Instruction Cache
replacement\tabularnewline
\texttt{DCACHE\_SIZE} & \texttt{Integer} & 16 & Data Cache
size\tabularnewline
\texttt{DCACHE\_BLOCK\_SIZE} & \texttt{Integer} & 64 & Data Cache block
length\tabularnewline
\texttt{DCACHE\_WAYS} & \texttt{Integer} & 2 & Data Cache
associativity\tabularnewline
\texttt{DCACHE\_REPLACE\_ALG} & \texttt{Integer} & 0 & Data Cache
replacement algorithm\tabularnewline
\texttt{HARTID} & \texttt{Integer} & 0 & Hart Identifier\tabularnewline
\texttt{PC\_INIT} & \texttt{Address} & \texttt{\textquotesingle{}h200} &
Program Counter Initialisation Vector\tabularnewline
\texttt{MNMIVEC\_DEFAULT} & \texttt{Address} &
\texttt{PC\_INIT-\textquotesingle{}h004} & Machine Mode
Non-Maskable\tabularnewline
\texttt{MTVEC\_DEFAULT} & \texttt{Address} &
\texttt{PC\_INIT-\textquotesingle{}h040} & Machine Mode Interrupt
Address\tabularnewline
\texttt{HTVEC\_DEFAULT} & \texttt{Address} &
\texttt{PC\_INIT-\textquotesingle{}h080} & Hypervisor Mode Interrupt
Address\tabularnewline
\texttt{STVEC\_DEFAULT} & \texttt{Address} &
\texttt{PC\_INIT-\textquotesingle{}h0C0} & Supervisor Mode Interrupt
Address\tabularnewline
\texttt{UTVEC\_DEFAULT} & \texttt{Address} &
\texttt{PC\_INIT-\textquotesingle{}h100} & User Mode Interrupt
Address\tabularnewline
\texttt{BP\_LOCAL\_BITS} & \texttt{Integer} & 10 & Number of local
predictor bits\tabularnewline
\texttt{BP\_GLOBAL\_BITS} & \texttt{Integer} & 2 & Number of global
predictor bits\tabularnewline
\texttt{BREAKPOINTS} & \texttt{Integer} & 3 & Number of hardware
breakpoints\tabularnewline
\texttt{TECHNOLOGY} & \texttt{String} & \texttt{GENERIC} & Target
Silicon Technology\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-bus}{%
\subsubsection{2.1.5. Instruction Inputs/Outputs
Bus}\label{instruction-inputsoutputs-bus}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{ins\_stb} & 1 & Input & Strobe\tabularnewline
\texttt{ins\_stb\_ack} & 1 & Output & Strobe acknowledge\tabularnewline
\texttt{ins\_d\_ack} & 1 & Output & Data acknowledge\tabularnewline
\texttt{ins\_adri} & \texttt{PLEN} & Input & Start
address\tabularnewline
\texttt{ins\_adro} & \texttt{PLEN} & Output & Response
address\tabularnewline
\texttt{ins\_size} & 3 & Input & Syze\tabularnewline
\texttt{ins\_type} & 3 & Input & Type\tabularnewline
\texttt{ins\_prot} & 3 & Input & Protection\tabularnewline
\texttt{ins\_lock} & 1 & Input & Locked access\tabularnewline
\texttt{ins\_d} & \texttt{XLEN} & Input & Write data\tabularnewline
\texttt{ins\_q} & \texttt{XLEN} & Output & Read data\tabularnewline
\texttt{ins\_ack} & 1 & Output & Acknowledge\tabularnewline
\texttt{ins\_err} & 1 & Output & Error\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-bus}{%
\subsubsection{2.1.6. Data Inputs/Outputs
Bus}\label{data-inputsoutputs-bus}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{dat\_stb} & 1 & Input & Strobe\tabularnewline
\texttt{dat\_stb\_ack} & 1 & Output & Strobe acknowledge\tabularnewline
\texttt{dat\_d\_ack} & 1 & Output & Data acknowledge\tabularnewline
\texttt{dat\_adri} & \texttt{PLEN} & Input & Start
address\tabularnewline
\texttt{dat\_adro} & \texttt{PLEN} & Output & Response
address\tabularnewline
\texttt{dat\_size} & 3 & Input & Syze\tabularnewline
\texttt{dat\_type} & 3 & Input & Type\tabularnewline
\texttt{dat\_prot} & 3 & Input & Protection\tabularnewline
\texttt{dat\_lock} & 1 & Input & Locked access\tabularnewline
\texttt{dat\_d} & \texttt{XLEN} & Input & Write data\tabularnewline
\texttt{dat\_q} & \texttt{XLEN} & Output & Read data\tabularnewline
\texttt{dat\_ack} & 1 & Output & Acknowledge\tabularnewline
\texttt{dat\_err} & 1 & Output & Error\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{pu-riscv}{%
\subsection{2.2. PU-RISCV}\label{pu-riscv}}

\hypertarget{definition-1}{%
\subsubsection{2.2.1. Definition}\label{definition-1}}

The RISC-V implementation has a 32/64/128 bit Microarchitecture, 6
stages data pipeline and an Instruction Set Architecture based on
Reduced Instruction Set Computer. Compatible with AMBA and Wishbone
Buses. For Researching and Developing.

\begin{longtable}[]{@{}ll@{}}
\toprule
Processing Unit & Module description\tabularnewline
\midrule
\endhead
\texttt{riscv\_pu} & Processing Unit\tabularnewline
\texttt{...riscv\_core} & Core\tabularnewline
\texttt{...riscv\_imem\_ctrl} & Instruction Memory Access
Block\tabularnewline
\texttt{...riscv\_biu\ -\ imem} & Bus Interface Unit
(Instruction)\tabularnewline
\texttt{...riscv\_dmem\_ctrl} & Data Memory Access Block\tabularnewline
\texttt{...riscv\_biu\ -\ dmem} & Bus Interface Unit
(Data)\tabularnewline
\bottomrule
\end{longtable}

A PU cache is a hardware cache used by the PU to reduce the average cost
(time or energy) to access instruction/data from the main memory. A
cache is a smaller, faster memory, closer to a core, which stores copies
of the data from frequently used main memory locations. Most CPUs have
different independent caches, including instruction and data caches.

\hypertarget{instruction-cache}{%
\subsubsection{2.2.2. Instruction Cache}\label{instruction-cache}}

\hypertarget{instruction-organization}{%
\paragraph{2.2.2.1. Instruction
Organization}\label{instruction-organization}}

\begin{longtable}[]{@{}ll@{}}
\toprule
Instruction Memory & Module description\tabularnewline
\midrule
\endhead
\texttt{riscv\_imem\_ctrl} & Instruction Memory Access
Block\tabularnewline
\texttt{...riscv\_membuf} & Memory Access Buffer\tabularnewline
\texttt{.....riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_memmisaligned} & Misalignment Check\tabularnewline
\texttt{...riscv\_mmu} & Memory Management Unit\tabularnewline
\texttt{...riscv\_pmachk} & Physical Memory Attributes
Checker\tabularnewline
\texttt{...riscv\_pmpchk} & Physical Memory Protection
Checker\tabularnewline
\texttt{...riscv\_icache\_core} & Instruction Cache (Write
Back)\tabularnewline
\texttt{.....riscv\_ram\_1rw} & RAM 1RW\tabularnewline
\texttt{.......riscv\_ram\_1rw\_generic} & RAM 1RW
Generic\tabularnewline
\texttt{...riscv\_dext} & Data External Access Logic\tabularnewline
\texttt{...riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_mux} & Bus-Interface-Unit Mux\tabularnewline
\texttt{riscv\_biu} & Bus Interface Unit\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-amba4-axi-lite-bus}{%
\paragraph{2.2.2.2. Instruction INPUTS/OUTPUTS AMBA4 AXI-Lite
Bus}\label{instruction-inputsoutputs-amba4-axi-lite-bus}}

\hypertarget{signals-of-the-read-and-write-address-channels}{%
\subparagraph{2.2.2.2.1. Signals of the Read and Write Address
channels}\label{signals-of-the-read-and-write-address-channels}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{AWID} & \texttt{ARID} & \texttt{AXI\_ID\_WIDTH} & Output &
Address ID, to identify multiple streams\tabularnewline
\texttt{AWADDR} & \texttt{ARADDR} & \texttt{AXI\_ADDR\_WIDTH} & Output &
Address of the first beat of the burst\tabularnewline
\texttt{AWLEN} & \texttt{ARLEN} & 8 & Output & Number of beats inside
the burst\tabularnewline
\texttt{AWSIZE} & \texttt{ARSIZE} & 3 & Output & Size of each
beat\tabularnewline
\texttt{AWBURST} & \texttt{ARBURST} & 2 & Output & Type of the
burst\tabularnewline
\texttt{AWLOCK} & \texttt{ARLOCK} & 1 & Output & Lock type, to provide
atomic operations\tabularnewline
\texttt{AWCACHE} & \texttt{ARCACHE} & 4 & Output & Memory type, progress
through the system\tabularnewline
\texttt{AWPROT} & \texttt{ARPROT} & 3 & Output & Protection
type\tabularnewline
\texttt{AWQOS} & \texttt{ARQOS} & 4 & Output & Quality of Service of the
transaction\tabularnewline
\texttt{AWREGION} & \texttt{ARREGION} & 4 & Output & Region identifier,
physical to logical\tabularnewline
\texttt{AWUSER} & \texttt{ARUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{AWVALID} & \texttt{ARVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{AWREADY} & \texttt{ARREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-read-and-write-data-channels}{%
\subparagraph{2.2.2.2.2. Signals of the Read and Write Data
channels}\label{signals-of-the-read-and-write-data-channels}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{WID} & \texttt{RID} & \texttt{AXI\_ID\_WIDTH} & Output & Data
ID, to identify multiple streams\tabularnewline
\texttt{WDATA} & \texttt{RDATA} & \texttt{AXI\_DATA\_WIDTH} & Output &
Read/Write data\tabularnewline
\texttt{-\/-} & \texttt{RRESP} & 2 & Output & Read response, current
RDATA status\tabularnewline
\texttt{WSTRB} & \texttt{-\/-} & \texttt{AXI\_STRB\_WIDTH} & Output &
Byte strobe, WDATA signal\tabularnewline
\texttt{WLAST} & \texttt{RLAST} & 1 & Output & Last beat
identifier\tabularnewline
\texttt{WUSER} & \texttt{RUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{WVALID} & \texttt{RVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{WREADY} & \texttt{RREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-write-response-channel}{%
\subparagraph{2.2.2.2.3. Signals of the Write Response
channel}\label{signals-of-the-write-response-channel}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Write Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{BID} & \texttt{AXI\_ID\_WIDTH} & Input & Write response ID, to
identify multiple streams\tabularnewline
\texttt{BRESP} & 2 & Input & Write response, to specify the burst
status\tabularnewline
\texttt{BUSER} & \texttt{AXI\_USER\_WIDTH} & Input & User-defined
data\tabularnewline
\texttt{BVALID} & 1 & Input & xVALID handshake signal\tabularnewline
\texttt{BREADY} & 1 & Output & xREADY handshake signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-amba3-ahb-lite-bus}{%
\paragraph{2.2.2.3. Instruction INPUTS/OUTPUTS AMBA3 AHB-Lite
Bus}\label{instruction-inputsoutputs-amba3-ahb-lite-bus}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{HRESETn} & 1 & Input & Asynchronous Active Low
Reset\tabularnewline
\texttt{HCLK} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{IHSEL} & 1 & Output & Instruction Bus Select\tabularnewline
\texttt{IHADDR} & \texttt{PLEN} & Output & Instruction Address
Bus\tabularnewline
\texttt{IHRDATA} & \texttt{XLEN} & Input & Instruction Read Data
Bus\tabularnewline
\texttt{IHWDATA} & \texttt{XLEN} & Output & Instruction Write Data
Bus\tabularnewline
\texttt{IHWRITE} & 1 & Output & Instruction Write Select\tabularnewline
\texttt{IHSIZE} & 3 & Output & Instruction Transfer Size\tabularnewline
\texttt{IHBURST} & 3 & Output & Instruction Transfer Burst
Size\tabularnewline
\texttt{IHPROT} & 4 & Output & Instruction Transfer Protection
Level\tabularnewline
\texttt{IHTRANS} & 2 & Output & Instruction Transfer Type\tabularnewline
\texttt{IHMASTLOCK} & 1 & Output & Instruction Transfer Master
Lock\tabularnewline
\texttt{IHREADY} & 1 & Input & Instruction Slave Ready
Indicator\tabularnewline
\texttt{IHRESP} & 1 & Input & Instruction Transfer
Response\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-wishbone-bus}{%
\paragraph{2.2.2.4. Instruction INPUTS/OUTPUTS Wishbone
Bus}\label{instruction-inputsoutputs-wishbone-bus}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{rst} & 1 & Input & Synchronous Active High Reset\tabularnewline
\texttt{clk} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{iadr} & \texttt{AW} & Input & Instruction Address
Bus\tabularnewline
\texttt{idati} & \texttt{DW} & Input & Instruction Input
Bus\tabularnewline
\texttt{idato} & \texttt{DW} & Output & Instruction Output
Bus\tabularnewline
\texttt{isel} & \texttt{DW/8} & Input & Byte Select
Signals\tabularnewline
\texttt{iwe} & 1 & Input & Write Enable Input\tabularnewline
\texttt{istb} & 1 & Input & Strobe Signal/Core Select
Input\tabularnewline
\texttt{icyc} & 1 & Input & Valid Bus Cycle Input\tabularnewline
\texttt{iack} & 1 & Output & Bus Cycle Acknowledge Output\tabularnewline
\texttt{ierr} & 1 & Output & Bus Cycle Error Output\tabularnewline
\texttt{iint} & 1 & Output & Interrupt Signal Output\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-cache}{%
\subsubsection{2.2.3. Data Cache}\label{data-cache}}

\hypertarget{data-organization}{%
\paragraph{2.2.3.1. Data Organization}\label{data-organization}}

\begin{longtable}[]{@{}ll@{}}
\toprule
Data Memory & Module description\tabularnewline
\midrule
\endhead
\texttt{riscv\_dmem\_ctrl} & Data Memory Access Block\tabularnewline
\texttt{...riscv\_membuf} & Memory Access Buffer\tabularnewline
\texttt{.....riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_memmisaligned} & Misalignment Check\tabularnewline
\texttt{...riscv\_mmu} & Memory Management Unit\tabularnewline
\texttt{...riscv\_pmachk} & Physical Memory Attributes
Checker\tabularnewline
\texttt{...riscv\_pmpchk} & Physical Memory Protection
Checker\tabularnewline
\texttt{...riscv\_dcache\_core} & Data Cache (Write Back)\tabularnewline
\texttt{.....riscv\_ram\_1rw} & RAM 1RW\tabularnewline
\texttt{.......riscv\_ram\_1rw\_generic} & RAM 1RW
Generic\tabularnewline
\texttt{...riscv\_dext} & Data External Access Logic\tabularnewline
\texttt{...riscv\_mux} & Bus-Interface-Unit Mux\tabularnewline
\texttt{riscv\_biu} & Bus Interface Unit\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-amba4-axi-lite-bus}{%
\paragraph{2.2.3.2. Data INPUTS/OUTPUTS AMBA4 AXI-Lite
Bus}\label{data-inputsoutputs-amba4-axi-lite-bus}}

\hypertarget{signals-of-the-read-and-write-address-channels-1}{%
\subparagraph{2.2.3.2.1. Signals of the Read and Write Address
channels}\label{signals-of-the-read-and-write-address-channels-1}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{AWID} & \texttt{ARID} & \texttt{AXI\_ID\_WIDTH} & Output &
Address ID, to identify multiple streams\tabularnewline
\texttt{AWADDR} & \texttt{ARADDR} & \texttt{AXI\_ADDR\_WIDTH} & Output &
Address of the first beat of the burst\tabularnewline
\texttt{AWLEN} & \texttt{ARLEN} & 8 & Output & Number of beats inside
the burst\tabularnewline
\texttt{AWSIZE} & \texttt{ARSIZE} & 3 & Output & Size of each
beat\tabularnewline
\texttt{AWBURST} & \texttt{ARBURST} & 2 & Output & Type of the
burst\tabularnewline
\texttt{AWLOCK} & \texttt{ARLOCK} & 1 & Output & Lock type, to provide
atomic operations\tabularnewline
\texttt{AWCACHE} & \texttt{ARCACHE} & 4 & Output & Memory type, progress
through the system\tabularnewline
\texttt{AWPROT} & \texttt{ARPROT} & 3 & Output & Protection
type\tabularnewline
\texttt{AWQOS} & \texttt{ARQOS} & 4 & Output & Quality of Service of the
transaction\tabularnewline
\texttt{AWREGION} & \texttt{ARREGION} & 4 & Output & Region identifier,
physical to logical\tabularnewline
\texttt{AWUSER} & \texttt{ARUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{AWVALID} & \texttt{ARVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{AWREADY} & \texttt{ARREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-read-and-write-data-channels-1}{%
\subparagraph{2.2.3.2.2. Signals of the Read and Write Data
channels}\label{signals-of-the-read-and-write-data-channels-1}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{WID} & \texttt{RID} & \texttt{AXI\_ID\_WIDTH} & Output & Data
ID, to identify multiple streams\tabularnewline
\texttt{WDATA} & \texttt{RDATA} & \texttt{AXI\_DATA\_WIDTH} & Output &
Read/Write data\tabularnewline
\texttt{-\/-} & \texttt{RRESP} & 2 & Output & Read response, current
RDATA status\tabularnewline
\texttt{WSTRB} & \texttt{-\/-} & \texttt{AXI\_STRB\_WIDTH} & Output &
Byte strobe, WDATA signal\tabularnewline
\texttt{WLAST} & \texttt{RLAST} & 1 & Output & Last beat
identifier\tabularnewline
\texttt{WUSER} & \texttt{RUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{WVALID} & \texttt{RVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{WREADY} & \texttt{RREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-write-response-channel-1}{%
\subparagraph{2.2.3.2.3. Signals of the Write Response
channel}\label{signals-of-the-write-response-channel-1}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Write Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{BID} & \texttt{AXI\_ID\_WIDTH} & Input & Write response ID, to
identify multiple streams\tabularnewline
\texttt{BRESP} & 2 & Input & Write response, to specify the burst
status\tabularnewline
\texttt{BUSER} & \texttt{AXI\_USER\_WIDTH} & Input & User-defined
data\tabularnewline
\texttt{BVALID} & 1 & Input & xVALID handshake signal\tabularnewline
\texttt{BREADY} & 1 & Output & xREADY handshake signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-amba3-ahb-lite-bus}{%
\paragraph{2.2.3.3. Data INPUTS/OUTPUTS AMBA3 AHB-Lite
Bus}\label{data-inputsoutputs-amba3-ahb-lite-bus}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{HRESETn} & 1 & Input & Asynchronous Active Low
Reset\tabularnewline
\texttt{HCLK} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{DHSEL} & 1 & Output & Data Bus Select\tabularnewline
\texttt{DHADDR} & \texttt{PLEN} & Output & Data Address
Bus\tabularnewline
\texttt{DHRDATA} & \texttt{XLEN} & Input & Data Read Data
Bus\tabularnewline
\texttt{DHWDATA} & \texttt{XLEN} & Output & Data Write Data
Bus\tabularnewline
\texttt{DHWRITE} & 1 & Output & Data Write Select\tabularnewline
\texttt{DHSIZE} & 3 & Output & Data Transfer Size\tabularnewline
\texttt{DHBURST} & 3 & Output & Data Transfer Burst Size\tabularnewline
\texttt{DHPROT} & 4 & Output & Data Transfer Protection
Level\tabularnewline
\texttt{DHTRANS} & 2 & Output & Data Transfer Type\tabularnewline
\texttt{DHMASTLOCK} & 1 & Output & Data Transfer Master
Lock\tabularnewline
\texttt{DHREADY} & 1 & Input & Data Slave Ready Indicator\tabularnewline
\texttt{DHRESP} & 1 & Input & Data Transfer Response\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-wishbone-bus}{%
\paragraph{2.2.3.4. Data INPUTS/OUTPUTS Wishbone
Bus}\label{data-inputsoutputs-wishbone-bus}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{rst} & 1 & Input & Synchronous Active High Reset\tabularnewline
\texttt{clk} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{dadr} & \texttt{AW} & Input & Data Address Bus\tabularnewline
\texttt{ddati} & \texttt{DW} & Input & Data Input Bus\tabularnewline
\texttt{ddato} & \texttt{DW} & Output & Data Output Bus\tabularnewline
\texttt{dsel} & \texttt{DW/8} & Input & Byte Select
Signals\tabularnewline
\texttt{dwe} & 1 & Input & Write Enable Input\tabularnewline
\texttt{dstb} & 1 & Input & Strobe Signal/Core Select
Input\tabularnewline
\texttt{dcyc} & 1 & Input & Valid Bus Cycle Input\tabularnewline
\texttt{dack} & 1 & Output & Bus Cycle Acknowledge Output\tabularnewline
\texttt{derr} & 1 & Output & Bus Cycle Error Output\tabularnewline
\texttt{dint} & 1 & Output & Interrupt Signal Output\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{core-or1k}{%
\subsection{2.3. CORE-OR1K}\label{core-or1k}}

\hypertarget{definition-2}{%
\subsubsection{2.3.1. Definition}\label{definition-2}}

\hypertarget{risc-pipeline-1}{%
\subsubsection{2.3.2. RISC Pipeline}\label{risc-pipeline-1}}

In computer science, instruction pipelining is a technique for
implementing instruction-level parallelism within a PU. Pipelining
attempts to keep every part of the processor busy with some instruction
by dividing incoming instructions into a series of sequential steps
performed by different PUs with different parts of instructions
processed in parallel. It allows faster PU throughput than would
otherwise be possible at a given clock rate.

\begin{longtable}[]{@{}lll@{}}
\toprule
Typical & Modified & Module\tabularnewline
\midrule
\endhead
FETCH & FETCH & \texttt{or1k\_cache\_lru}\tabularnewline
& & \texttt{or1k\_fetch\_cappuccino}\tabularnewline
& & \texttt{or1k\_icache}\tabularnewline
& & \texttt{or1k\_immu}\tabularnewline
DECODE & DECODE & \texttt{or1k\_decode}\tabularnewline
EXECUTE \& CONTROL & EXECUTE \& WRITE-BACK &
\texttt{or1k\_execute\_alu}\tabularnewline
& & \texttt{or1k\_execute\_ctrl\_cappuccino}\tabularnewline
& & \texttt{or1k\_rf\_cappuccino}\tabularnewline
& & \texttt{or1k\_wb\_mux\_cappuccino}\tabularnewline
MEMORY & MEMORY & \texttt{or1k\_dcache}\tabularnewline
& & \texttt{or1k\_dmmu}\tabularnewline
& & \texttt{or1k\_lsu\_cappuccino}\tabularnewline
& & \texttt{or1k\_store\_buffer}\tabularnewline
WRITE-BACK & CONTROL & \texttt{or1k\_cfgrs}\tabularnewline
& & \texttt{or1k\_ctrl\_cappuccino}\tabularnewline
& & \texttt{or1k\_pcu}\tabularnewline
& & \texttt{or1k\_pic}\tabularnewline
& & \texttt{or1k\_ticktimer}\tabularnewline
\bottomrule
\end{longtable}

\begin{itemize}
\item
  IF -- Instruction Fetch Unit : Send out the PC and fetch the
  instruction from memory into the Instruction Register (IR); increment
  the PC to address the next sequential instruction. The IR is used to
  hold the next instruction that will be needed on subsequent clock
  cycles; likewise the register NPC is used to hold the next sequential
  PC.
\item
  ID -- Instruction Decode Unit : Decode the instruction and access the
  register file to read the registers. This unit gets instruction from
  IF, and extracts opcode and operand from that instruction. It also
  retrieves register values if requested by the operation.
\item
  EX -- Execution Unit : The ALU operates on the operands prepared in
  prior cycle, performing one functions depending on instruction type.
\item
  MEM -- Memory Access Unit : Instructions active in this unit are
  loads, stores and branches.
\item
  WB -- WriteBack Unit : Write the result into the register file,
  whether it comes from the memory system or from the ALU.
\end{itemize}

\hypertarget{core-or1k-organization}{%
\subsubsection{2.3.3. CORE-OR1K
Organization}\label{core-or1k-organization}}

The CORE-OR1K is based on the Harvard architecture, which is a computer
architecture with separate storage and signal pathways for instructions
and data. The implementation is heavily modular, with each particular
functional block of the design being contained within its own HDL module
or modules. The OR1K implementation was developed in order to provide a
better platform for processor component development than previous
implementations.

\begin{longtable}[]{@{}ll@{}}
\toprule
\begin{minipage}[b]{0.28\columnwidth}\raggedright
Core\strut
\end{minipage} & \begin{minipage}[b]{0.66\columnwidth}\raggedright
Module description\strut
\end{minipage}\tabularnewline
\midrule
\endhead
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{or1k\_core}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Top-level, instantiatng bus interfaces, data cache and CPU\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{...or1k\_dcache}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Data cache implementation\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{...or1k\_bus\_if\_xx}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Bus interface, depending on desired bus standard\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{...or1k\_cpu}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Pipeline implementation wrapper\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{.....or1k\_cpu\_xx}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Pipeline implementation, depending on configuration\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{.......or1k\_fetch\_xx}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Pipeline-implementation-dependent fetch stage\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{.......or1k\_decode}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Generic decode stage\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{.......or1k\_execute\_alu}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Generic ALU for execute stage\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{.......or1k\_lsu\_xx}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Pipeline-implementation-dependent load/store unit\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{.......or1k\_wb\_mux\_xx}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Pipeline-implementation-dependent writeback stage mux\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{.......or1k\_rf\_xx}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Pipeline-implementation-dependent register file\strut
\end{minipage}\tabularnewline
\begin{minipage}[t]{0.28\columnwidth}\raggedright
\texttt{.......or1k\_ctrl\_xx}\strut
\end{minipage} & \begin{minipage}[t]{0.66\columnwidth}\raggedright
Pipeline-implementation-dependent control stage\strut
\end{minipage}\tabularnewline
\bottomrule
\end{longtable}

In a Harvard architecture, there is no need to make the two memories
share characteristics. In particular, the word width, timing,
implementation technology, and memory address structure can differ. In
some systems, instructions for pre-programmed tasks can be stored in
read-only memory while data memory generally requires read-write memory.
In some systems, there is much more instruction memory than data memory
so instruction addresses are wider than data addresses.

\hypertarget{parameters-1}{%
\subsubsection{2.3.4. Parameters}\label{parameters-1}}

\hypertarget{basic-parameters}{%
\paragraph{2.3.4.1. Basic Parameters}\label{basic-parameters}}

\begin{longtable}[]{@{}llcc@{}}
\toprule
Parameter & Description & Default & Values\tabularnewline
\midrule
\endhead
OPTION\_OPERAND\_WIDTH & CPU data and address widths & 32 & 32,
64\tabularnewline
OPTION\_CPU0 & CPU pipeline core & \texttt{CAPPUCCINO} &
\texttt{CAPPUCCINO}\tabularnewline
OPTION\_RESET\_PC & Program Counter upon reset & \texttt{0x100} &
N\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{caching-parameters}{%
\paragraph{2.3.4.2. Caching Parameters}\label{caching-parameters}}

\begin{longtable}[]{@{}llcc@{}}
\toprule
Parameter & Description & Default & Values\tabularnewline
\midrule
\endhead
FEATURE\_DATACACHE & Enable memory access data caching & \texttt{NONE} &
\texttt{ENABLED}\tabularnewline
OPTION\_DCACHE\_BLOCK\_WIDTH & Address width of a cache block & 5 &
\texttt{n}\tabularnewline
OPTION\_DCACHE\_SET\_WIDTH & Set address width & 9 &
\texttt{n}\tabularnewline
OPTION\_DCACHE\_WAYS & Number of blocks per set & 2 &
\texttt{n}\tabularnewline
OPTION\_DCACHE\_LIMIT\_WIDTH & Maximum address width & 32 &
\texttt{n}\tabularnewline
OPTION\_DCACHE\_SNOOP & Bus snooping for cache coherency & \texttt{NONE}
& \texttt{ENABLED}\tabularnewline
FEATURE\_INSTRUCTIONCACHE & Memory access instruction caching &
\texttt{NONE} & \texttt{ENABLED}\tabularnewline
OPTION\_ICACHE\_BLOCK\_WIDTH & Address width of a cache block & 5 &
\texttt{n}\tabularnewline
OPTION\_ICACHE\_SET\_WIDTH & Set address width & 9 &
\texttt{n}\tabularnewline
OPTION\_ICACHE\_WAYS & Number of blocks per set & 2 &
\texttt{n}\tabularnewline
OPTION\_ICACHE\_LIMIT\_WIDTH & Maximum address width & 32 &
\texttt{n}\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{memory-management-unit-mmu-parameters}{%
\paragraph{2.3.4.3. Memory Management Unit (MMU)
Parameters}\label{memory-management-unit-mmu-parameters}}

\begin{longtable}[]{@{}llcc@{}}
\toprule
Parameter & Description & Default & Values\tabularnewline
\midrule
\endhead
FEATURE\_DMMU & Enable the data bus MMU & \texttt{NONE} &
\texttt{ENABLED}\tabularnewline
FEATURE\_DMMU\_HW\_TLB\_RELOAD & Enable hardware TLB reload &
\texttt{NONE} & \texttt{ENABLED}\tabularnewline
OPTION\_DMMU\_SET\_WIDTH & Set address width & 6 &
\texttt{n}\tabularnewline
OPTION\_DMMU\_WAYS & Number of ways per set & 1 &
\texttt{n}\tabularnewline
FEATURE\_IMMU & Enable the instruction bus MMU & \texttt{NONE} &
\texttt{ENABLED}\tabularnewline
FEATURE\_IMMU\_HW\_TLB\_RELOAD & Enable hardware TLB reload &
\texttt{NONE} & \texttt{ENABLED}\tabularnewline
OPTION\_IMMU\_SET\_WIDTH & Set address width & 6 &
\texttt{n}\tabularnewline
OPTION\_IMMU\_WAYS & Number of ways per set & 1 &
\texttt{n}\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{system-bus-parameters}{%
\paragraph{2.3.4.4. System Bus Parameters}\label{system-bus-parameters}}

\begin{longtable}[]{@{}llc@{}}
\toprule
Parameter & Description & Default\tabularnewline
\midrule
\endhead
FEATURE\_STORE\_BUFFER & Load store unit store buffer &
\texttt{ENABLED}\tabularnewline
OPTION\_STORE\_BUFFER\_DEPTH\_WIDTH & Load store unit store buffer depth
& 8\tabularnewline
BUS\_IF\_TYPE & Bus interface type & \texttt{WISHBONE32}\tabularnewline
IBUS\_WB\_TYPE & Instruction bus interface &
\texttt{B3\_READ\_BURSTING}\tabularnewline
DBUS\_WB\_TYPE & Data bus interface type option &
\texttt{CLASSIC}\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{hardware-unit-configuration-parameters}{%
\paragraph{2.3.4.5. Hardware Unit Configuration
Parameters}\label{hardware-unit-configuration-parameters}}

\begin{longtable}[]{@{}llc@{}}
\toprule
Parameter & Description & Default\tabularnewline
\midrule
\endhead
FEATURE\_TRACEPORT\_EXEC & Traceport hardware interface &
\texttt{NONE}\tabularnewline
FEATURE\_DEBUGUNIT & Hardware breakpoints and debug unit &
\texttt{NONE}\tabularnewline
FEATURE\_PERFCOUNTERS & Performance counters unit &
\texttt{NONE}\tabularnewline
OPTION\_PERFCOUNTERS\_NUM & Performance counters to generate &
0\tabularnewline
FEATURE\_TIMER & Internal OpenRISC timer &
\texttt{ENABLED}\tabularnewline
FEATURE\_PIC & Internal OpenRISC PIC & \texttt{ENABLED}\tabularnewline
OPTION\_PIC\_TRIGGER & PIC trigger mode & \texttt{LEVEL}\tabularnewline
OPTION\_PIC\_NMI\_WIDTH & Non maskable interrupts width &
0\tabularnewline
OPTION\_RF\_CLEAR\_ON\_INIT & clearing all registers on initialization &
0\tabularnewline
OPTION\_RF\_NUM\_SHADOW\_GPR & Number of shadow register files &
0\tabularnewline
OPTION\_RF\_ADDR\_WIDTH & Address width of the register file &
5\tabularnewline
OPTION\_RF\_WORDS & Number of registers in the register file &
32\tabularnewline
FEATURE\_FASTCONTEXTS & Fast context switching of register sets &
\texttt{NONE}\tabularnewline
FEATURE\_MULTICORE & \texttt{coreid} and \texttt{numcores} SPR registers
& \texttt{NONE}\tabularnewline
FEATURE\_FPU & FPU, for cappuccino pipeline only &
\texttt{NONE}\tabularnewline
OPTION\_FTOI\_ROUNDING & Rounding behavior for \texttt{lf.ftoi.s} &
\texttt{CPP}\tabularnewline
FEATURE\_BRANCH\_PREDICTOR & Branch predictor implementation &
\texttt{SIMPLE}\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{exception-handling-options}{%
\paragraph{2.3.4.6. Exception Handling
Options}\label{exception-handling-options}}

\begin{longtable}[]{@{}llc@{}}
\toprule
Parameter & Description & Default\tabularnewline
\midrule
\endhead
FEATURE\_DSX & Enable setting the \texttt{SR{[}DSX{]}} flag &
\texttt{ENABLED}\tabularnewline
FEATURE\_RANGE & Enable checking and raising range exceptions &
\texttt{ENABLED}\tabularnewline
FEATURE\_OVERFLOW & Enable checking and raising overflow exceptions &
\texttt{ENABLED}\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{alu-configuration-options}{%
\paragraph{2.3.4.7. ALU Configuration
Options}\label{alu-configuration-options}}

\begin{longtable}[]{@{}llc@{}}
\toprule
Parameter & Description & Default\tabularnewline
\midrule
\endhead
FEATURE\_MULTIPLIER & Specify the multiplier implementation &
\texttt{THREESTAGE}\tabularnewline
FEATURE\_DIVIDER & Specify the divider implementation &
\texttt{SERIAL}\tabularnewline
OPTION\_SHIFTER & Specify the shifter implementation &
\texttt{BARREL}\tabularnewline
FEATURE\_CARRY\_FLAG & Enable checking and setting the carry flag &
\texttt{ENABLED}\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-enabling-options}{%
\paragraph{2.3.4.8. Instruction Enabling
Options}\label{instruction-enabling-options}}

\begin{longtable}[]{@{}llc@{}}
\toprule
Parameter & Description & Default\tabularnewline
\midrule
\endhead
FEATURE\_MAC & \texttt{l.mac*} multiply accumulate instructions &
\texttt{NONE}\tabularnewline
FEATURE\_SYSCALL & \texttt{l.sys} OS syscall instruction &
\texttt{ENABLED}\tabularnewline
FEATURE\_TRAP & \texttt{l.trap} instruction &
\texttt{ENABLED}\tabularnewline
FEATURE\_ADDC & \texttt{l.addc} add with \texttt{carry} flag instruction
& \texttt{ENABLED}\tabularnewline
FEATURE\_SRA & \texttt{l.sra} shirt right arithmetic instruction &
\texttt{ENABLED}\tabularnewline
FEATURE\_ROR & \texttt{l.ror*} rotate right instructions &
\texttt{NONE}\tabularnewline
FEATURE\_EXT & \texttt{l.ext*} sign extend instructions &
\texttt{NONE}\tabularnewline
FEATURE\_CMOV & \texttt{l.cmov} conditional move instruction &
\texttt{ENABLED}\tabularnewline
FEATURE\_FFL1 & \texttt{l.f{[}fl{]}1} find first/last set bit
instructions & \texttt{ENABLED}\tabularnewline
FEATURE\_ATOMIC & \texttt{l.lwa} and \texttt{l.swa} atomic instructions
& \texttt{ENABLED}\tabularnewline
FEATURE\_CUST1 & \texttt{l.cust*} custom instruction &
\texttt{NONE}\tabularnewline
FEATURE\_CUST2 & \texttt{l.cust*} custom instruction &
\texttt{NONE}\tabularnewline
FEATURE\_CUST3 & \texttt{l.cust*} custom instruction &
\texttt{NONE}\tabularnewline
FEATURE\_CUST4 & \texttt{l.cust*} custom instruction &
\texttt{NONE}\tabularnewline
FEATURE\_CUST5 & \texttt{l.cust*} custom instruction &
\texttt{NONE}\tabularnewline
FEATURE\_CUST6 & \texttt{l.cust*} custom instruction &
\texttt{NONE}\tabularnewline
FEATURE\_CUST7 & \texttt{l.cust*} custom instruction &
\texttt{NONE}\tabularnewline
FEATURE\_CUST8 & \texttt{l.cust*} custom instruction &
\texttt{NONE}\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-bus-1}{%
\subsubsection{2.3.5. Instruction Inputs/Outputs
Bus}\label{instruction-inputsoutputs-bus-1}}

\hypertarget{data-inputsoutputs-bus-1}{%
\subsubsection{2.3.6. Data Inputs/Outputs
Bus}\label{data-inputsoutputs-bus-1}}

\hypertarget{pu-or1k}{%
\subsection{2.4. PU-OR1K}\label{pu-or1k}}

\hypertarget{definition-3}{%
\subsubsection{2.4.1. Definition}\label{definition-3}}

The OpenRISC implementation has a 32/64 bit Microarchitecture, 5 stages
data pipeline and an Instruction Set Architecture based on Reduced
Instruction Set Computer. Compatible with Wishbone Bus. Only For
Researching.

A PU cache is a hardware cache used by the PU to reduce the average cost
(time or energy) to access instruction/data from the main memory. A
cache is a smaller, faster memory, closer to a core, which stores copies
of the data from frequently used main memory locations. Most CPUs have
different independent caches, including instruction and data caches.

\hypertarget{instruction-cache-1}{%
\subsubsection{2.4.2. Instruction Cache}\label{instruction-cache-1}}

\hypertarget{instruction-organization-1}{%
\paragraph{2.4.2.1. Instruction
Organization}\label{instruction-organization-1}}

\begin{longtable}[]{@{}ll@{}}
\toprule
Instruction Memory & Module description\tabularnewline
\midrule
\endhead
\texttt{riscv\_imem\_ctrl} & Instruction Memory Access
Block\tabularnewline
\texttt{...riscv\_membuf} & Memory Access Buffer\tabularnewline
\texttt{.....riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_memmisaligned} & Misalignment Check\tabularnewline
\texttt{...riscv\_mmu} & Memory Management Unit\tabularnewline
\texttt{...riscv\_pmachk} & Physical Memory Attributes
Checker\tabularnewline
\texttt{...riscv\_pmpchk} & Physical Memory Protection
Checker\tabularnewline
\texttt{...riscv\_icache\_core} & Instruction Cache (Write
Back)\tabularnewline
\texttt{.....riscv\_ram\_1rw} & RAM 1RW\tabularnewline
\texttt{.......riscv\_ram\_1rw\_generic} & RAM 1RW
Generic\tabularnewline
\texttt{...riscv\_dext} & Data External Access Logic\tabularnewline
\texttt{...riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_mux} & Bus-Interface-Unit Mux\tabularnewline
\texttt{riscv\_biu} & Bus Interface Unit\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-amba4-axi-lite-bus-1}{%
\paragraph{2.4.2.2. Instruction INPUTS/OUTPUTS AMBA4 AXI-Lite
Bus}\label{instruction-inputsoutputs-amba4-axi-lite-bus-1}}

\hypertarget{signals-of-the-read-and-write-address-channels-2}{%
\subparagraph{2.4.2.2.1. Signals of the Read and Write Address
channels}\label{signals-of-the-read-and-write-address-channels-2}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{AWID} & \texttt{ARID} & \texttt{AXI\_ID\_WIDTH} & Output &
Address ID, to identify multiple streams\tabularnewline
\texttt{AWADDR} & \texttt{ARADDR} & \texttt{AXI\_ADDR\_WIDTH} & Output &
Address of the first beat of the burst\tabularnewline
\texttt{AWLEN} & \texttt{ARLEN} & 8 & Output & Number of beats inside
the burst\tabularnewline
\texttt{AWSIZE} & \texttt{ARSIZE} & 3 & Output & Size of each
beat\tabularnewline
\texttt{AWBURST} & \texttt{ARBURST} & 2 & Output & Type of the
burst\tabularnewline
\texttt{AWLOCK} & \texttt{ARLOCK} & 1 & Output & Lock type, to provide
atomic operations\tabularnewline
\texttt{AWCACHE} & \texttt{ARCACHE} & 4 & Output & Memory type, progress
through the system\tabularnewline
\texttt{AWPROT} & \texttt{ARPROT} & 3 & Output & Protection
type\tabularnewline
\texttt{AWQOS} & \texttt{ARQOS} & 4 & Output & Quality of Service of the
transaction\tabularnewline
\texttt{AWREGION} & \texttt{ARREGION} & 4 & Output & Region identifier,
physical to logical\tabularnewline
\texttt{AWUSER} & \texttt{ARUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{AWVALID} & \texttt{ARVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{AWREADY} & \texttt{ARREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-read-and-write-data-channels-2}{%
\subparagraph{2.4.2.2.2. Signals of the Read and Write Data
channels}\label{signals-of-the-read-and-write-data-channels-2}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{WID} & \texttt{RID} & \texttt{AXI\_ID\_WIDTH} & Output & Data
ID, to identify multiple streams\tabularnewline
\texttt{WDATA} & \texttt{RDATA} & \texttt{AXI\_DATA\_WIDTH} & Output &
Read/Write data\tabularnewline
\texttt{-\/-} & \texttt{RRESP} & 2 & Output & Read response, current
RDATA status\tabularnewline
\texttt{WSTRB} & \texttt{-\/-} & \texttt{AXI\_STRB\_WIDTH} & Output &
Byte strobe, WDATA signal\tabularnewline
\texttt{WLAST} & \texttt{RLAST} & 1 & Output & Last beat
identifier\tabularnewline
\texttt{WUSER} & \texttt{RUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{WVALID} & \texttt{RVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{WREADY} & \texttt{RREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-write-response-channel-2}{%
\subparagraph{2.4.2.2.3. Signals of the Write Response
channel}\label{signals-of-the-write-response-channel-2}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Write Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{BID} & \texttt{AXI\_ID\_WIDTH} & Input & Write response ID, to
identify multiple streams\tabularnewline
\texttt{BRESP} & 2 & Input & Write response, to specify the burst
status\tabularnewline
\texttt{BUSER} & \texttt{AXI\_USER\_WIDTH} & Input & User-defined
data\tabularnewline
\texttt{BVALID} & 1 & Input & xVALID handshake signal\tabularnewline
\texttt{BREADY} & 1 & Output & xREADY handshake signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-amba3-ahb-lite-bus-1}{%
\paragraph{2.4.2.3. Instruction INPUTS/OUTPUTS AMBA3 AHB-Lite
Bus}\label{instruction-inputsoutputs-amba3-ahb-lite-bus-1}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{HRESETn} & 1 & Input & Asynchronous Active Low
Reset\tabularnewline
\texttt{HCLK} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{IHSEL} & 1 & Output & Instruction Bus Select\tabularnewline
\texttt{IHADDR} & \texttt{PLEN} & Output & Instruction Address
Bus\tabularnewline
\texttt{IHRDATA} & \texttt{XLEN} & Input & Instruction Read Data
Bus\tabularnewline
\texttt{IHWDATA} & \texttt{XLEN} & Output & Instruction Write Data
Bus\tabularnewline
\texttt{IHWRITE} & 1 & Output & Instruction Write Select\tabularnewline
\texttt{IHSIZE} & 3 & Output & Instruction Transfer Size\tabularnewline
\texttt{IHBURST} & 3 & Output & Instruction Transfer Burst
Size\tabularnewline
\texttt{IHPROT} & 4 & Output & Instruction Transfer Protection
Level\tabularnewline
\texttt{IHTRANS} & 2 & Output & Instruction Transfer Type\tabularnewline
\texttt{IHMASTLOCK} & 1 & Output & Instruction Transfer Master
Lock\tabularnewline
\texttt{IHREADY} & 1 & Input & Instruction Slave Ready
Indicator\tabularnewline
\texttt{IHRESP} & 1 & Input & Instruction Transfer
Response\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-wishbone-bus-1}{%
\paragraph{2.4.2.4. Instruction INPUTS/OUTPUTS Wishbone
Bus}\label{instruction-inputsoutputs-wishbone-bus-1}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{rst} & 1 & Input & Synchronous Active High Reset\tabularnewline
\texttt{clk} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{iadr} & \texttt{AW} & Input & Instruction Address
Bus\tabularnewline
\texttt{idati} & \texttt{DW} & Input & Instruction Input
Bus\tabularnewline
\texttt{idato} & \texttt{DW} & Output & Instruction Output
Bus\tabularnewline
\texttt{isel} & \texttt{DW/8} & Input & Byte Select
Signals\tabularnewline
\texttt{iwe} & 1 & Input & Write Enable Input\tabularnewline
\texttt{istb} & 1 & Input & Strobe Signal/Core Select
Input\tabularnewline
\texttt{icyc} & 1 & Input & Valid Bus Cycle Input\tabularnewline
\texttt{iack} & 1 & Output & Bus Cycle Acknowledge Output\tabularnewline
\texttt{ierr} & 1 & Output & Bus Cycle Error Output\tabularnewline
\texttt{iint} & 1 & Output & Interrupt Signal Output\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-cache-1}{%
\subsubsection{2.4.3. Data Cache}\label{data-cache-1}}

\hypertarget{data-organization-1}{%
\paragraph{2.4.3.1. Data Organization}\label{data-organization-1}}

\begin{longtable}[]{@{}ll@{}}
\toprule
Data Memory & Module description\tabularnewline
\midrule
\endhead
\texttt{riscv\_dmem\_ctrl} & Data Memory Access Block\tabularnewline
\texttt{...riscv\_membuf} & Memory Access Buffer\tabularnewline
\texttt{.....riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_memmisaligned} & Misalignment Check\tabularnewline
\texttt{...riscv\_mmu} & Memory Management Unit\tabularnewline
\texttt{...riscv\_pmachk} & Physical Memory Attributes
Checker\tabularnewline
\texttt{...riscv\_pmpchk} & Physical Memory Protection
Checker\tabularnewline
\texttt{...riscv\_dcache\_core} & Data Cache (Write Back)\tabularnewline
\texttt{.....riscv\_ram\_1rw} & RAM 1RW\tabularnewline
\texttt{.......riscv\_ram\_1rw\_generic} & RAM 1RW
Generic\tabularnewline
\texttt{...riscv\_dext} & Data External Access Logic\tabularnewline
\texttt{...riscv\_mux} & Bus-Interface-Unit Mux\tabularnewline
\texttt{riscv\_biu} & Bus Interface Unit\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-amba4-axi-lite-bus-1}{%
\paragraph{2.4.3.2. Data INPUTS/OUTPUTS AMBA4 AXI-Lite
Bus}\label{data-inputsoutputs-amba4-axi-lite-bus-1}}

\hypertarget{signals-of-the-read-and-write-address-channels-3}{%
\subparagraph{2.4.3.2.1. Signals of the Read and Write Address
channels}\label{signals-of-the-read-and-write-address-channels-3}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{AWID} & \texttt{ARID} & \texttt{AXI\_ID\_WIDTH} & Output &
Address ID, to identify multiple streams\tabularnewline
\texttt{AWADDR} & \texttt{ARADDR} & \texttt{AXI\_ADDR\_WIDTH} & Output &
Address of the first beat of the burst\tabularnewline
\texttt{AWLEN} & \texttt{ARLEN} & 8 & Output & Number of beats inside
the burst\tabularnewline
\texttt{AWSIZE} & \texttt{ARSIZE} & 3 & Output & Size of each
beat\tabularnewline
\texttt{AWBURST} & \texttt{ARBURST} & 2 & Output & Type of the
burst\tabularnewline
\texttt{AWLOCK} & \texttt{ARLOCK} & 1 & Output & Lock type, to provide
atomic operations\tabularnewline
\texttt{AWCACHE} & \texttt{ARCACHE} & 4 & Output & Memory type, progress
through the system\tabularnewline
\texttt{AWPROT} & \texttt{ARPROT} & 3 & Output & Protection
type\tabularnewline
\texttt{AWQOS} & \texttt{ARQOS} & 4 & Output & Quality of Service of the
transaction\tabularnewline
\texttt{AWREGION} & \texttt{ARREGION} & 4 & Output & Region identifier,
physical to logical\tabularnewline
\texttt{AWUSER} & \texttt{ARUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{AWVALID} & \texttt{ARVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{AWREADY} & \texttt{ARREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-read-and-write-data-channels-3}{%
\subparagraph{2.4.3.2.2. Signals of the Read and Write Data
channels}\label{signals-of-the-read-and-write-data-channels-3}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{WID} & \texttt{RID} & \texttt{AXI\_ID\_WIDTH} & Output & Data
ID, to identify multiple streams\tabularnewline
\texttt{WDATA} & \texttt{RDATA} & \texttt{AXI\_DATA\_WIDTH} & Output &
Read/Write data\tabularnewline
\texttt{-\/-} & \texttt{RRESP} & 2 & Output & Read response, current
RDATA status\tabularnewline
\texttt{WSTRB} & \texttt{-\/-} & \texttt{AXI\_STRB\_WIDTH} & Output &
Byte strobe, WDATA signal\tabularnewline
\texttt{WLAST} & \texttt{RLAST} & 1 & Output & Last beat
identifier\tabularnewline
\texttt{WUSER} & \texttt{RUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{WVALID} & \texttt{RVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{WREADY} & \texttt{RREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-write-response-channel-3}{%
\subparagraph{2.4.3.2.3. Signals of the Write Response
channel}\label{signals-of-the-write-response-channel-3}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Write Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{BID} & \texttt{AXI\_ID\_WIDTH} & Input & Write response ID, to
identify multiple streams\tabularnewline
\texttt{BRESP} & 2 & Input & Write response, to specify the burst
status\tabularnewline
\texttt{BUSER} & \texttt{AXI\_USER\_WIDTH} & Input & User-defined
data\tabularnewline
\texttt{BVALID} & 1 & Input & xVALID handshake signal\tabularnewline
\texttt{BREADY} & 1 & Output & xREADY handshake signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-amba3-ahb-lite-bus-1}{%
\paragraph{2.4.3.3. Data INPUTS/OUTPUTS AMBA3 AHB-Lite
Bus}\label{data-inputsoutputs-amba3-ahb-lite-bus-1}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{HRESETn} & 1 & Input & Asynchronous Active Low
Reset\tabularnewline
\texttt{HCLK} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{DHSEL} & 1 & Output & Data Bus Select\tabularnewline
\texttt{DHADDR} & \texttt{PLEN} & Output & Data Address
Bus\tabularnewline
\texttt{DHRDATA} & \texttt{XLEN} & Input & Data Read Data
Bus\tabularnewline
\texttt{DHWDATA} & \texttt{XLEN} & Output & Data Write Data
Bus\tabularnewline
\texttt{DHWRITE} & 1 & Output & Data Write Select\tabularnewline
\texttt{DHSIZE} & 3 & Output & Data Transfer Size\tabularnewline
\texttt{DHBURST} & 3 & Output & Data Transfer Burst Size\tabularnewline
\texttt{DHPROT} & 4 & Output & Data Transfer Protection
Level\tabularnewline
\texttt{DHTRANS} & 2 & Output & Data Transfer Type\tabularnewline
\texttt{DHMASTLOCK} & 1 & Output & Data Transfer Master
Lock\tabularnewline
\texttt{DHREADY} & 1 & Input & Data Slave Ready Indicator\tabularnewline
\texttt{DHRESP} & 1 & Input & Data Transfer Response\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-wishbone-bus-1}{%
\paragraph{2.4.3.4. Data INPUTS/OUTPUTS Wishbone
Bus}\label{data-inputsoutputs-wishbone-bus-1}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{rst} & 1 & Input & Synchronous Active High Reset\tabularnewline
\texttt{clk} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{dadr} & \texttt{AW} & Input & Data Address Bus\tabularnewline
\texttt{ddati} & \texttt{DW} & Input & Data Input Bus\tabularnewline
\texttt{ddato} & \texttt{DW} & Output & Data Output Bus\tabularnewline
\texttt{dsel} & \texttt{DW/8} & Input & Byte Select
Signals\tabularnewline
\texttt{dwe} & 1 & Input & Write Enable Input\tabularnewline
\texttt{dstb} & 1 & Input & Strobe Signal/Core Select
Input\tabularnewline
\texttt{dcyc} & 1 & Input & Valid Bus Cycle Input\tabularnewline
\texttt{dack} & 1 & Output & Bus Cycle Acknowledge Output\tabularnewline
\texttt{derr} & 1 & Output & Bus Cycle Error Output\tabularnewline
\texttt{dint} & 1 & Output & Interrupt Signal Output\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{core-msp430}{%
\subsection{2.5. CORE-MSP430}\label{core-msp430}}

\hypertarget{definition-4}{%
\subsubsection{2.5.1. Definition}\label{definition-4}}

\hypertarget{risc-pipeline-2}{%
\subsubsection{2.5.2. RISC Pipeline}\label{risc-pipeline-2}}

\hypertarget{core-msp430-organization}{%
\subsubsection{2.5.3. CORE-MSP430
Organization}\label{core-msp430-organization}}

\hypertarget{parameters-2}{%
\subsubsection{2.5.4. Parameters}\label{parameters-2}}

\hypertarget{basic-system-configuration}{%
\paragraph{2.5.4.1. Basic System
Configuration}\label{basic-system-configuration}}

\begin{longtable}[]{@{}lccc@{}}
\toprule
Description & Parameter & Type & Default\tabularnewline
\midrule
\endhead
Program Memory Size & PMEM\_SIZE & integer & 16384\tabularnewline
Data Memory Size & DMEM\_SIZE & integer & 4096\tabularnewline
Include/Exclude Hardware Multiplier & MULTIPLYING & bit &
1\tabularnewline
Include/Exclude Serial Debug interface & DBG\_ON & bit &
1\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{advanced-system-configuration-for-experienced-users}{%
\paragraph{2.5.4.2. Advanced System Configuration (for experienced
users)}\label{advanced-system-configuration-for-experienced-users}}

\begin{longtable}[]{@{}lccc@{}}
\toprule
Description & Parameter & Type & Default\tabularnewline
\midrule
\endhead
Peripheral Memory Space & PER\_SIZE & integer & 512\tabularnewline
Custom user version number & USER\_VERSION & bit vector &
0\tabularnewline
Watchdog timer & WATCHDOG & bit & 1\tabularnewline
Non-Maskable-Interrupt support & NMI\_EN & bit & 1\tabularnewline
Number of available IRQs & IRQ\_16 & bit & 1\tabularnewline
Number of available IRQs & IRQ\_32 & bit & 0\tabularnewline
Number of available IRQs & IRQ\_64 & bit & 0\tabularnewline
Input synchronizers & SYNC\_NMI & bit & 1\tabularnewline
Input synchronizers & SYNC\_CPU\_EN & bit & 0\tabularnewline
Input synchronizers & SYNC\_DBG\_EN & bit & 0\tabularnewline
Debugger definition & DBG\_RST\_BRK\_EN & bit & 0\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{expert-system-configuration-experts-only}{%
\paragraph{2.5.4.3. Expert System Configuration (experts
only)}\label{expert-system-configuration-experts-only}}

\begin{longtable}[]{@{}lccc@{}}
\toprule
Description & Parameter & Type & Default\tabularnewline
\midrule
\endhead
Hardware breakpoint/watchpoint units & DBG\_HWBRK & bit vector &
1\tabularnewline
Select serial debug interface protocol & DBG\_UART & bit &
0\tabularnewline
Select serial debug interface protocol & DBG\_I2C & bit &
1\tabularnewline
I2C broadcast address & DBG\_I2C\_BROADCASTC & bit & 1\tabularnewline
Hardware breakpoint RANGE mode & HWBRK\_RANGE & bit & 1\tabularnewline
ASIC version & ASIC & bit & 1\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{asic-system-configuration-expertsprofessionals-only}{%
\paragraph{2.5.4.4. ASIC System Configuration (experts/professionals
only)}\label{asic-system-configuration-expertsprofessionals-only}}

\begin{longtable}[]{@{}lccc@{}}
\toprule
Description & Parameter & Type & Default\tabularnewline
\midrule
\endhead
LOW POWER MODE: SCG & SCG\_EN & bit vector & 1\tabularnewline
FINE GRAINED CLOCK GATING & CLOCK\_GATING & bit & 1\tabularnewline
ASIC CLOCKING & ASIC\_CLOCKING & bit & 1\tabularnewline
LFXT CLOCK DOMAIN & LFXT\_DOMAIN & bit & 1\tabularnewline
MCLK: Clock Mux & MCLK\_MUX & bit & 1\tabularnewline
SMCLK: Clock Mux & SMCLK\_MUX & bit & 1\tabularnewline
WATCHDOG: Clock Mux & WATCHDOG\_MUX & bit & 1\tabularnewline
WATCHDOG: Clock No-Mux & WATCHDOG\_NOMUX\_ACLK & bit & 0\tabularnewline
MCLK: Clock divider & MCLK\_DIVIDER & bit & 1\tabularnewline
SMCLK: Clock divider (/1/2/4/8) & SMCLK\_DIVIDER & bit &
1\tabularnewline
ACLK: Clock divider (/1/2/4/8) & ACLK\_DIVIDER & bit & 1\tabularnewline
LOW POWER MODE: CPUOFF & CPUOFF\_EN & bit & 1\tabularnewline
LOW POWER MODE: OSCOFF & OSCOFF\_EN & bit & 1\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{system-constants-do-not-edit}{%
\paragraph{2.5.4.5. System Constants (do not
edit)}\label{system-constants-do-not-edit}}

\begin{longtable}[]{@{}lccc@{}}
\toprule
Description & Parameter & Type & Default\tabularnewline
\midrule
\endhead
Program Memory Size & PMEM\_AWIDTH & integer & 13\tabularnewline
Data Memory Size & DMEM\_AWIDTH & integer & 11\tabularnewline
Peripheral Memory Size & PER\_AWIDTH & integer & 8\tabularnewline
Data Memory Base Adresses & DMEM\_BASE & integer & N\tabularnewline
Program Memory & PMEM\_MSB & integer & N\tabularnewline
Data Memory & DMEM\_MSB & integer & N\tabularnewline
Peripheral Memory & PER\_MSB & integer & N\tabularnewline
Number of available IRQs & IRQ\_NR & integer & 16\tabularnewline
Instructions type & INST\_SOC & integer & 0\tabularnewline
Instructions type & INST\_JMPC & integer & 1\tabularnewline
Instructions type & INST\_TOC & integer & 2\tabularnewline
Single-operand arithmetic & RRC & integer & 0\tabularnewline
Single-operand arithmetic & SWPB & integer & 1\tabularnewline
Single-operand arithmetic & RRA & integer & 2\tabularnewline
Single-operand arithmetic & SXTC & integer & 3\tabularnewline
Single-operand arithmetic & PUSH & integer & 4\tabularnewline
Single-operand arithmetic & CALL & integer & 5\tabularnewline
Single-operand arithmetic & RETI & integer & 6\tabularnewline
Single-operand arithmetic & IRQX & integer & 7\tabularnewline
Conditional jump & JNE & integer & 0\tabularnewline
Conditional jump & JEQ & integer & 1\tabularnewline
Conditional jump & JNC & integer & 2\tabularnewline
Conditional jump & JC & integer & 3\tabularnewline
Conditional jump & JN & integer & 4\tabularnewline
Conditional jump & JGE & integer & 5\tabularnewline
Conditional jump & JL & integer & 6\tabularnewline
Conditional jump & JMP & integer & 7\tabularnewline
Two-operand arithmetic & MOV & integer & 0\tabularnewline
Two-operand arithmetic & ADD & integer & 1\tabularnewline
Two-operand arithmetic & ADDC & integer & 2\tabularnewline
Two-operand arithmetic & SUBC & integer & 3\tabularnewline
Two-operand arithmetic & SUBB & integer & 4\tabularnewline
Two-operand arithmetic & CMP & integer & 5\tabularnewline
Two-operand arithmetic & DADD & integer & 6\tabularnewline
Two-operand arithmetic & BITC & integer & 7\tabularnewline
Two-operand arithmetic & BIC & integer & 8\tabularnewline
Two-operand arithmetic & BIS & integer & 9\tabularnewline
Two-operand arithmetic & XORX & integer & 10\tabularnewline
Two-operand arithmetic & ANDX & integer & 11\tabularnewline
Addressing modes & DIR & integer & 0\tabularnewline
Addressing modes & IDX & integer & 1\tabularnewline
Addressing modes & INDIR & integer & 2\tabularnewline
Addressing modes & INDIR\_I & integer & 3\tabularnewline
Addressing modes & SYMB & integer & 4\tabularnewline
Addressing modes & IMM & integer & 5\tabularnewline
Addressing modes & ABSC & integer & 6\tabularnewline
Addressing modes & CONST & integer & 7\tabularnewline
Instruction state machine & I\_IRQ\_FETCH & bit vector &
000\tabularnewline
Instruction state machine & I\_IRQ\_DONE & bit vector &
001\tabularnewline
Instruction state machine & I\_DEC & bit vector & 010\tabularnewline
Instruction state machine & I\_EXT1 & bit vector & 011\tabularnewline
Instruction state machine & I\_EXT2 & bit vector & 100\tabularnewline
Instruction state machine & I\_IDLE & bit vector & 101\tabularnewline
Execution state machine & E\_SRC\_AD & bit vector & X5\tabularnewline
Execution state machine & E\_SRC\_RD & bit vector & X6\tabularnewline
Execution state machine & E\_SRC\_WR & bit vector & X7\tabularnewline
Execution state machine & E\_DST\_AD & bit vector & X8\tabularnewline
Execution state machine & E\_DST\_RD & bit vector & X9\tabularnewline
Execution state machine & E\_DST\_WR & bit vector & XA\tabularnewline
Execution state machine & E\_EXEC & bit vector & XB\tabularnewline
Execution state machine & E\_JUMP & bit vector & XC\tabularnewline
Execution state machine & E\_IDLE & bit vector & XD\tabularnewline
Execution state machine & E\_IRQ\_0 & bit vector & X2\tabularnewline
Execution state machine & E\_IRQ\_1 & bit vector & X1\tabularnewline
Execution state machine & E\_IRQ\_2 & bit vector & X0\tabularnewline
Execution state machine & E\_IRQ\_3 & bit vector & X3\tabularnewline
Execution state machine & E\_IRQ\_4 & bit vector & X4\tabularnewline
ALU control signals & ALU\_SRC\_INV & integer & 0\tabularnewline
ALU control signals & ALU\_INC & integer & 1\tabularnewline
ALU control signals & ALU\_INC\_C & integer & 2\tabularnewline
ALU control signals & ALU\_ADD & integer & 3\tabularnewline
ALU control signals & ALU\_AND & integer & 4\tabularnewline
ALU control signals & ALU\_OR & integer & 5\tabularnewline
ALU control signals & ALU\_XOR & integer & 6\tabularnewline
ALU control signals & ALU\_DADD & integer & 7\tabularnewline
ALU control signals & ALU\_STAT\_7 & integer & 8\tabularnewline
ALU control signals & ALU\_STAT\_F & integer & 9\tabularnewline
ALU control signals & ALU\_SHIFT & integer & 10\tabularnewline
ALU control signals & EXEC\_NO\_WR & integer & 11\tabularnewline
Debug interface & DBG\_UART\_WR & integer & 18\tabularnewline
Debug interface & DBG\_UART\_BW & integer & 17\tabularnewline
Debug interface CPU\_CTL register & HALT & integer & 0\tabularnewline
Debug interface CPU\_CTL register & RUN & integer & 1\tabularnewline
Debug interface CPU\_CTL register & ISTEP & integer & 2\tabularnewline
Debug interface CPU\_CTL register & SW\_BRK\_EN & integer &
3\tabularnewline
Debug interface CPU\_CTL register & FRZ\_BRK\_EN & integer &
4\tabularnewline
Debug interface CPU\_CTL register & RST\_BRK\_EN & integer &
5\tabularnewline
Debug interface CPU\_CTL register & CPU\_RST & integer &
6\tabularnewline
Debug interface BRKx\_CTL register & BRK\_MODE\_RD & integer &
0\tabularnewline
Debug interface BRKx\_CTL register & BRK\_MODE\_WR & integer &
1\tabularnewline
Debug interface BRKx\_CTL register & BRK\_EN & integer &
2\tabularnewline
Debug interface BRKx\_CTL register & BRK\_I\_EN & integer &
3\tabularnewline
Debug interface BRKx\_CTL register & BRK\_RANGE & integer &
4\tabularnewline
Basic clock module: BCSCTL2 Control Register & SELMX & integer &
7\tabularnewline
Basic clock module: BCSCTL2 Control Register & SELS & integer &
3\tabularnewline
MCLK Clock gate & MCLK\_CGATE & bit & 1\tabularnewline
SMCLK Clock gate & SMCLK\_CGATE & bit & 1\tabularnewline
Debug interface: CPU version & CPU\_VERSION & bit vector &
010\tabularnewline
Debug interface: Software breakpoint opcode & DBG\_SWBRK\_OP & bit
vector & X4343\tabularnewline
UART interface auto data synchronization & DBG\_UART\_AUTO\_SYNC & bit &
1\tabularnewline
Counter width for the debug interface UART & DBG\_UART\_XFER\_CNT\_W &
integer & 16\tabularnewline
Debug UART interface data rate & DBG\_UART\_BAUD & integer &
2000000\tabularnewline
Debug UART interface data rate & DBG\_DCO\_FREQ & integer &
20000000\tabularnewline
Debug UART interface data rate & DBG\_UART\_CNT & integer &
N\tabularnewline
Debug UART interface data rate & DBG\_UART\_CNTB & bit vector &
N\tabularnewline
Debug interface input synchronizer & SYNC\_DBG\_UART\_RXD & bit &
1\tabularnewline
MULTIPLIER CONFIGURATION & MPY\_16X16 & bit & 1\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-bus-2}{%
\subsubsection{2.5.5. Instruction Inputs/Outputs
Bus}\label{instruction-inputsoutputs-bus-2}}

\hypertarget{data-inputsoutputs-bus-2}{%
\subsubsection{2.5.6. Data Inputs/Outputs
Bus}\label{data-inputsoutputs-bus-2}}

\hypertarget{pu-msp430}{%
\subsection{2.6. PU-MSP430}\label{pu-msp430}}

\hypertarget{definition-5}{%
\subsubsection{2.6.1. Definition}\label{definition-5}}

The MSP430 implementation has a 16 bit Microarchitecture, 3 stages data
pipeline and an Instruction Set Architecture based on Reduced
Instruction Set Computer. Compatible with Wishbone Bus. Only For
Researching.

A PU cache is a hardware cache used by the PU to reduce the average cost
(time or energy) to access instruction/data from the main memory. A
cache is a smaller, faster memory, closer to a core, which stores copies
of the data from frequently used main memory locations. Most CPUs have
different independent caches, including instruction and data caches.

\hypertarget{instruction-cache-2}{%
\subsubsection{2.6.2. Instruction Cache}\label{instruction-cache-2}}

\hypertarget{instruction-organization-2}{%
\paragraph{2.6.2.1. Instruction
Organization}\label{instruction-organization-2}}

\begin{longtable}[]{@{}ll@{}}
\toprule
Instruction Memory & Module description\tabularnewline
\midrule
\endhead
\texttt{riscv\_imem\_ctrl} & Instruction Memory Access
Block\tabularnewline
\texttt{...riscv\_membuf} & Memory Access Buffer\tabularnewline
\texttt{.....riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_memmisaligned} & Misalignment Check\tabularnewline
\texttt{...riscv\_mmu} & Memory Management Unit\tabularnewline
\texttt{...riscv\_pmachk} & Physical Memory Attributes
Checker\tabularnewline
\texttt{...riscv\_pmpchk} & Physical Memory Protection
Checker\tabularnewline
\texttt{...riscv\_icache\_core} & Instruction Cache (Write
Back)\tabularnewline
\texttt{.....riscv\_ram\_1rw} & RAM 1RW\tabularnewline
\texttt{.......riscv\_ram\_1rw\_generic} & RAM 1RW
Generic\tabularnewline
\texttt{...riscv\_dext} & Data External Access Logic\tabularnewline
\texttt{...riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_mux} & Bus-Interface-Unit Mux\tabularnewline
\texttt{riscv\_biu} & Bus Interface Unit\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-amba4-axi-lite-bus-2}{%
\paragraph{2.6.2.2. Instruction INPUTS/OUTPUTS AMBA4 AXI-Lite
Bus}\label{instruction-inputsoutputs-amba4-axi-lite-bus-2}}

\hypertarget{signals-of-the-read-and-write-address-channels-4}{%
\subparagraph{2.6.2.2.1. Signals of the Read and Write Address
channels}\label{signals-of-the-read-and-write-address-channels-4}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{AWID} & \texttt{ARID} & \texttt{AXI\_ID\_WIDTH} & Output &
Address ID, to identify multiple streams\tabularnewline
\texttt{AWADDR} & \texttt{ARADDR} & \texttt{AXI\_ADDR\_WIDTH} & Output &
Address of the first beat of the burst\tabularnewline
\texttt{AWLEN} & \texttt{ARLEN} & 8 & Output & Number of beats inside
the burst\tabularnewline
\texttt{AWSIZE} & \texttt{ARSIZE} & 3 & Output & Size of each
beat\tabularnewline
\texttt{AWBURST} & \texttt{ARBURST} & 2 & Output & Type of the
burst\tabularnewline
\texttt{AWLOCK} & \texttt{ARLOCK} & 1 & Output & Lock type, to provide
atomic operations\tabularnewline
\texttt{AWCACHE} & \texttt{ARCACHE} & 4 & Output & Memory type, progress
through the system\tabularnewline
\texttt{AWPROT} & \texttt{ARPROT} & 3 & Output & Protection
type\tabularnewline
\texttt{AWQOS} & \texttt{ARQOS} & 4 & Output & Quality of Service of the
transaction\tabularnewline
\texttt{AWREGION} & \texttt{ARREGION} & 4 & Output & Region identifier,
physical to logical\tabularnewline
\texttt{AWUSER} & \texttt{ARUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{AWVALID} & \texttt{ARVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{AWREADY} & \texttt{ARREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-read-and-write-data-channels-4}{%
\subparagraph{2.6.2.2.2. Signals of the Read and Write Data
channels}\label{signals-of-the-read-and-write-data-channels-4}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{WID} & \texttt{RID} & \texttt{AXI\_ID\_WIDTH} & Output & Data
ID, to identify multiple streams\tabularnewline
\texttt{WDATA} & \texttt{RDATA} & \texttt{AXI\_DATA\_WIDTH} & Output &
Read/Write data\tabularnewline
\texttt{-\/-} & \texttt{RRESP} & 2 & Output & Read response, current
RDATA status\tabularnewline
\texttt{WSTRB} & \texttt{-\/-} & \texttt{AXI\_STRB\_WIDTH} & Output &
Byte strobe, WDATA signal\tabularnewline
\texttt{WLAST} & \texttt{RLAST} & 1 & Output & Last beat
identifier\tabularnewline
\texttt{WUSER} & \texttt{RUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{WVALID} & \texttt{RVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{WREADY} & \texttt{RREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-write-response-channel-4}{%
\subparagraph{2.6.2.2.3. Signals of the Write Response
channel}\label{signals-of-the-write-response-channel-4}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Write Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{BID} & \texttt{AXI\_ID\_WIDTH} & Input & Write response ID, to
identify multiple streams\tabularnewline
\texttt{BRESP} & 2 & Input & Write response, to specify the burst
status\tabularnewline
\texttt{BUSER} & \texttt{AXI\_USER\_WIDTH} & Input & User-defined
data\tabularnewline
\texttt{BVALID} & 1 & Input & xVALID handshake signal\tabularnewline
\texttt{BREADY} & 1 & Output & xREADY handshake signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-amba3-ahb-lite-bus-2}{%
\paragraph{2.6.2.3. Instruction INPUTS/OUTPUTS AMBA3 AHB-Lite
Bus}\label{instruction-inputsoutputs-amba3-ahb-lite-bus-2}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{HRESETn} & 1 & Input & Asynchronous Active Low
Reset\tabularnewline
\texttt{HCLK} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{IHSEL} & 1 & Output & Instruction Bus Select\tabularnewline
\texttt{IHADDR} & \texttt{PLEN} & Output & Instruction Address
Bus\tabularnewline
\texttt{IHRDATA} & \texttt{XLEN} & Input & Instruction Read Data
Bus\tabularnewline
\texttt{IHWDATA} & \texttt{XLEN} & Output & Instruction Write Data
Bus\tabularnewline
\texttt{IHWRITE} & 1 & Output & Instruction Write Select\tabularnewline
\texttt{IHSIZE} & 3 & Output & Instruction Transfer Size\tabularnewline
\texttt{IHBURST} & 3 & Output & Instruction Transfer Burst
Size\tabularnewline
\texttt{IHPROT} & 4 & Output & Instruction Transfer Protection
Level\tabularnewline
\texttt{IHTRANS} & 2 & Output & Instruction Transfer Type\tabularnewline
\texttt{IHMASTLOCK} & 1 & Output & Instruction Transfer Master
Lock\tabularnewline
\texttt{IHREADY} & 1 & Input & Instruction Slave Ready
Indicator\tabularnewline
\texttt{IHRESP} & 1 & Input & Instruction Transfer
Response\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{instruction-inputsoutputs-wishbone-bus-2}{%
\paragraph{2.6.2.4. Instruction INPUTS/OUTPUTS Wishbone
Bus}\label{instruction-inputsoutputs-wishbone-bus-2}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{rst} & 1 & Input & Synchronous Active High Reset\tabularnewline
\texttt{clk} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{iadr} & \texttt{AW} & Input & Instruction Address
Bus\tabularnewline
\texttt{idati} & \texttt{DW} & Input & Instruction Input
Bus\tabularnewline
\texttt{idato} & \texttt{DW} & Output & Instruction Output
Bus\tabularnewline
\texttt{isel} & \texttt{DW/8} & Input & Byte Select
Signals\tabularnewline
\texttt{iwe} & 1 & Input & Write Enable Input\tabularnewline
\texttt{istb} & 1 & Input & Strobe Signal/Core Select
Input\tabularnewline
\texttt{icyc} & 1 & Input & Valid Bus Cycle Input\tabularnewline
\texttt{iack} & 1 & Output & Bus Cycle Acknowledge Output\tabularnewline
\texttt{ierr} & 1 & Output & Bus Cycle Error Output\tabularnewline
\texttt{iint} & 1 & Output & Interrupt Signal Output\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-cache-2}{%
\subsubsection{2.6.3. Data Cache}\label{data-cache-2}}

\hypertarget{data-organization-2}{%
\paragraph{2.6.3.1. Data Organization}\label{data-organization-2}}

\begin{longtable}[]{@{}ll@{}}
\toprule
Data Memory & Module description\tabularnewline
\midrule
\endhead
\texttt{riscv\_dmem\_ctrl} & Data Memory Access Block\tabularnewline
\texttt{...riscv\_membuf} & Memory Access Buffer\tabularnewline
\texttt{.....riscv\_ram\_queue} & Fall-through Queue\tabularnewline
\texttt{...riscv\_memmisaligned} & Misalignment Check\tabularnewline
\texttt{...riscv\_mmu} & Memory Management Unit\tabularnewline
\texttt{...riscv\_pmachk} & Physical Memory Attributes
Checker\tabularnewline
\texttt{...riscv\_pmpchk} & Physical Memory Protection
Checker\tabularnewline
\texttt{...riscv\_dcache\_core} & Data Cache (Write Back)\tabularnewline
\texttt{.....riscv\_ram\_1rw} & RAM 1RW\tabularnewline
\texttt{.......riscv\_ram\_1rw\_generic} & RAM 1RW
Generic\tabularnewline
\texttt{...riscv\_dext} & Data External Access Logic\tabularnewline
\texttt{...riscv\_mux} & Bus-Interface-Unit Mux\tabularnewline
\texttt{riscv\_biu} & Bus Interface Unit\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-amba4-axi-lite-bus-2}{%
\paragraph{2.6.3.2. Data INPUTS/OUTPUTS AMBA4 AXI-Lite
Bus}\label{data-inputsoutputs-amba4-axi-lite-bus-2}}

\hypertarget{signals-of-the-read-and-write-address-channels-5}{%
\subparagraph{2.6.3.2.1. Signals of the Read and Write Address
channels}\label{signals-of-the-read-and-write-address-channels-5}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{AWID} & \texttt{ARID} & \texttt{AXI\_ID\_WIDTH} & Output &
Address ID, to identify multiple streams\tabularnewline
\texttt{AWADDR} & \texttt{ARADDR} & \texttt{AXI\_ADDR\_WIDTH} & Output &
Address of the first beat of the burst\tabularnewline
\texttt{AWLEN} & \texttt{ARLEN} & 8 & Output & Number of beats inside
the burst\tabularnewline
\texttt{AWSIZE} & \texttt{ARSIZE} & 3 & Output & Size of each
beat\tabularnewline
\texttt{AWBURST} & \texttt{ARBURST} & 2 & Output & Type of the
burst\tabularnewline
\texttt{AWLOCK} & \texttt{ARLOCK} & 1 & Output & Lock type, to provide
atomic operations\tabularnewline
\texttt{AWCACHE} & \texttt{ARCACHE} & 4 & Output & Memory type, progress
through the system\tabularnewline
\texttt{AWPROT} & \texttt{ARPROT} & 3 & Output & Protection
type\tabularnewline
\texttt{AWQOS} & \texttt{ARQOS} & 4 & Output & Quality of Service of the
transaction\tabularnewline
\texttt{AWREGION} & \texttt{ARREGION} & 4 & Output & Region identifier,
physical to logical\tabularnewline
\texttt{AWUSER} & \texttt{ARUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{AWVALID} & \texttt{ARVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{AWREADY} & \texttt{ARREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-read-and-write-data-channels-5}{%
\subparagraph{2.6.3.2.2. Signals of the Read and Write Data
channels}\label{signals-of-the-read-and-write-data-channels-5}}

\begin{longtable}[]{@{}llccl@{}}
\toprule
Write Port & Read Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{WID} & \texttt{RID} & \texttt{AXI\_ID\_WIDTH} & Output & Data
ID, to identify multiple streams\tabularnewline
\texttt{WDATA} & \texttt{RDATA} & \texttt{AXI\_DATA\_WIDTH} & Output &
Read/Write data\tabularnewline
\texttt{-\/-} & \texttt{RRESP} & 2 & Output & Read response, current
RDATA status\tabularnewline
\texttt{WSTRB} & \texttt{-\/-} & \texttt{AXI\_STRB\_WIDTH} & Output &
Byte strobe, WDATA signal\tabularnewline
\texttt{WLAST} & \texttt{RLAST} & 1 & Output & Last beat
identifier\tabularnewline
\texttt{WUSER} & \texttt{RUSER} & \texttt{AXI\_USER\_WIDTH} & Output &
User-defined data\tabularnewline
\texttt{WVALID} & \texttt{RVALID} & 1 & Output & xVALID handshake
signal\tabularnewline
\texttt{WREADY} & \texttt{RREADY} & 1 & Input & xREADY handshake
signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{signals-of-the-write-response-channel-5}{%
\subparagraph{2.6.3.2.3. Signals of the Write Response
channel}\label{signals-of-the-write-response-channel-5}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Write Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{BID} & \texttt{AXI\_ID\_WIDTH} & Input & Write response ID, to
identify multiple streams\tabularnewline
\texttt{BRESP} & 2 & Input & Write response, to specify the burst
status\tabularnewline
\texttt{BUSER} & \texttt{AXI\_USER\_WIDTH} & Input & User-defined
data\tabularnewline
\texttt{BVALID} & 1 & Input & xVALID handshake signal\tabularnewline
\texttt{BREADY} & 1 & Output & xREADY handshake signal\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-amba3-ahb-lite-bus-2}{%
\paragraph{2.6.3.3. Data INPUTS/OUTPUTS AMBA3 AHB-Lite
Bus}\label{data-inputsoutputs-amba3-ahb-lite-bus-2}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{HRESETn} & 1 & Input & Asynchronous Active Low
Reset\tabularnewline
\texttt{HCLK} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{DHSEL} & 1 & Output & Data Bus Select\tabularnewline
\texttt{DHADDR} & \texttt{PLEN} & Output & Data Address
Bus\tabularnewline
\texttt{DHRDATA} & \texttt{XLEN} & Input & Data Read Data
Bus\tabularnewline
\texttt{DHWDATA} & \texttt{XLEN} & Output & Data Write Data
Bus\tabularnewline
\texttt{DHWRITE} & 1 & Output & Data Write Select\tabularnewline
\texttt{DHSIZE} & 3 & Output & Data Transfer Size\tabularnewline
\texttt{DHBURST} & 3 & Output & Data Transfer Burst Size\tabularnewline
\texttt{DHPROT} & 4 & Output & Data Transfer Protection
Level\tabularnewline
\texttt{DHTRANS} & 2 & Output & Data Transfer Type\tabularnewline
\texttt{DHMASTLOCK} & 1 & Output & Data Transfer Master
Lock\tabularnewline
\texttt{DHREADY} & 1 & Input & Data Slave Ready Indicator\tabularnewline
\texttt{DHRESP} & 1 & Input & Data Transfer Response\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{data-inputsoutputs-wishbone-bus-2}{%
\paragraph{2.6.3.4. Data INPUTS/OUTPUTS Wishbone
Bus}\label{data-inputsoutputs-wishbone-bus-2}}

\begin{longtable}[]{@{}lccl@{}}
\toprule
Port & Size & Direction & Description\tabularnewline
\midrule
\endhead
\texttt{rst} & 1 & Input & Synchronous Active High Reset\tabularnewline
\texttt{clk} & 1 & Input & System Clock Input\tabularnewline
& & &\tabularnewline
\texttt{dadr} & \texttt{AW} & Input & Data Address Bus\tabularnewline
\texttt{ddati} & \texttt{DW} & Input & Data Input Bus\tabularnewline
\texttt{ddato} & \texttt{DW} & Output & Data Output Bus\tabularnewline
\texttt{dsel} & \texttt{DW/8} & Input & Byte Select
Signals\tabularnewline
\texttt{dwe} & 1 & Input & Write Enable Input\tabularnewline
\texttt{dstb} & 1 & Input & Strobe Signal/Core Select
Input\tabularnewline
\texttt{dcyc} & 1 & Input & Valid Bus Cycle Input\tabularnewline
\texttt{dack} & 1 & Output & Bus Cycle Acknowledge Output\tabularnewline
\texttt{derr} & 1 & Output & Bus Cycle Error Output\tabularnewline
\texttt{dint} & 1 & Output & Interrupt Signal Output\tabularnewline
\bottomrule
\end{longtable}

\hypertarget{workflow}{%
\section{3. WORKFLOW}\label{workflow}}

\hypertarget{hardware}{%
\subsection{3.1. HARDWARE}\label{hardware}}

\textbf{1. System Level (SystemC/SystemVerilog)}

The System Level abstraction of a system only looks at its biggest
building blocks like processing units or peripheral devices. At this
level the circuit is usually described using traditional programming
languages like SystemC or SystemVerilog. Sometimes special software
libraries are used that are aimed at simulation circuits on the system
level. The IEEE 1685-2009 standard defines the IP-XACT file format that
can be used to represent designs on the system level and building blocks
that can be used in such system level designs.

\textbf{2. Behavioral \& Register Transfer Level (VHDL/Verilog)}

At the Behavioural Level abstraction a language aimed at hardware
description such as Verilog or VHDL is used to describe the circuit, but
so-called behavioural modeling is used in at least part of the circuit
description. In behavioural modeling there must be a language feature
that allows for imperative programming to be used to describe data paths
and registers. This is the always -block in Verilog and the process
-block in VHDL.

A design in Register Transfer Level representation is usually stored
using HDLs like Verilog and VHDL. But only a very limited subset of
features is used, namely minimalistic always blocks (Verilog) or process
blocks (VHDL) that model the register type used and unconditional
assignments for the datapath logic. The use of HDLs on this level
simplifies simulation as no additional tools are required to simulate a
design in Register Transfer Level representation.

\textbf{3. Logical Gate}

At the Logical Gate Level the design is represented by a netlist that
uses only cells from a small number of single-bit cells, such as basic
logic gates (AND, OR, NOT, XOR, etc.) and registers (usually D-Type
Flip-flops). A number of netlist formats exists that can be used on this
level such as the Electronic Design Interchange Format (EDIF), but for
ease of simulation often a HDL netlist is used. The latter is a HDL file
(Verilog or VHDL) that only uses the most basic language constructs for
instantiation and connecting of cells.

\textbf{4. Physical Gate}

On the Physical Gate Level only gates are used that are physically
available on the target architecture. In some cases this may only be
NAND, NOR and NOT gates as well as D-Type registers. In the case of an
FPGA-based design the Physical Gate Level representation is a netlist of
LUTs with optional output registers, as these are the basic building
blocks of FPGA logic cells.

\textbf{5. Switch Level}

A Switch Level representation of a circuit is a netlist utilizing single
transistors as cells. Switch Level modeling is possible in Verilog and
VHDL, but is seldom used in modern designs, as in modern digital ASIC or
FPGA flows the physical gates are considered the atomic build blocks of
the logic circuit.

\hypertarget{front-end-open-source-tools}{%
\subsubsection{3.1.1. Front-End Open Source
Tools}\label{front-end-open-source-tools}}

\hypertarget{modeling-system-level-of-hardware}{%
\paragraph{3.1.1.1. Modeling System Level of
Hardware}\label{modeling-system-level-of-hardware}}

\emph{A System Description Language Editor is a computer tool allows to
generate software code. A System Description Language is a formal
language, which comprises a Programming Language (input), producing a
Hardware Description (output). Programming languages are used in
computer programming to implement algorithms. The description of a
programming language is split into the two components of syntax (form)
and semantics (meaning).}

\textbf{SystemVerilog System Description Language Editor}

type:

\begin{verbatim}
git clone --recursive https://github.com/emacs-mirror/emacs

cd emacs
./configure
make
sudo make install
\end{verbatim}

\hypertarget{simulating-system-level-of-hardware}{%
\paragraph{3.1.1.2. Simulating System Level of
Hardware}\label{simulating-system-level-of-hardware}}

\emph{A System Description Language Simulator (translator) is a computer
program that translates computer code written in a Programming Language
(the source language) into a Hardware Description Language (the target
language). The compiler is primarily used for programs that translate
source code from a high-level programming language to a low-level
language to create an executable program.}

\textbf{SystemVerilog System Description Language Simulator}

type:

\begin{verbatim}
git clone --recursive http://git.veripool.org/git/verilator

cd verilator
autoconf
./configure
make
sudo make install
\end{verbatim}

\begin{verbatim}
cd sim/verilog/tests/wb/verilator
source SIMULATE-IT
\end{verbatim}

\begin{verbatim}
cd sim/verilog/tests/ahb3/verilator
source SIMULATE-IT
\end{verbatim}

\begin{verbatim}
cd sim/verilog/tests/axi4/verilator
source SIMULATE-IT
\end{verbatim}

\hypertarget{verifying-system-level-of-hardware}{%
\paragraph{3.1.1.3. Verifying System Level of
Hardware}\label{verifying-system-level-of-hardware}}

\emph{A UVM standard improves interoperability and reduces the cost of
repurchasing and rewriting IP for each new project or Electronic Design
Automation tool. It also makes it easier to reuse verification
components. The UVM Class Library provides generic utilities, such as
component hierarchy, Transaction Library Model or configuration
database, which enable the user to create virtually any structure wanted
for the testbench.}

\textbf{SystemVerilog System Description Language Verifier}

type:

\begin{verbatim}
git clone --recursive https://github.com/QueenField/UVM
\end{verbatim}

\begin{verbatim}
cd sim/verilog/pu/riscv/wb/msim
source SIMULATE-IT
\end{verbatim}

\begin{verbatim}
cd sim/verilog/pu/riscv/ahb3/msim
source SIMULATE-IT
\end{verbatim}

\begin{verbatim}
cd sim/verilog/pu/riscv/axi4/msim
source SIMULATE-IT
\end{verbatim}

\hypertarget{describing-register-transfer-level-of-hardware}{%
\paragraph{3.1.1.4. Describing Register Transfer Level of
Hardware}\label{describing-register-transfer-level-of-hardware}}

\emph{A Hardware Description Language Editor is any editor that allows
to generate hardware code. Hardware Description Language is a
specialized computer language used to describe the structure and
behavior of digital logic circuits. It allows for the synthesis of a HDL
into a netlist, which can then be synthesized, placed and routed to
produce the set of masks used to create an integrated circuit.}

\textbf{VHDL/Verilog Hardware Description Language Editor}

type:

\begin{verbatim}
git clone --recursive https://github.com/emacs-mirror/emacs

cd emacs
./configure
make
sudo make install
\end{verbatim}

\hypertarget{simulating-register-transfer-level-of-hardware}{%
\paragraph{3.1.1.5. Simulating Register Transfer Level of
Hardware}\label{simulating-register-transfer-level-of-hardware}}

\emph{A Hardware Description Language Simulator uses mathematical models
to replicate the behavior of an actual hardware device. Simulation
software allows for modeling of circuit operation and is an invaluable
analysis tool. Simulating a circuit's behavior before actually building
it can greatly improve design efficiency by making faulty designs known
as such, and providing insight into the behavior of electronics circuit
designs.}

\textbf{Verilog Hardware Description Language Simulator}

type:

\begin{verbatim}
git clone --recursive https://github.com/steveicarus/iverilog

cd iverilog
sh autoconf.sh
./configure
make
sudo make install
\end{verbatim}

\begin{verbatim}
cd sim/verilog/tests/wb/iverilog
source SIMULATE-IT
\end{verbatim}

\begin{verbatim}
cd sim/verilog/tests/ahb3/iverilog
source SIMULATE-IT
\end{verbatim}

\begin{verbatim}
cd sim/verilog/tests/axi4/iverilog
source SIMULATE-IT
\end{verbatim}

\textbf{VHDL Hardware Description Language Simulator}

type:

\begin{verbatim}
git clone --recursive https://github.com/ghdl/ghdl

cd ghdl
./configure --prefix=/usr/local
make
sudo make install
\end{verbatim}

\begin{verbatim}
cd sim/vhdl/tests/wb/ghdl
source SIMULATE-IT
\end{verbatim}

\begin{verbatim}
cd sim/vhdl/tests/ahb3/ghdl
source SIMULATE-IT
\end{verbatim}

\begin{verbatim}
cd sim/vhdl/tests/axi4/ghdl
source SIMULATE-IT
\end{verbatim}

\hypertarget{synthesizing-register-transfer-level-of-hardware}{%
\paragraph{3.1.1.6. Synthesizing Register Transfer Level of
Hardware}\label{synthesizing-register-transfer-level-of-hardware}}

\emph{A Hardware Description Language Synthesizer turns a RTL
implementation into a Logical Gate Level implementation. Logical design
is a step in the standard design cycle in which the functional design of
an electronic circuit is converted into the representation which
captures logic operations, arithmetic operations, control flow, etc. In
EDA parts of the logical design is automated using synthesis tools based
on the behavioral description of the circuit.}

\textbf{Verilog Hardware Description Language Synthesizer}

type:

\begin{verbatim}
git clone --recursive https://github.com/YosysHQ/yosys

cd yosys
make
sudo make install
\end{verbatim}

\textbf{VHDL Hardware Description Language Synthesizer}

type:

\begin{verbatim}
git clone --recursive https://github.com/ghdl/ghdl-yosys-plugin
cd ghdl-yosys-plugin
make GHDL=/usr/local
sudo yosys-config --exec mkdir -p --datdir/plugins
sudo yosys-config --exec cp "ghdl.so" --datdir/plugins/ghdl.so
\end{verbatim}

\hypertarget{optimizing-register-transfer-level-of-hardware}{%
\paragraph{3.1.1.7. Optimizing Register Transfer Level of
Hardware}\label{optimizing-register-transfer-level-of-hardware}}

\emph{A Hardware Description Language Optimizer finds an equivalent
representation of the specified logic circuit under specified
constraints (minimum area, pre-specified delay). This tool combines
scalable logic optimization based on And-Inverter Graphs (AIGs),
optimal-delay DAG-based technology mapping for look-up tables and
standard cells, and innovative algorithms for sequential synthesis and
verification.}

\textbf{Verilog Hardware Description Language Optimizer}

type:

\begin{verbatim}
git clone --recursive https://github.com/YosysHQ/yosys

cd yosys
make
sudo make install
\end{verbatim}

\hypertarget{verifying-register-transfer-level-of-hardware}{%
\paragraph{3.1.1.8. Verifying Register Transfer Level of
Hardware}\label{verifying-register-transfer-level-of-hardware}}

\emph{A Hardware Description Language Verifier proves or disproves the
correctness of intended algorithms underlying a hardware system with
respect to a certain formal specification or property, using formal
methods of mathematics. Formal verification uses modern techniques
(SAT/SMT solvers, BDDs, etc.) to prove correctness by essentially doing
an exhaustive search through the entire possible input space (formal
proof).}

\textbf{Verilog Hardware Description Language Verifier}

type:

\begin{verbatim}
git clone --recursive https://github.com/YosysHQ/SymbiYosys
\end{verbatim}

\hypertarget{back-end-open-source-tools}{%
\subsubsection{3.1.2. Back-End Open Source
Tools}\label{back-end-open-source-tools}}

\textbf{I. Back-End Workflow Qflow for ASICs}

type:

\begin{verbatim}
sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgsl-dev \
libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh
\end{verbatim}

type:

\begin{verbatim}
git clone --recursive https://github.com/RTimothyEdwards/qflow

cd qflow
./configure
make
sudo make install
\end{verbatim}

\hypertarget{planning-switch-level-of-hardware}{%
\paragraph{3.1.2.1. Planning Switch Level of
Hardware}\label{planning-switch-level-of-hardware}}

\emph{A Floor-Planner of an Integrated Circuit (IC) is a schematic
representation of tentative placement of its major functional blocks. In
modern electronic design process floor-plans are created during the
floor-planning design stage, an early stage in the hierarchical approach
to Integrated Circuit design. Depending on the design methodology being
followed, the actual definition of a floor-plan may differ.}

\textbf{Floor-Planner}

type:

\begin{verbatim}
git clone --recursive https://github.com/RTimothyEdwards/magic

cd magic
./configure
make
sudo make install
\end{verbatim}

\hypertarget{placing-switch-level-of-hardware}{%
\paragraph{3.1.2.2. Placing Switch Level of
Hardware}\label{placing-switch-level-of-hardware}}

\emph{A Standard Cell Placer takes a given synthesized circuit netlist
together with a technology library and produces a valid placement
layout. The layout is optimized according to the aforementioned
objectives and ready for cell resizing and buffering, a step essential
for timing and signal integrity satisfaction. Physical design flow are
iterated a number of times until design closure is achieved.}

\textbf{Standard Cell Placer}

type:

\begin{verbatim}
git clone --recursive https://github.com/rubund/graywolf

cd graywolf
mkdir build
cd build
cmake ..
make
sudo make install
\end{verbatim}

\hypertarget{timing-switch-level-of-hardware}{%
\paragraph{3.1.2.3. Timing Switch Level of
Hardware}\label{timing-switch-level-of-hardware}}

\emph{A Standard Cell Timing-Analizer is a simulation method of
computing the expected timing of a digital circuit without requiring a
simulation of the full circuit. High-performance integrated circuits
have traditionally been characterized by the clock frequency at which
they operate. Measuring the ability of a circuit to operate at the
specified speed requires an ability to measure, during the design
process, its delay at numerous steps.}

\textbf{Standard Cell Timing-Analizer}

type:

\begin{verbatim}
git clone --recursive https://github.com/The-OpenROAD-Project/OpenSTA

cd OpenSTA
mkdir build
cd build
cmake ..
make
sudo make install
\end{verbatim}

\hypertarget{routing-switch-level-of-hardware}{%
\paragraph{3.1.2.4. Routing Switch Level of
Hardware}\label{routing-switch-level-of-hardware}}

\emph{A Standard Cell Router takes pre-existing polygons consisting of
pins on cells, and pre-existing wiring called pre-routes. Each of these
polygons are associated with a net. The primary task of the router is to
create geometries such that all terminals assigned to the same net are
connected, no terminals assigned to different nets are connected, and
all design rules are obeyed.}

\textbf{Standard Cell Router}

type:

\begin{verbatim}
git clone --recursive https://github.com/RTimothyEdwards/qrouter

cd qrouter
./configure
make
sudo make install
\end{verbatim}

\hypertarget{simulating-switch-level-of-hardware}{%
\paragraph{3.1.2.5. Simulating Switch Level of
Hardware}\label{simulating-switch-level-of-hardware}}

\emph{A Standard Cell Simulator treats transistors as ideal switches.
Extracted capacitance and lumped resistance values are used to make the
switch a little bit more realistic than the ideal, using the RC time
constants to predict the relative timing of events. This simulator
represents a circuit in terms of its exact transistor structure but
describes the electrical behavior in a highly idealized way.}

\textbf{Standard Cell Simulator}

type:

\begin{verbatim}
git clone --recursive https://github.com/RTimothyEdwards/irsim

cd irsim
./configure
make
sudo make install
\end{verbatim}

\hypertarget{verifying-switch-level-of-hardware-lvs}{%
\paragraph{3.1.2.6. Verifying Switch Level of Hardware
LVS}\label{verifying-switch-level-of-hardware-lvs}}

\emph{A Standard Cell Verifier compares netlists, a process known as LVS
(Layout vs.~Schematic). This step ensures that the geometry that has
been laid out matches the expected circuit. The greatest need for LVS is
in large analog or mixed-signal circuits that cannot be simulated in
reasonable time. LVS can be done faster than simulation, and provides
feedback that makes it easier to find errors.}

\textbf{Standard Cell Verifier}

type:

\begin{verbatim}
git clone --recursive https://github.com/RTimothyEdwards/netgen

cd netgen
./configure
make
sudo make install
\end{verbatim}

\hypertarget{checking-switch-level-of-hardware-drc}{%
\paragraph{3.1.2.7. Checking Switch Level of Hardware
DRC}\label{checking-switch-level-of-hardware-drc}}

\emph{A Standard Cell Checker is a geometric constraint imposed on
Printed Circuit Board (PCB) and Integrated Circuit (IC) designers to
ensure their designs function properly, reliably, and can be produced
with acceptable yield. Design Rules for production are developed by
hardware engineers based on the capability of their processes to realize
design intent. Design Rule Checking (DRC) is used to ensure that
designers do not violate design rules.}

\textbf{Standard Cell Checker}

type:

\begin{verbatim}
git clone --recursive https://github.com/RTimothyEdwards/magic

cd magic
./configure
make
sudo make install
\end{verbatim}

\hypertarget{printing-switch-level-of-hardware-gds}{%
\paragraph{3.1.2.8. Printing Switch Level of Hardware
GDS}\label{printing-switch-level-of-hardware-gds}}

\emph{A Standard Cell Editor allows to print a set of standard cells.
The standard cell methodology is an abstraction, whereby a low-level
VLSI layout is encapsulated into a logical representation. A standard
cell is a group of transistor and interconnect structures that provides
a boolean logic function (AND, OR, XOR, XNOR, inverters) or a storage
function (flipflop or latch).}

\textbf{Standard Cell Editor}

type:

\begin{verbatim}
git clone --recursive https://github.com/RTimothyEdwards/magic

cd magic
./configure
make
sudo make install
\end{verbatim}

\textbf{II. Back-End Workflow Symbiflow for FPGAs}

\hypertarget{software}{%
\subsection{3.2. SOFTWARE}\label{software}}

\hypertarget{compilers}{%
\subsubsection{3.2.1. Compilers}\label{compilers}}

type:

\begin{verbatim}
sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \
libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
libtool patchutils bc zlib1g-dev libexpat-dev
\end{verbatim}

\hypertarget{risc-v-gnu-cc}{%
\paragraph{3.2.1.1. RISC-V GNU C/C++}\label{risc-v-gnu-cc}}

type:

\begin{verbatim}
git clone --recursive https://github.com/riscv/riscv-gnu-toolchain

cd riscv-gnu-toolchain

./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make

./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make linux

./configure --prefix=/opt/riscv-elf-gcc --enable-multilib
sudo make clean
sudo make linux
\end{verbatim}

\hypertarget{risc-v-gnu-go}{%
\paragraph{3.2.1.2. RISC-V GNU Go}\label{risc-v-gnu-go}}

type:

\begin{verbatim}
git clone --recursive https://go.googlesource.com/go riscv-go
cd riscv-go/src
./all.bash
cd ../..
sudo mv riscv-go /opt
\end{verbatim}

\hypertarget{simulators}{%
\subsubsection{3.2.2. Simulators}\label{simulators}}

type:

\begin{verbatim}
sudo apt install device-tree-compiler libglib2.0-dev libpixman-1-dev pkg-config
\end{verbatim}

\hypertarget{spike-for-hardware-engineers}{%
\paragraph{3.2.2.1. Spike (For Hardware
Engineers)}\label{spike-for-hardware-engineers}}

\textbf{Building Proxy Kernel}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/riscv/riscv-pk

cd riscv-pk
mkdir build
cd build
../configure --prefix=/opt/riscv-elf-gcc --host=riscv64-unknown-elf
make
sudo make install
\end{verbatim}

\textbf{Building Spike}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/riscv/riscv-isa-sim

cd riscv-isa-sim
mkdir build
cd build
../configure --prefix=/opt/riscv-elf-gcc
make
sudo make install
\end{verbatim}

\hypertarget{qemu-for-software-engineers}{%
\paragraph{3.2.2.2. QEMU (For Software
Engineers)}\label{qemu-for-software-engineers}}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/qemu/qemu

cd qemu
./configure --prefix=/opt/riscv-elf-gcc \
--target-list=riscv64-softmmu,riscv32-softmmu,riscv64-linux-user,riscv32-linux-user
make
sudo make install
\end{verbatim}

\hypertarget{conclusion}{%
\section{4. CONCLUSION}\label{conclusion}}

\hypertarget{hardware-1}{%
\subsection{4.1. HARDWARE}\label{hardware-1}}

type:

\begin{verbatim}
cd synthesis/wb/qflow
source SYNTHESIZE-VERILOG-IT
\end{verbatim}

\begin{verbatim}
cd synthesis/ahb3/qflow
source SYNTHESIZE-VERILOG-IT
\end{verbatim}

\begin{verbatim}
cd synthesis/axi4/qflow
source SYNTHESIZE-VERILOG-IT
\end{verbatim}

\hypertarget{gscl-45-nm-asic}{%
\subsubsection{4.1.1. GSCL 45 nm ASIC}\label{gscl-45-nm-asic}}

type:

\begin{verbatim}
cd synthesis/wb/qflow
source FLOW-VERILOG-IT
\end{verbatim}

\begin{verbatim}
cd synthesis/ahb3/qflow
source FLOW-VERILOG-IT
\end{verbatim}

\begin{verbatim}
cd synthesis/axi4/qflow
source FLOW-VERILOG-IT
\end{verbatim}

\hypertarget{lattice-ice40-fpga}{%
\subsubsection{4.1.2. Lattice iCE40 FPGA}\label{lattice-ice40-fpga}}

type:

\begin{verbatim}
cd synthesis/wb/symbiflow
source FLOW-VERILOG-IT
\end{verbatim}

\begin{verbatim}
cd synthesis/ahb3/symbiflow
source FLOW-VERILOG-IT
\end{verbatim}

\begin{verbatim}
cd synthesis/axi4/symbiflow
source FLOW-VERILOG-IT
\end{verbatim}

\hypertarget{software-1}{%
\subsection{4.2. SOFTWARE}\label{software-1}}

\hypertarget{risc-v-tests}{%
\subsubsection{4.2.1. RISC-V Tests}\label{risc-v-tests}}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

rm -rf tests
rm -rf riscv-tests

mkdir tests
mkdir tests/dump
mkdir tests/hex

git clone --recursive https://github.com/riscv/riscv-tests
cd riscv-tests

autoconf
./configure --prefix=/opt/riscv-elf-gcc/bin
make

cd isa

source ../../elf2hex.sh

mv *.dump ../../tests/dump
mv *.hex ../../tests/hex

cd ..

make clean
\end{verbatim}

elf2hex.sh:

\begin{verbatim}
riscv64-unknown-elf-objcopy -O ihex rv32mi-p-breakpoint rv32mi-p-breakpoint.hex
riscv64-unknown-elf-objcopy -O ihex rv32mi-p-csr rv32mi-p-csr.hex
...
riscv64-unknown-elf-objcopy -O ihex rv64um-v-remw rv64um-v-remw.hex
\end{verbatim}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

spike rv32mi-p-breakpoint
spike rv32mi-p-csr
...
spike rv64um-v-remw
\end{verbatim}

\hypertarget{risc-v-bare-metal}{%
\subsubsection{4.2.2. RISC-V Bare Metal}\label{risc-v-bare-metal}}

type:

\begin{verbatim}
rm -rf hello_c.elf
rm -rf hello_c.hex

export PATH=/opt/riscv-elf-gcc/bin:${PATH}

riscv64-unknown-elf-gcc -o hello_c.elf hello_c.c
riscv64-unknown-elf-objcopy -O ihex hello_c.elf hello_c.hex
\end{verbatim}

C Language:

\begin{Shaded}
\begin{Highlighting}[]
\PreprocessorTok{#include }\ImportTok{<stdio.h>}

\DataTypeTok{int}\NormalTok{ main() \{}
\NormalTok{  printf(}\StringTok{"Hello QueenField!}\SpecialCharTok{\textbackslash{}n}\StringTok{"}\NormalTok{);}
  \ControlFlowTok{return} \DecValTok{0}\NormalTok{;}
\NormalTok{\}}
\end{Highlighting}
\end{Shaded}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

spike pk hello_c.elf
\end{verbatim}

type:

\begin{verbatim}
rm -rf hello_cpp.elf
rm -rf hello_cpp.hex

export PATH=/opt/riscv-elf-gcc/bin:${PATH}

riscv64-unknown-elf-g++ -o hello_cpp.elf hello_cpp.cpp
riscv64-unknown-elf-objcopy -O ihex hello_cpp.elf hello_cpp.hex
\end{verbatim}

C++ Language:

\begin{Shaded}
\begin{Highlighting}[]
\PreprocessorTok{#include }\ImportTok{<iostream>}

\DataTypeTok{int}\NormalTok{ main() \{}
  \BuiltInTok{std::}\NormalTok{cout << }\StringTok{"Hello QueenField!}\SpecialCharTok{\textbackslash{}n}\StringTok{"}\NormalTok{;}
  \ControlFlowTok{return} \DecValTok{0}\NormalTok{;}
\NormalTok{\}}
\end{Highlighting}
\end{Shaded}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

spike pk hello_cpp.elf
\end{verbatim}

type:

\begin{verbatim}
rm -rf hello_go.elf
rm -rf hello_go.hex

export PATH=/opt/riscv-elf-gcc/bin:${PATH}
export PATH=/opt/riscv-go/bin:${PATH}

GOOS=linux GOARCH=riscv64 go build -o hello_go.elf hello_go.go
riscv64-unknown-elf-objcopy -O ihex hello_go.elf hello_go.hex
\end{verbatim}

Go Language:

\begin{Shaded}
\begin{Highlighting}[]
\KeywordTok{package}\NormalTok{ main}

\KeywordTok{import} \StringTok{"fmt"}
\KeywordTok{func}\NormalTok{ main() \{}
\NormalTok{  fmt.Println(}\StringTok{"Hello QueenField!"}\NormalTok{)}
\NormalTok{\}}
\end{Highlighting}
\end{Shaded}

\hypertarget{risc-v-operating-system}{%
\subsubsection{4.2.3. RISC-V Operating
System}\label{risc-v-operating-system}}

\hypertarget{gnu-linux}{%
\paragraph{4.2.3.1. GNU Linux}\label{gnu-linux}}

\textbf{Running Linux RISC-V 32 bit with Buildroot}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/buildroot/buildroot

cd buildroot
make qemu_riscv32_virt_defconfig
make

qemu-system-riscv32 \
-M virt \
-nographic \
-bios output/images/fw_jump.elf \
-kernel output/images/Image \
-append "root=/dev/vda ro" \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device,netdev=net0
\end{verbatim}

\textbf{Running Linux RISC-V 64 bit with Buildroot}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/buildroot/buildroot

cd buildroot
make qemu_riscv32_virt_defconfig
make

qemu-system-riscv64 \
-M virt \
-nographic \
-bios output/images/fw_jump.elf \
-kernel output/images/Image \
-append "root=/dev/vda ro" \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device,netdev=net0
\end{verbatim}

\hypertarget{gnu-hurd}{%
\paragraph{4.2.3.2. GNU Hurd}\label{gnu-hurd}}

\hypertarget{risc-v-distribution}{%
\subsubsection{4.2.4. RISC-V Distribution}\label{risc-v-distribution}}

\hypertarget{gnu-debian}{%
\paragraph{4.2.4.1. GNU Debian}\label{gnu-debian}}

\hypertarget{gnu-fedora}{%
\paragraph{4.2.4.2. GNU Fedora}\label{gnu-fedora}}

\textbf{Running Fedora}

type:

\begin{verbatim}
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

qemu-system-riscv64 \
-nographic \
-machine virt \
-smp 4 \
-m 2G \
-kernel Fedora-RISCV.elf \
-bios none \
-object rng-random,filename=/dev/urandom,id=rng0 \
-device virtio-rng-device,rng=rng0 \
-device virtio-blk-device,drive=hd0 \
-drive file=Fedora-RISCV.raw,format=raw,id=hd0 \
-device virtio-net-device,netdev=usernet \
-netdev user,id=usernet,hostfwd=tcp::10000-:22
\end{verbatim}

\end{document}
