
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO


BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_hwt
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_acp
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 0
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 0
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 0
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_EN_EMIO_GPIO = 0
 PARAMETER C_USE_S_AXI_ACP = 1
 PARAMETER C_INTERCONNECT_S_AXI_ACP_MASTERS = reconos_memif_memory_controller_0.M_AXI
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = hp_rw_merge_0.M_AXI & hp_rw_merge_1.M_AXI
 PARAMETER C_USE_S_AXI_HP1 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP1_MASTERS = hp_rw_merge_2.M_AXI & hp_rw_merge_3.M_AXI
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = hp_rw_merge_4.M_AXI & hp_rw_merge_5.M_AXI
 PARAMETER C_USE_S_AXI_HP3 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP3_MASTERS = hp_rw_merge_6.M_AXI & hp_rw_merge_7.M_AXI
 BUS_INTERFACE M_AXI_GP0 = axi_hwt
 BUS_INTERFACE S_AXI_ACP = axi_acp
 BUS_INTERFACE S_AXI_HP0 = axi_hp0
 BUS_INTERFACE S_AXI_HP1 = axi_hp1
 BUS_INTERFACE S_AXI_HP2 = axi_hp2
 BUS_INTERFACE S_AXI_HP3 = axi_hp3
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N_0
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_ACP_ACLK = processing_system7_0_FCLK_CLK0
 PORT IRQ_F2P = reconos_proc_control_0_PROC_Pgf_Int & reconos_osif_intc_0_OSIF_INTC_Out
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP1_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP2_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP3_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN hwt_sort_demo
 PARAMETER INSTANCE = hwt_static_0
 PARAMETER HW_VER = 1.00.c
 BUS_INTERFACE OSIF_FIFO_Sw2Hw = reconos_osif_fifo_0_sw2hw_FIFO_S
 BUS_INTERFACE OSIF_FIFO_Hw2Sw = reconos_osif_fifo_0_hw2sw_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_fifo_0_hwt2mem_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_fifo_0_mem2hwt_FIFO_S
 BUS_INTERFACE S_AXIS = streamif_0_S_AXIS
 BUS_INTERFACE M_AXIS = streamif_0_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_0_S2MM_CTRL
 BUS_INTERFACE MM2S_CTRL = streamif_0_MM2S_CTRL
 PORT HWT_Clk = processing_system7_0_FCLK_CLK0
 PORT HWT_Rst = reconos_proc_control_0_PROC_Hwt_Rst_0
END

BEGIN axi4_read_write_merge
 PARAMETER INSTANCE = hp_rw_merge_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DELAY = 0
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DELAY = 0
 BUS_INTERFACE S_AXI_READ = hp_mm2s_0_M00_AXI
 BUS_INTERFACE S_AXI_WRITE = hp_s2mm_0_M00_AXI
 BUS_INTERFACE M_AXI = axi_hp0
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_full_to_stream_ip_top
 PARAMETER INSTANCE = hp_mm2s_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M01_AXIS = streamif_0_S_AXIS
 BUS_INTERFACE MM2S_CTRL = streamif_0_MM2S_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_mm2s_ctrl_0
 BUS_INTERFACE M00_AXI = hp_mm2s_0_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_stream_to_full_ip_top
 PARAMETER INSTANCE = hp_s2mm_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S01_AXIS = streamif_0_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_0_S2MM_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_s2mm_ctrl_0
 BUS_INTERFACE M00_AXI = hp_s2mm_0_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_0_sw2hw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_0_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_0_sw2hw_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_0
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_0_hw2sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_0_hw2sw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_0_hw2sw_FIFO_S
 PORT FIFO_Has_Data = reconos_osif_fifo_0_hw2sw_FIFO_Has_Data
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_0
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_0_hwt2mem
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_0_hwt2mem_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_0_hwt2mem_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_0
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_0_mem2hwt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_0_mem2hwt_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_0_mem2hwt_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_0
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN hwt_sort_demo
 PARAMETER INSTANCE = hwt_static_1
 PARAMETER HW_VER = 1.00.c
 BUS_INTERFACE OSIF_FIFO_Sw2Hw = reconos_osif_fifo_1_sw2hw_FIFO_S
 BUS_INTERFACE OSIF_FIFO_Hw2Sw = reconos_osif_fifo_1_hw2sw_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_fifo_1_hwt2mem_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_fifo_1_mem2hwt_FIFO_S
 BUS_INTERFACE S_AXIS = streamif_1_S_AXIS
 BUS_INTERFACE M_AXIS = streamif_1_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_1_S2MM_CTRL
 BUS_INTERFACE MM2S_CTRL = streamif_1_MM2S_CTRL
 PORT HWT_Clk = processing_system7_0_FCLK_CLK0
 PORT HWT_Rst = reconos_proc_control_0_PROC_Hwt_Rst_1
END

BEGIN axi4_read_write_merge
 PARAMETER INSTANCE = hp_rw_merge_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DELAY = 0
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DELAY = 0
 BUS_INTERFACE S_AXI_READ = hp_mm2s_1_M00_AXI
 BUS_INTERFACE S_AXI_WRITE = hp_s2mm_1_M00_AXI
 BUS_INTERFACE M_AXI = axi_hp0
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_full_to_stream_ip_top
 PARAMETER INSTANCE = hp_mm2s_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M01_AXIS = streamif_1_S_AXIS
 BUS_INTERFACE MM2S_CTRL = streamif_1_MM2S_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_mm2s_ctrl_1
 BUS_INTERFACE M00_AXI = hp_mm2s_1_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_stream_to_full_ip_top
 PARAMETER INSTANCE = hp_s2mm_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S01_AXIS = streamif_1_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_1_S2MM_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_s2mm_ctrl_1
 BUS_INTERFACE M00_AXI = hp_s2mm_1_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_1_sw2hw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_1_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_1_sw2hw_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_1
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_1_hw2sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_1_hw2sw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_1_hw2sw_FIFO_S
 PORT FIFO_Has_Data = reconos_osif_fifo_1_hw2sw_FIFO_Has_Data
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_1
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_1_hwt2mem
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_1_hwt2mem_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_1_hwt2mem_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_1
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_1_mem2hwt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_1_mem2hwt_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_1_mem2hwt_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_1
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN hwt_sort_demo
 PARAMETER INSTANCE = hwt_static_2
 PARAMETER HW_VER = 1.00.c
 BUS_INTERFACE OSIF_FIFO_Sw2Hw = reconos_osif_fifo_2_sw2hw_FIFO_S
 BUS_INTERFACE OSIF_FIFO_Hw2Sw = reconos_osif_fifo_2_hw2sw_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_fifo_2_hwt2mem_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_fifo_2_mem2hwt_FIFO_S
 BUS_INTERFACE S_AXIS = streamif_2_S_AXIS
 BUS_INTERFACE M_AXIS = streamif_2_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_2_S2MM_CTRL
 BUS_INTERFACE MM2S_CTRL = streamif_2_MM2S_CTRL
 PORT HWT_Clk = processing_system7_0_FCLK_CLK0
 PORT HWT_Rst = reconos_proc_control_0_PROC_Hwt_Rst_2
END

BEGIN axi4_read_write_merge
 PARAMETER INSTANCE = hp_rw_merge_2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DELAY = 0
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DELAY = 0
 BUS_INTERFACE S_AXI_READ = hp_mm2s_2_M00_AXI
 BUS_INTERFACE S_AXI_WRITE = hp_s2mm_2_M00_AXI
 BUS_INTERFACE M_AXI = axi_hp1
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_full_to_stream_ip_top
 PARAMETER INSTANCE = hp_mm2s_2
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M01_AXIS = streamif_2_S_AXIS
 BUS_INTERFACE MM2S_CTRL = streamif_2_MM2S_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_mm2s_ctrl_2
 BUS_INTERFACE M00_AXI = hp_mm2s_2_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_stream_to_full_ip_top
 PARAMETER INSTANCE = hp_s2mm_2
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S01_AXIS = streamif_2_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_2_S2MM_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_s2mm_ctrl_2
 BUS_INTERFACE M00_AXI = hp_s2mm_2_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_2_sw2hw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_2_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_2_sw2hw_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_2
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_2_hw2sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_2_hw2sw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_2_hw2sw_FIFO_S
 PORT FIFO_Has_Data = reconos_osif_fifo_2_hw2sw_FIFO_Has_Data
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_2
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_2_hwt2mem
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_2_hwt2mem_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_2_hwt2mem_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_2
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_2_mem2hwt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_2_mem2hwt_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_2_mem2hwt_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_2
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN hwt_sort_demo
 PARAMETER INSTANCE = hwt_static_3
 PARAMETER HW_VER = 1.00.c
 BUS_INTERFACE OSIF_FIFO_Sw2Hw = reconos_osif_fifo_3_sw2hw_FIFO_S
 BUS_INTERFACE OSIF_FIFO_Hw2Sw = reconos_osif_fifo_3_hw2sw_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_fifo_3_hwt2mem_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_fifo_3_mem2hwt_FIFO_S
 BUS_INTERFACE S_AXIS = streamif_3_S_AXIS
 BUS_INTERFACE M_AXIS = streamif_3_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_3_S2MM_CTRL
 BUS_INTERFACE MM2S_CTRL = streamif_3_MM2S_CTRL
 PORT HWT_Clk = processing_system7_0_FCLK_CLK0
 PORT HWT_Rst = reconos_proc_control_0_PROC_Hwt_Rst_3
END

BEGIN axi4_read_write_merge
 PARAMETER INSTANCE = hp_rw_merge_3
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DELAY = 0
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DELAY = 0
 BUS_INTERFACE S_AXI_READ = hp_mm2s_3_M00_AXI
 BUS_INTERFACE S_AXI_WRITE = hp_s2mm_3_M00_AXI
 BUS_INTERFACE M_AXI = axi_hp1
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_full_to_stream_ip_top
 PARAMETER INSTANCE = hp_mm2s_3
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M01_AXIS = streamif_3_S_AXIS
 BUS_INTERFACE MM2S_CTRL = streamif_3_MM2S_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_mm2s_ctrl_3
 BUS_INTERFACE M00_AXI = hp_mm2s_3_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_stream_to_full_ip_top
 PARAMETER INSTANCE = hp_s2mm_3
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S01_AXIS = streamif_3_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_3_S2MM_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_s2mm_ctrl_3
 BUS_INTERFACE M00_AXI = hp_s2mm_3_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_3_sw2hw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_3_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_3_sw2hw_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_3
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_3_hw2sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_3_hw2sw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_3_hw2sw_FIFO_S
 PORT FIFO_Has_Data = reconos_osif_fifo_3_hw2sw_FIFO_Has_Data
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_3
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_3_hwt2mem
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_3_hwt2mem_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_3_hwt2mem_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_3
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_3_mem2hwt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_3_mem2hwt_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_3_mem2hwt_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_3
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN hwt_sort_demo
 PARAMETER INSTANCE = hwt_static_4
 PARAMETER HW_VER = 1.00.c
 BUS_INTERFACE OSIF_FIFO_Sw2Hw = reconos_osif_fifo_4_sw2hw_FIFO_S
 BUS_INTERFACE OSIF_FIFO_Hw2Sw = reconos_osif_fifo_4_hw2sw_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_fifo_4_hwt2mem_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_fifo_4_mem2hwt_FIFO_S
 BUS_INTERFACE S_AXIS = streamif_4_S_AXIS
 BUS_INTERFACE M_AXIS = streamif_4_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_4_S2MM_CTRL
 BUS_INTERFACE MM2S_CTRL = streamif_4_MM2S_CTRL
 PORT HWT_Clk = processing_system7_0_FCLK_CLK0
 PORT HWT_Rst = reconos_proc_control_0_PROC_Hwt_Rst_4
END

BEGIN axi4_read_write_merge
 PARAMETER INSTANCE = hp_rw_merge_4
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 1
 BUS_INTERFACE S_AXI_READ = hp_mm2s_4_M00_AXI
 BUS_INTERFACE S_AXI_WRITE = hp_s2mm_4_M00_AXI
 BUS_INTERFACE M_AXI = axi_hp2
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_full_to_stream_ip_top
 PARAMETER INSTANCE = hp_mm2s_4
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M01_AXIS = streamif_4_S_AXIS
 BUS_INTERFACE MM2S_CTRL = streamif_4_MM2S_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_mm2s_ctrl_4
 BUS_INTERFACE M00_AXI = hp_mm2s_4_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_stream_to_full_ip_top
 PARAMETER INSTANCE = hp_s2mm_4
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S01_AXIS = streamif_4_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_4_S2MM_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_s2mm_ctrl_4
 BUS_INTERFACE M00_AXI = hp_s2mm_4_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_4_sw2hw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_4_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_4_sw2hw_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_4
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_4_hw2sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_4_hw2sw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_4_hw2sw_FIFO_S
 PORT FIFO_Has_Data = reconos_osif_fifo_4_hw2sw_FIFO_Has_Data
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_4
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_4_hwt2mem
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_4_hwt2mem_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_4_hwt2mem_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_4
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_4_mem2hwt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_4_mem2hwt_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_4_mem2hwt_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_4
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN hwt_sort_demo
 PARAMETER INSTANCE = hwt_static_5
 PARAMETER HW_VER = 1.00.c
 BUS_INTERFACE OSIF_FIFO_Sw2Hw = reconos_osif_fifo_5_sw2hw_FIFO_S
 BUS_INTERFACE OSIF_FIFO_Hw2Sw = reconos_osif_fifo_5_hw2sw_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_fifo_5_hwt2mem_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_fifo_5_mem2hwt_FIFO_S
 BUS_INTERFACE S_AXIS = streamif_5_S_AXIS
 BUS_INTERFACE M_AXIS = streamif_5_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_5_S2MM_CTRL
 BUS_INTERFACE MM2S_CTRL = streamif_5_MM2S_CTRL
 PORT HWT_Clk = processing_system7_0_FCLK_CLK0
 PORT HWT_Rst = reconos_proc_control_0_PROC_Hwt_Rst_5
END

BEGIN axi4_read_write_merge
 PARAMETER INSTANCE = hp_rw_merge_5
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 1
 BUS_INTERFACE S_AXI_READ = hp_mm2s_5_M00_AXI
 BUS_INTERFACE S_AXI_WRITE = hp_s2mm_5_M00_AXI
 BUS_INTERFACE M_AXI = axi_hp2
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_full_to_stream_ip_top
 PARAMETER INSTANCE = hp_mm2s_5
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M01_AXIS = streamif_5_S_AXIS
 BUS_INTERFACE MM2S_CTRL = streamif_5_MM2S_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_mm2s_ctrl_5
 BUS_INTERFACE M00_AXI = hp_mm2s_5_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_stream_to_full_ip_top
 PARAMETER INSTANCE = hp_s2mm_5
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S01_AXIS = streamif_5_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_5_S2MM_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_s2mm_ctrl_5
 BUS_INTERFACE M00_AXI = hp_s2mm_5_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_5_sw2hw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_5_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_5_sw2hw_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_5
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_5_hw2sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_5_hw2sw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_5_hw2sw_FIFO_S
 PORT FIFO_Has_Data = reconos_osif_fifo_5_hw2sw_FIFO_Has_Data
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_5
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_5_hwt2mem
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_5_hwt2mem_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_5_hwt2mem_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_5
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_5_mem2hwt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_5_mem2hwt_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_5_mem2hwt_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_5
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN hwt_sort_demo
 PARAMETER INSTANCE = hwt_static_6
 PARAMETER HW_VER = 1.00.c
 BUS_INTERFACE OSIF_FIFO_Sw2Hw = reconos_osif_fifo_6_sw2hw_FIFO_S
 BUS_INTERFACE OSIF_FIFO_Hw2Sw = reconos_osif_fifo_6_hw2sw_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_fifo_6_hwt2mem_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_fifo_6_mem2hwt_FIFO_S
 BUS_INTERFACE S_AXIS = streamif_6_S_AXIS
 BUS_INTERFACE M_AXIS = streamif_6_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_6_S2MM_CTRL
 BUS_INTERFACE MM2S_CTRL = streamif_6_MM2S_CTRL
 PORT HWT_Clk = processing_system7_0_FCLK_CLK0
 PORT HWT_Rst = reconos_proc_control_0_PROC_Hwt_Rst_6
END

BEGIN axi4_read_write_merge
 PARAMETER INSTANCE = hp_rw_merge_6
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 1
 BUS_INTERFACE S_AXI_READ = hp_mm2s_6_M00_AXI
 BUS_INTERFACE S_AXI_WRITE = hp_s2mm_6_M00_AXI
 BUS_INTERFACE M_AXI = axi_hp3
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_full_to_stream_ip_top
 PARAMETER INSTANCE = hp_mm2s_6
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M01_AXIS = streamif_6_S_AXIS
 BUS_INTERFACE MM2S_CTRL = streamif_6_MM2S_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_mm2s_ctrl_6
 BUS_INTERFACE M00_AXI = hp_mm2s_6_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_stream_to_full_ip_top
 PARAMETER INSTANCE = hp_s2mm_6
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S01_AXIS = streamif_6_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_6_S2MM_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_s2mm_ctrl_6
 BUS_INTERFACE M00_AXI = hp_s2mm_6_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_6_sw2hw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_6_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_6_sw2hw_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_6
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_6_hw2sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_6_hw2sw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_6_hw2sw_FIFO_S
 PORT FIFO_Has_Data = reconos_osif_fifo_6_hw2sw_FIFO_Has_Data
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_6
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_6_hwt2mem
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_6_hwt2mem_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_6_hwt2mem_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_6
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_6_mem2hwt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_6_mem2hwt_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_6_mem2hwt_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_6
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN hwt_sort_demo
 PARAMETER INSTANCE = hwt_static_7
 PARAMETER HW_VER = 1.00.c
 BUS_INTERFACE OSIF_FIFO_Sw2Hw = reconos_osif_fifo_7_sw2hw_FIFO_S
 BUS_INTERFACE OSIF_FIFO_Hw2Sw = reconos_osif_fifo_7_hw2sw_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_fifo_7_hwt2mem_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_fifo_7_mem2hwt_FIFO_S
 BUS_INTERFACE S_AXIS = streamif_7_S_AXIS
 BUS_INTERFACE M_AXIS = streamif_7_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_7_S2MM_CTRL
 BUS_INTERFACE MM2S_CTRL = streamif_7_MM2S_CTRL
 PORT HWT_Clk = processing_system7_0_FCLK_CLK0
 PORT HWT_Rst = reconos_proc_control_0_PROC_Hwt_Rst_7
END

BEGIN axi4_read_write_merge
 PARAMETER INSTANCE = hp_rw_merge_7
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING = 1
 BUS_INTERFACE S_AXI_READ = hp_mm2s_7_M00_AXI
 BUS_INTERFACE S_AXI_WRITE = hp_s2mm_7_M00_AXI
 BUS_INTERFACE M_AXI = axi_hp3
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_full_to_stream_ip_top
 PARAMETER INSTANCE = hp_mm2s_7
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE M01_AXIS = streamif_7_S_AXIS
 BUS_INTERFACE MM2S_CTRL = streamif_7_MM2S_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_mm2s_ctrl_7
 BUS_INTERFACE M00_AXI = hp_mm2s_7_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi4_stream_to_full_ip_top
 PARAMETER INSTANCE = hp_s2mm_7
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE S01_AXIS = streamif_7_M_AXIS
 BUS_INTERFACE S2MM_CTRL = streamif_7_S2MM_CTRL
 BUS_INTERFACE STREAMIF_CTRL = streamif_s2mm_ctrl_7
 BUS_INTERFACE M00_AXI = hp_s2mm_7_M00_AXI
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_7_sw2hw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_7_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_7_sw2hw_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_7
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_osif_fifo_7_hw2sw
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 32
 BUS_INTERFACE FIFO_M = reconos_osif_fifo_7_hw2sw_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_osif_fifo_7_hw2sw_FIFO_S
 PORT FIFO_Has_Data = reconos_osif_fifo_7_hw2sw_FIFO_Has_Data
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_7
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_7_hwt2mem
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_7_hwt2mem_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_7_hwt2mem_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_7
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_fifo
 PARAMETER INSTANCE = reconos_memif_fifo_7_mem2hwt
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO_DEPTH = 128
 BUS_INTERFACE FIFO_M = reconos_memif_fifo_7_mem2hwt_FIFO_M
 BUS_INTERFACE FIFO_S = reconos_memif_fifo_7_mem2hwt_FIFO_S
 PORT FIFO_Rst = reconos_proc_control_0_PROC_Hwt_Rst_7
 PORT FIFO_S_Clk = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_osif
 PARAMETER INSTANCE = reconos_osif_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x75a00000
 PARAMETER C_HIGHADDR = 0x75a0ffff
 PARAMETER C_NUM_FIFOS = 8
 PARAMETER C_FIFO_WIDTH = 32
 BUS_INTERFACE FIFO_S_0 = reconos_osif_fifo_0_hw2sw_FIFO_S
 BUS_INTERFACE FIFO_M_0 = reconos_osif_fifo_0_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S_1 = reconos_osif_fifo_1_hw2sw_FIFO_S
 BUS_INTERFACE FIFO_M_1 = reconos_osif_fifo_1_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S_2 = reconos_osif_fifo_2_hw2sw_FIFO_S
 BUS_INTERFACE FIFO_M_2 = reconos_osif_fifo_2_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S_3 = reconos_osif_fifo_3_hw2sw_FIFO_S
 BUS_INTERFACE FIFO_M_3 = reconos_osif_fifo_3_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S_4 = reconos_osif_fifo_4_hw2sw_FIFO_S
 BUS_INTERFACE FIFO_M_4 = reconos_osif_fifo_4_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S_5 = reconos_osif_fifo_5_hw2sw_FIFO_S
 BUS_INTERFACE FIFO_M_5 = reconos_osif_fifo_5_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S_6 = reconos_osif_fifo_6_hw2sw_FIFO_S
 BUS_INTERFACE FIFO_M_6 = reconos_osif_fifo_6_sw2hw_FIFO_M
 BUS_INTERFACE FIFO_S_7 = reconos_osif_fifo_7_hw2sw_FIFO_S
 BUS_INTERFACE FIFO_M_7 = reconos_osif_fifo_7_sw2hw_FIFO_M
 BUS_INTERFACE S_AXI = axi_hwt
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN reconos_osif_intc
 PARAMETER INSTANCE = reconos_osif_intc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7b400000
 PARAMETER C_HIGHADDR = 0x7b40ffff
 PARAMETER C_NUM_INTERRUPTS = 8
 BUS_INTERFACE S_AXI = axi_hwt
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT OSIF_INTC_Out = reconos_osif_intc_0_OSIF_INTC_Out
 PORT OSIF_INTC_In_0 = reconos_osif_fifo_0_hw2sw_FIFO_Has_Data
 PORT OSIF_INTC_In_1 = reconos_osif_fifo_1_hw2sw_FIFO_Has_Data
 PORT OSIF_INTC_In_2 = reconos_osif_fifo_2_hw2sw_FIFO_Has_Data
 PORT OSIF_INTC_In_3 = reconos_osif_fifo_3_hw2sw_FIFO_Has_Data
 PORT OSIF_INTC_In_4 = reconos_osif_fifo_4_hw2sw_FIFO_Has_Data
 PORT OSIF_INTC_In_5 = reconos_osif_fifo_5_hw2sw_FIFO_Has_Data
 PORT OSIF_INTC_In_6 = reconos_osif_fifo_6_hw2sw_FIFO_Has_Data
 PORT OSIF_INTC_In_7 = reconos_osif_fifo_7_hw2sw_FIFO_Has_Data
 PORT OSIF_INTC_Rst = reconos_proc_control_0_PROC_Sys_Rst
END

BEGIN reconos_proc_control
 PARAMETER INSTANCE = reconos_proc_control_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x6fe00000
 PARAMETER C_HIGHADDR = 0x6fe0ffff
 PARAMETER C_NUM_HWTS = 8
 BUS_INTERFACE S_AXI = axi_hwt
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT PROC_Clk = processing_system7_0_FCLK_CLK0
 PORT PROC_Rst = processing_system7_0_FCLK_RESET0_N_0
 PORT PROC_Hwt_Rst_0 = reconos_proc_control_0_PROC_Hwt_Rst_0
 PORT PROC_Hwt_Rst_1 = reconos_proc_control_0_PROC_Hwt_Rst_1
 PORT PROC_Hwt_Rst_2 = reconos_proc_control_0_PROC_Hwt_Rst_2
 PORT PROC_Hwt_Rst_3 = reconos_proc_control_0_PROC_Hwt_Rst_3
 PORT PROC_Hwt_Rst_4 = reconos_proc_control_0_PROC_Hwt_Rst_4
 PORT PROC_Hwt_Rst_5 = reconos_proc_control_0_PROC_Hwt_Rst_5
 PORT PROC_Hwt_Rst_6 = reconos_proc_control_0_PROC_Hwt_Rst_6
 PORT PROC_Hwt_Rst_7 = reconos_proc_control_0_PROC_Hwt_Rst_7
 PORT PROC_Sys_Rst = reconos_proc_control_0_PROC_Sys_Rst
 PORT PROC_Pgf_Int = reconos_proc_control_0_PROC_Pgf_Int
 PORT MMU_Pgf = reconos_memif_mmu_0_MMU_Pgf
 PORT MMU_Fault_Addr = reconos_memif_mmu_0_MMU_Fault_Addr
 PORT MMU_Retry = reconos_proc_control_0_MMU_Retry
 PORT MMU_Pgd = reconos_proc_control_0_MMU_Pgd
 PORT MMU_Tlb_Hits = reconos_memif_mmu_0_MMU_Tlb_Hits
 PORT MMU_Tlb_Misses = reconos_memif_mmu_0_MMU_Tlb_Misses
END

BEGIN reconos_memif_arbiter
 PARAMETER INSTANCE = reconos_memif_arbiter_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_HWTS = 8
 BUS_INTERFACE MEMIF_FIFO_In_Hwt2Mem_0 = reconos_memif_fifo_0_hwt2mem_FIFO_S
 BUS_INTERFACE MEMIF_FIFO_In_Mem2Hwt_0 = reconos_memif_fifo_0_mem2hwt_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_In_Hwt2Mem_1 = reconos_memif_fifo_1_hwt2mem_FIFO_S
 BUS_INTERFACE MEMIF_FIFO_In_Mem2Hwt_1 = reconos_memif_fifo_1_mem2hwt_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_In_Hwt2Mem_2 = reconos_memif_fifo_2_hwt2mem_FIFO_S
 BUS_INTERFACE MEMIF_FIFO_In_Mem2Hwt_2 = reconos_memif_fifo_2_mem2hwt_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_In_Hwt2Mem_3 = reconos_memif_fifo_3_hwt2mem_FIFO_S
 BUS_INTERFACE MEMIF_FIFO_In_Mem2Hwt_3 = reconos_memif_fifo_3_mem2hwt_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_In_Hwt2Mem_4 = reconos_memif_fifo_4_hwt2mem_FIFO_S
 BUS_INTERFACE MEMIF_FIFO_In_Mem2Hwt_4 = reconos_memif_fifo_4_mem2hwt_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_In_Hwt2Mem_5 = reconos_memif_fifo_5_hwt2mem_FIFO_S
 BUS_INTERFACE MEMIF_FIFO_In_Mem2Hwt_5 = reconos_memif_fifo_5_mem2hwt_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_In_Hwt2Mem_6 = reconos_memif_fifo_6_hwt2mem_FIFO_S
 BUS_INTERFACE MEMIF_FIFO_In_Mem2Hwt_6 = reconos_memif_fifo_6_mem2hwt_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_In_Hwt2Mem_7 = reconos_memif_fifo_7_hwt2mem_FIFO_S
 BUS_INTERFACE MEMIF_FIFO_In_Mem2Hwt_7 = reconos_memif_fifo_7_mem2hwt_FIFO_M
 BUS_INTERFACE MEMIF_FIFO_Out_Mem2Hwt = reconos_memif_arbiter_0_MEMIF_FIFO_Out_Mem2Hwt
 BUS_INTERFACE MEMIF_FIFO_Out_Hwt2Mem = reconos_memif_arbiter_0_MEMIF_FIFO_Out_Hwt2Mem
 BUS_INTERFACE CTRL_FIFO_Out = reconos_memif_arbiter_0_CTRL_FIFO_Out
 PORT TCTRL_Clk = processing_system7_0_FCLK_CLK0
 PORT TCTRL_Rst = reconos_proc_control_0_PROC_Sys_Rst
END

BEGIN reconos_memif_burst_converter
 PARAMETER INSTANCE = reconos_memif_burst_converter_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_PAGE_SIZE = 4096
 PARAMETER C_MAX_BURST_SIZE = 256
 BUS_INTERFACE CTRL_FIFO_In = reconos_memif_arbiter_0_CTRL_FIFO_Out
 BUS_INTERFACE CTRL_FIFO_Out = reconos_memif_burst_converter_0_CTRL_FIFO_Out
 PORT BCONV_Clk = processing_system7_0_FCLK_CLK0
 PORT BCONV_Rst = reconos_proc_control_0_PROC_Sys_Rst
END

BEGIN reconos_memif_mmu_zynq
 PARAMETER INSTANCE = reconos_memif_mmu_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_TLB_SIZE = 16
 BUS_INTERFACE CTRL_FIFO_In = reconos_memif_burst_converter_0_CTRL_FIFO_Out
 BUS_INTERFACE CTRL_FIFO_Out = reconos_memif_mmu_0_CTRL_FIFO_Out
 BUS_INTERFACE CTRL_FIFO_Mmu = reconos_memif_mmu_0_CTRL_FIFO_Mmu
 BUS_INTERFACE MEMIF_FIFO_Mmu = reconos_memif_memory_controller_0_MEMIF_FIFO_Mmu
 PORT MMU_Pgf = reconos_memif_mmu_0_MMU_Pgf
 PORT MMU_Fault_Addr = reconos_memif_mmu_0_MMU_Fault_Addr
 PORT MMU_Retry = reconos_proc_control_0_MMU_Retry
 PORT MMU_Pgd = reconos_proc_control_0_MMU_Pgd
 PORT MMU_Tlb_Hits = reconos_memif_mmu_0_MMU_Tlb_Hits
 PORT MMU_Tlb_Misses = reconos_memif_mmu_0_MMU_Tlb_Misses
 PORT MMU_Clk = processing_system7_0_FCLK_CLK0
 PORT MMU_Rst = reconos_proc_control_0_PROC_Sys_Rst
END

BEGIN reconos_memif_memory_controller
 PARAMETER INSTANCE = reconos_memif_memory_controller_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_USE_MMU_PORT = TRUE
 BUS_INTERFACE CTRL_FIFO_Mmu = reconos_memif_mmu_0_CTRL_FIFO_Mmu
 BUS_INTERFACE MEMIF_FIFO_Mmu = reconos_memif_memory_controller_0_MEMIF_FIFO_Mmu
 BUS_INTERFACE CTRL_FIFO_Hwt = reconos_memif_mmu_0_CTRL_FIFO_Out
 BUS_INTERFACE MEMIF_FIFO_Mem2Hwt = reconos_memif_arbiter_0_MEMIF_FIFO_Out_Mem2Hwt
 BUS_INTERFACE MEMIF_FIFO_Hwt2Mem = reconos_memif_arbiter_0_MEMIF_FIFO_Out_Hwt2Mem
 BUS_INTERFACE M_AXI = axi_acp
 PORT M_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT MEMCTRL_Clk = processing_system7_0_FCLK_CLK0
 PORT MEMCTRL_Rst = reconos_proc_control_0_PROC_Sys_Rst
END

BEGIN streamif_ctrl
 PARAMETER INSTANCE = streamif_ctrl_instance
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_BASEADDR = 0x72000000
 PARAMETER C_S_AXI_HIGHADDR = 0x72000fff
 PARAMETER HWT_COUNT = 8
 BUS_INTERFACE S_AXI = axi_hwt
 BUS_INTERFACE STREAMIF_CTRL_s2mm_0 = streamif_s2mm_ctrl_0
 BUS_INTERFACE STREAMIF_CTRL_mm2s_0 = streamif_mm2s_ctrl_0
 BUS_INTERFACE STREAMIF_CTRL_s2mm_1 = streamif_s2mm_ctrl_1
 BUS_INTERFACE STREAMIF_CTRL_mm2s_1 = streamif_mm2s_ctrl_1
 BUS_INTERFACE STREAMIF_CTRL_s2mm_2 = streamif_s2mm_ctrl_2
 BUS_INTERFACE STREAMIF_CTRL_mm2s_2 = streamif_mm2s_ctrl_2
 BUS_INTERFACE STREAMIF_CTRL_s2mm_3 = streamif_s2mm_ctrl_3
 BUS_INTERFACE STREAMIF_CTRL_mm2s_3 = streamif_mm2s_ctrl_3
 BUS_INTERFACE STREAMIF_CTRL_s2mm_4 = streamif_s2mm_ctrl_4
 BUS_INTERFACE STREAMIF_CTRL_mm2s_4 = streamif_mm2s_ctrl_4
 BUS_INTERFACE STREAMIF_CTRL_s2mm_5 = streamif_s2mm_ctrl_5
 BUS_INTERFACE STREAMIF_CTRL_mm2s_5 = streamif_mm2s_ctrl_5
 BUS_INTERFACE STREAMIF_CTRL_s2mm_6 = streamif_s2mm_ctrl_6
 BUS_INTERFACE STREAMIF_CTRL_mm2s_6 = streamif_mm2s_ctrl_6
 BUS_INTERFACE STREAMIF_CTRL_s2mm_7 = streamif_s2mm_ctrl_7
 BUS_INTERFACE STREAMIF_CTRL_mm2s_7 = streamif_mm2s_ctrl_7
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_hp0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 64
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_hp1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 64
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_hp2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 64
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_hp3
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_DATA_WIDTH = 64
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

