Release 13.1 - par O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Mon May 06 16:09:23 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   button<0>_IBUF
   button<1>_IBUF
   button<2>_IBUF
   button<3>_IBUF
   clk1_IBUF


