# TCL File Generated by Component Editor 16.1
# Sat Oct 24 10:47:12 CEST 2020
# DO NOT MODIFY


# 
# Transformacija_Slike "Transformacija_Slike" v1.0
# Dejan Milojica 2020.10.24.10:47:12
# Komponenta koja obavlja preslikavanje unazad, odnosno transformaciju pozicije piksela.
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Transformacija_Slike
# 
set_module_property DESCRIPTION "Komponenta koja obavlja preslikavanje unazad, odnosno transformaciju pozicije piksela."
set_module_property NAME Transformacija_Slike
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP VideoBox_Team_3
set_module_property AUTHOR "Dejan Milojica"
set_module_property DISPLAY_NAME Transformacija_Slike
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Transformacija_Slike
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file Transformacija_Slike.vhd VHDL PATH Transformacija_Slike.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock_clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_reset reset Input 1


# 
# connection point xy_out
# 
add_interface xy_out avalon_streaming start
set_interface_property xy_out associatedClock clock
set_interface_property xy_out associatedReset reset
set_interface_property xy_out dataBitsPerSymbol 16
set_interface_property xy_out errorDescriptor ""
set_interface_property xy_out firstSymbolInHighOrderBits true
set_interface_property xy_out maxChannel 0
set_interface_property xy_out readyLatency 0
set_interface_property xy_out ENABLED true
set_interface_property xy_out EXPORT_OF ""
set_interface_property xy_out PORT_NAME_MAP ""
set_interface_property xy_out CMSIS_SVD_VARIABLES ""
set_interface_property xy_out SVD_ADDRESS_GROUP ""

add_interface_port xy_out out_data data Output 32
add_interface_port xy_out out_ready ready Input 1
add_interface_port xy_out out_startofpacket startofpacket Output 1
add_interface_port xy_out out_endofpacket endofpacket Output 1
add_interface_port xy_out out_valid valid Output 1


# 
# connection point avalon_slave_parametar
# 
add_interface avalon_slave_parametar avalon end
set_interface_property avalon_slave_parametar addressUnits WORDS
set_interface_property avalon_slave_parametar associatedClock clock
set_interface_property avalon_slave_parametar associatedReset reset
set_interface_property avalon_slave_parametar bitsPerSymbol 8
set_interface_property avalon_slave_parametar burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_parametar burstcountUnits WORDS
set_interface_property avalon_slave_parametar explicitAddressSpan 0
set_interface_property avalon_slave_parametar holdTime 0
set_interface_property avalon_slave_parametar linewrapBursts false
set_interface_property avalon_slave_parametar maximumPendingReadTransactions 0
set_interface_property avalon_slave_parametar maximumPendingWriteTransactions 0
set_interface_property avalon_slave_parametar readLatency 0
set_interface_property avalon_slave_parametar readWaitTime 1
set_interface_property avalon_slave_parametar setupTime 0
set_interface_property avalon_slave_parametar timingUnits Cycles
set_interface_property avalon_slave_parametar writeWaitTime 0
set_interface_property avalon_slave_parametar ENABLED true
set_interface_property avalon_slave_parametar EXPORT_OF ""
set_interface_property avalon_slave_parametar PORT_NAME_MAP ""
set_interface_property avalon_slave_parametar CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_parametar SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_parametar avalon_slave_write write Input 1
add_interface_port avalon_slave_parametar avalon_slave_writedata writedata Input 32
set_interface_assignment avalon_slave_parametar embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_parametar embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_parametar embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_parametar embeddedsw.configuration.isPrintableDevice 0


# 
# connection point in_dma_affine
# 
add_interface in_dma_affine avalon_streaming end
set_interface_property in_dma_affine associatedClock clock
set_interface_property in_dma_affine associatedReset reset
set_interface_property in_dma_affine dataBitsPerSymbol 16
set_interface_property in_dma_affine errorDescriptor ""
set_interface_property in_dma_affine firstSymbolInHighOrderBits true
set_interface_property in_dma_affine maxChannel 0
set_interface_property in_dma_affine readyLatency 0
set_interface_property in_dma_affine ENABLED true
set_interface_property in_dma_affine EXPORT_OF ""
set_interface_property in_dma_affine PORT_NAME_MAP ""
set_interface_property in_dma_affine CMSIS_SVD_VARIABLES ""
set_interface_property in_dma_affine SVD_ADDRESS_GROUP ""

add_interface_port in_dma_affine in_data data Input 64
add_interface_port in_dma_affine in_ready ready Output 1
add_interface_port in_dma_affine in_startofpacket startofpacket Input 1
add_interface_port in_dma_affine in_endofpacket endofpacket Input 1
add_interface_port in_dma_affine in_valid valid Input 1

