vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_microblaze_0_0/sim/design_gol_microblaze_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_mdm_1_0/sim/design_gol_mdm_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/sim/design_gol_rst_clk_wiz_1_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_axi_uartlite_0_0/sim/design_gol_axi_uartlite_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_dlmb_v10_0/sim/design_gol_dlmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_ilmb_v10_0/sim/design_gol_ilmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_dlmb_bram_if_cntlr_0/sim/design_gol_dlmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_ilmb_bram_if_cntlr_0/sim/design_gol_ilmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/hdl/design_gol.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ipshared/e972/src/ca_core.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ipshared/e972/src/cell.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ipshared/e972/src/grid.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ipshared/e972/hdl/game_of_life_v1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_gol/ip/design_gol_game_of_life_0_1/sim/design_gol_game_of_life_0_1.vhd" 
nosort
