#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../cmucal.h"

enum sfr_block_id {
	CMU_AUD = SFR_BLOCK_TYPE,
	CMU_TOP,
	CMU_CPUCL0,
	CMU_CPUCL1,
	CMU_FSYS1,
	CMU_G3D00,
	CMU_G3D01,
	CMU_G3D1,
	CMU_MIF,
	CMU_S2D,
	CMU_SFI,
	CMU_APM,
	CMU_BUSC,
	CMU_BUSMC,
	CMU_CORE,
	CMU_FSYS0,
	CMU_FSYS2,
	CMU_PERIC0,
	CMU_PERIC1,
	CMU_ACC,
	CMU_DNC,
	CMU_DPTX,
	CMU_DPUM,
	CMU_DPUS,
	CMU_DPUS1,
	CMU_G2D,
	CMU_ISPB,
	CMU_MFC,
	CMU_NPU,
	CMU_PERIS,
	CMU_TAA,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
	PLL_LOCKTIME_PLL_AUD = SFR_TYPE,
	PLL_CON3_PLL_AUD,
	PLL_CON5_PLL_AUD,
	PLL_LOCKTIME_PLL_SHARED1,
	PLL_CON3_PLL_SHARED1,
	PLL_LOCKTIME_PLL_SHARED4,
	PLL_CON3_PLL_SHARED4,
	PLL_LOCKTIME_PLL_SHARED3,
	PLL_CON3_PLL_SHARED3,
	PLL_LOCKTIME_PLL_SHARED2,
	PLL_CON3_PLL_SHARED2,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_CON3_PLL_SHARED0,
	PLL_LOCKTIME_PLL_CPUCL0,
	PLL_CON3_PLL_CPUCL0,
	PLL_LOCKTIME_PLL_CPUCL1,
	PLL_CON3_PLL_CPUCL1,
	PLL_LOCKTIME_PLL_MMC,
	PLL_CON3_PLL_MMC,
	PLL_CON5_PLL_MMC,
	PLL_LOCKTIME_PLL_G3D0,
	PLL_CON3_PLL_G3D0,
	PLL_LOCKTIME_PLL_G3D01,
	PLL_CON3_PLL_G3D01,
	PLL_LOCKTIME_PLL_G3D1,
	PLL_CON3_PLL_G3D1,
	PLL_LOCKTIME_PLL_MIF_MAIN,
	PLL_CON3_PLL_MIF_MAIN,
	PLL_LOCKTIME_PLL_MIF_SUB,
	PLL_CON3_PLL_MIF_SUB,
	PLL_LOCKTIME_PLL_MIF_S2D,
	PLL_CON3_PLL_MIF_S2D,
	PLL_LOCKTIME_PLL_SFI,
	PLL_CON3_PLL_SFI,
	PLL_LOCKTIME_PLL_ETH,
	PLL_CON3_PLL_ETH,
	CLK_CON_MUX_MUX_CLK_APM_BUS,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0,
	CLK_CON_MUX_MUX_CLK_AUD_CPU,
	CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6,
	CLK_CON_MUX_MUX_CLK_AUD_BUS,
	CLK_CON_MUX_MUX_BUSC_CMUREF,
	CLK_CON_MUX_MUX_BUSMC_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC,
	CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D,
	CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_TAA_BUS,
	CLK_CON_MUX_MUX_CLKCMU_ACC_BUS,
	CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS,
	CLK_CON_MUX_MUX_CLKCMU_AUD_CPU,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG,
	CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MFC_WFD,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP,
	CLK_CON_MUX_MUX_CLKCMU_NPU_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER,
	CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD,
	CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT,
	CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS,
	CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC,
	CLK_CON_MUX_MUX_CLKCMU_AUD_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS,
	CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET,
	CLK_CON_MUX_MUX_CLKCMU_DNC_CPU,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUS,
	CLK_CON_MUX_MUX_CLKCMU_HPM,
	CLK_CON_MUX_MUX_CORE_CMUREF,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CORE,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER,
	CLK_CON_MUX_MUX_CLK_CPUCL1_CORE,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF,
	CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER,
	CLK_CON_MUX_MUX_CLK_FSYS0_BUS,
	CLK_CON_MUX_MUX_CLK_FSYS0_PCIE,
	CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD,
	CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD,
	CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET,
	CLK_CON_MUX_MUX_CLK_FSYS2_BUS,
	CLK_CON_MUX_MUX_CLK_G3D00_BUS,
	CLK_CON_MUX_MUX_CLK_G3D01_BUS,
	CLK_CON_MUX_MUX_CLK_G3D1_BUS,
	CLK_CON_MUX_MUX_MIF_CMUREF,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI,
	CLK_CON_MUX_MUX_CLK_S2D_CORE,
	CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT,
	CLK_CON_MUX_MUX_CLK_SFI_USI12,
	CLK_CON_MUX_MUX_CLK_SFI_USI13,
	CLK_CON_MUX_MUX_CLK_SFI_USI14,
	CLK_CON_MUX_MUX_CLK_SFI_USI15,
	CLK_CON_MUX_MUX_CLK_SFI_CPU,
	CLK_CON_MUX_MUX_CLK_SFI_BUS,
	CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH,
	CLK_CON_MUX_MUX_CLK_SFI_CAN0,
	CLK_CON_MUX_MUX_CLK_SFI_CAN1,
	CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS,
	CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS,
	CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET,
	PLL_CON0_MUX_CLKCMU_ACC_BUS_USER,
	PLL_CON1_MUX_CLKCMU_ACC_BUS_USER,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER,
	PLL_CON1_MUX_CLKCMU_APM_BUS_USER,
	PLL_CON0_MUX_CLKMUX_APM_RCO_USER,
	PLL_CON1_MUX_CLKMUX_APM_RCO_USER,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER,
	PLL_CON1_MUX_CLKCMU_AUD_CPU_USER,
	PLL_CON0_MUX_CLKCMU_AUD_BUS_USER,
	PLL_CON1_MUX_CLKCMU_AUD_BUS_USER,
	PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER,
	PLL_CON1_MUX_CLKCMU_BUSC_BUS_USER,
	PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER,
	PLL_CON1_MUX_CLKCMU_BUSC_SSS_USER,
	PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER,
	PLL_CON1_MUX_CLKCMU_BUSMC_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER,
	PLL_CON0_MUX_CLKCMU_DNC_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DNC_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DNC_CPU_USER,
	PLL_CON1_MUX_CLKCMU_DNC_CPU_USER,
	PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DPTX_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER,
	PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER,
	PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DPUM_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DPUS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DPUS1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER,
	PLL_CON1_MUX_CLKCMU_FSYS0_BUS_USER,
	PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER,
	PLL_CON1_MUX_CLKCMU_FSYS0_PCIE_USER,
	PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER,
	PLL_CON1_MUX_CLKSFI_FSYS0_BUS_USER,
	PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER,
	PLL_CON1_MUX_CLKSFI_FSYS0_PCIE_USER,
	PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_FSYS1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER,
	PLL_CON1_MUX_CLKCMU_FSYS1_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER,
	PLL_CON1_MUX_CLKCMU_FSYS1_USBDRD_USER,
	PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER,
	PLL_CON1_MUX_CLKCMU_FSYS2_UFS_EMBD_USER,
	PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER,
	PLL_CON1_MUX_CLKSFI_FSYS2_UFS_EMBD_USER,
	PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER,
	PLL_CON1_MUX_CLKCMU_FSYS2_ETHERNET_USER,
	PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER,
	PLL_CON1_MUX_CLKSFI_FSYS2_BUS_USER,
	PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER,
	PLL_CON1_MUX_CLKCMU_FSYS2_BUS_USER,
	PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER,
	PLL_CON1_MUX_CLKSFI_FSYS2_ETHERNET_USER,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER,
	PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_G3D00_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_G3D01_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_G3D1_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D1_USER,
	PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER,
	PLL_CON1_MUX_CLKCMU_ISPB_BUS_USER,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER,
	PLL_CON1_MUX_CLKCMU_MFC_MFC_USER,
	PLL_CON0_MUX_CLKCMU_MFC_WFD_USER,
	PLL_CON1_MUX_CLKCMU_MFC_WFD_USER,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X,
	PLL_CON0_MUX_CLKCMU_NPU_BUS_USER,
	PLL_CON1_MUX_CLKCMU_NPU_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER,
	PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON0_MUX_CLKCMU_TAA_BUS_USER,
	PLL_CON1_MUX_CLKCMU_TAA_BUS_USER,
	CLK_CON_MUX_MUX_CLK_PERIS_GIC,
	CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU,
	CLK_CON_DIV_DIV_CLK_ACC_BUSP,
	CLK_CON_DIV_DIV_CLK_AUD_CPU,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3,
	CLK_CON_DIV_DIV_CLK_AUD_BUS,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC,
	CLK_CON_DIV_DIV_CLK_AUD_CNT,
	CLK_CON_DIV_DIV_CLK_AUD_MCLK,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4,
	CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU,
	CLK_CON_DIV_DIV_CLK_BUSC_BUSP,
	CLK_CON_DIV_DIV_CLK_BUSMC_BUSP,
	CLK_CON_DIV_CLKCMU_APM_BUS,
	CLK_CON_DIV_PLL_SHARED0_DIV2,
	CLK_CON_DIV_CLKCMU_G3D1_SWITCH,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS,
	CLK_CON_DIV_CLKCMU_PERIS_BUS,
	CLK_CON_DIV_CLKCMU_FSYS0_BUS,
	CLK_CON_DIV_CLKCMU_DPUM_BUS,
	CLK_CON_DIV_PLL_SHARED1_DIV2,
	CLK_CON_DIV_PLL_SHARED2_DIV4,
	CLK_CON_DIV_PLL_SHARED4_DIV4,
	CLK_CON_DIV_PLL_SHARED2_DIV3,
	CLK_CON_DIV_CLKCMU_MFC_MFC,
	CLK_CON_DIV_CLKCMU_G2D_G2D,
	CLK_CON_DIV_CLKCMU_FSYS1_BUS,
	CLK_CON_DIV_CLKCMU_DPUS0_BUS,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS,
	CLK_CON_DIV_CLKCMU_BUSC_BUS,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_CORE_BUS,
	CLK_CON_DIV_CLKCMU_TAA_BUS,
	CLK_CON_DIV_CLKCMU_ACC_BUS,
	CLK_CON_DIV_CLKCMU_ISPB_BUS,
	CLK_CON_DIV_CLKCMU_AUD_CPU,
	CLK_CON_DIV_CLKCMU_G2D_MSCL,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG,
	CLK_CON_DIV_CLKCMU_FSYS1_USBDRD,
	CLK_CON_DIV_PLL_SHARED1_DIV4,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST,
	CLK_CON_DIV_CLKCMU_MFC_WFD,
	CLK_CON_DIV_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_CLKCMU_PERIC0_IP,
	CLK_CON_DIV_CLKCMU_PERIC1_IP,
	CLK_CON_DIV_CLKCMU_NPU_BUS,
	CLK_CON_DIV_PLL_SHARED1_DIV3,
	CLK_CON_DIV_PLL_SHARED0_DIV3,
	CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER,
	CLK_CON_DIV_CLKCMU_G3D00_SWITCH,
	CLK_CON_DIV_CLK_CMU_PLLCLKOUT,
	CLK_CON_DIV_CLKCMU_DPTX_BUS,
	CLK_CON_DIV_CLKCMU_G3D01_SWITCH,
	CLK_CON_DIV_CLKCMU_DPUS1_BUS,
	CLK_CON_DIV_CLKCMU_DPTX_DPGTC,
	CLK_CON_DIV_CLKCMU_AUD_BUS,
	CLK_CON_DIV_PLL_SHARED2_DIV2,
	CLK_CON_DIV_PLL_SHARED4_DIV2,
	CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_DIV_CLKCMU_BUSMC_BUS,
	CLK_CON_DIV_CLKCMU_BUSC_SSS,
	CLK_CON_DIV_CLKCMU_FSYS2_BUS,
	CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD,
	CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET,
	CLK_CON_DIV_CLKCMU_DNC_BUS,
	CLK_CON_DIV_CLKCMU_DNC_CPU,
	CLK_CON_DIV_CLKCMU_HPM,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP,
	CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK,
	CLK_CON_DIV_DIV_CLK_DNC_BUSP,
	CLK_CON_DIV_DIV_CLK_DPUM_BUSP,
	CLK_CON_DIV_DIV_CLK_DPUS_BUSP,
	CLK_CON_DIV_DIV_CLK_DPUS1_BUSP,
	CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP,
	CLK_CON_DIV_DIV_CLK_G3D00_BUSP,
	CLK_CON_DIV_DIV_CLK_G3D01_BUSP,
	CLK_CON_DIV_DIV_CLK_G3D1_BUSP,
	CLK_CON_DIV_DIV_CLK_ISPB_BUSP,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP,
	CLK_CON_DIV_DIV_CLK_NPU_BUSP,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI,
	CLK_CON_DIV_CLK_SFI_PLLCLKOUT,
	CLK_CON_DIV_CLKSFI_FSYS0_BUS,
	CLK_CON_DIV_CLKSFI_FSYS0_PCIE,
	CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD,
	CLK_CON_DIV_DIV_CLK_SFI_USI12,
	CLK_CON_DIV_DIV_CLK_SFI_USI14,
	CLK_CON_DIV_DIV_CLK_SFI_USI13,
	CLK_CON_DIV_DIV_CLK_SFI_BUSD,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK,
	CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET,
	CLK_CON_DIV_CLKSFI_FSYS2_BUS,
	CLK_CON_DIV_DIV_CLK_SFI_BUSP,
	CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH,
	CLK_CON_DIV_DIV_CLK_SFI_CAN0,
	CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS,
	CLK_CON_DIV_DIV_CLK_SFI_CAN1,
	CLK_CON_DIV_DIV_CLK_SFI_USI15,
	CLK_CON_DIV_DIV_CLK_TAA_BUSP,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CORE,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CORE,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER,
	CLK_CON_DIV_DIV_CLK_DNC_BUSD,
	CLK_CON_DIV_DIV_CLK_DNC_CPU,
	CLK_CON_DIV_DIV_CLK_G3D00_BUSD,
	CLK_CON_DIV_DIV_CLK_G3D01_BUSD,
	CLK_CON_DIV_DIV_CLK_G3D1_BUSD,
	CLK_CON_DIV_DIV_CLK_NPU_BUSD,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE,
	CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS,
	CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D,
	CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS,
	CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD,
	CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS,
	CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS,
	CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS,
	CLK_CON_GAT_GATE_CLKCMU_TAA_BUS,
	CLK_CON_GAT_GATE_CLKCMU_ACC_BUS,
	CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CPU,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG,
	CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD,
	CLK_CON_GAT_GATE_CLKCMU_MFC_WFD,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP,
	CLK_CON_GAT_GATE_CLKCMU_NPU_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER,
	CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH,
	CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT,
	CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS,
	CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC,
	CLK_CON_GAT_GATE_CLKCMU_AUD_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,
	CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST,
	CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST,
	CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST,
	CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST,
	CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS,
	CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST,
	CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET,
	CLK_CON_GAT_GATE_CLKCMU_DNC_CPU,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUS,
	CLK_CON_GAT_GATE_CLKCMU_HPM,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CORE,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CORE,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK,
	CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT,
	CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS,
	CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2,
	CLK_CON_DIV_CLKCMU_FSYS0_PCIE,
	CLK_CON_DIV_CLK_MIF_BUSD_0,
	CLK_CON_DIV_CLK_MIF_BUSD_1,
	CLK_CON_DIV_CLKCMU_OTP,
	CLK_CON_DIV_CLK_MIF_BUSD_S2D,
	CLK_CON_DIV_DIV_CLK_SFI_ADD,
	QCH_CON_ACC_CMU_ACC_QCH,
	QCH_CON_BTM_ACC_QCH,
	QCH_CON_BTM_ISPPRE_QCH,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1,
	QCH_CON_D_TZPC_ACC_QCH,
	QCH_CON_HUB_QCH_GDC0,
	QCH_CON_HUB_QCH_GDC1,
	QCH_CON_HUB_QCH_VRA,
	QCH_CON_HUB_QCH_C2COMX,
	QCH_CON_HUB_QCH_ISPPRE,
	QCH_CON_HUB_QCH_ISPPRE_C2,
	QCH_CON_HUB_QCH_GDC0_C2,
	QCH_CON_HUB_QCH_GDC1_C2,
	QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH,
	QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH,
	QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH,
	QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH,
	QCH_CON_LHM_AXI_P_ACC_QCH,
	QCH_CON_LHS_AST_C2C_ACCTAA0_QCH,
	QCH_CON_LHS_AST_C2C_ACCTAA1_QCH,
	QCH_CON_LHS_AST_D0_ACCDPUM_QCH,
	QCH_CON_LHS_AST_D1_ACCDPUM_QCH,
	QCH_CON_LHS_AST_OTF_ACCTAA0_QCH,
	QCH_CON_LHS_AST_OTF_ACCTAA1_QCH,
	QCH_CON_LHS_AXI_D0_ACC_QCH,
	QCH_CON_LHS_AXI_D1_ACC_QCH,
	QCH_CON_PPMU_ACC_QCH,
	QCH_CON_PPMU_ISPPRE_QCH,
	QCH_CON_QE_GDC0_QCH,
	QCH_CON_QE_GDC1_QCH,
	QCH_CON_QE_ISPPRE_QCH,
	QCH_CON_QE_VRA_QCH,
	QCH_CON_SYSMMU_ACC_QCH_S0,
	QCH_CON_SYSMMU_ACC_QCH_S1,
	QCH_CON_SYSMMU_ISPPRE_QCH_S0,
	QCH_CON_SYSMMU_ISPPRE_QCH_S1,
	QCH_CON_SYSREG_ACC_QCH,
	QCH_CON_VGEN_ISPPRE_QCH,
	QCH_CON_VGEN_LITE_ACC_QCH,
	QCH_CON_APBIF_GPIO_ALIVE_QCH,
	QCH_CON_APBIF_PMU_ALIVE_QCH,
	QCH_CON_APBIF_RTC_QCH,
	QCH_CON_APBIF_TOP_RTC_QCH,
	QCH_CON_APM_CMU_APM_QCH,
	QCH_CON_D_TZPC_APM_QCH,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG,
	QCH_CON_INTMEM_QCH,
	QCH_CON_LHM_AXI_P_APM_QCH,
	QCH_CON_LHM_AXI_P_SFIAPM_QCH,
	QCH_CON_LHS_AXI_D_APM_QCH,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH,
	QCH_CON_MAILBOX_APM_AP_QCH,
	QCH_CON_MAILBOX_APM_SFI0_QCH,
	QCH_CON_MAILBOX_APM_SFI1_QCH,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH,
	QCH_CON_PMU_INTR_GEN_QCH,
	QCH_CON_ROM_CRC32_HCU_QCH,
	QCH_CON_ROM_CRC32_HOST_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG,
	QCH_CON_SPEEDY_APM_QCH,
	QCH_CON_SPEEDY_SUB0_APM_QCH,
	QCH_CON_SS_DBGCORE_QCH_GREBE,
	QCH_CON_SS_DBGCORE_QCH_DBG,
	QCH_CON_SYSREG_APM_QCH,
	QCH_CON_WDT_APM_QCH,
	QCH_CON_ABOX_QCH_ACLK,
	QCH_CON_ABOX_QCH_BCLK0,
	QCH_CON_ABOX_QCH_BCLK1,
	QCH_CON_ABOX_QCH_BCLK2,
	QCH_CON_ABOX_QCH_BCLK3,
	DMYQCH_CON_ABOX_DMY_QCH_CPU,
	DMYQCH_CON_ABOX_DMY_QCH_IRQ,
	QCH_CON_ABOX_QCH_CNT,
	QCH_CON_ABOX_QCH_BCLK4,
	QCH_CON_ABOX_QCH_BCLK5,
	QCH_CON_ABOX_QCH_BCLK6,
	QCH_CON_ABOX_QCH_SWP0,
	QCH_CON_ABOX_QCH_SWP1,
	QCH_CON_ABOX_QCH_SWP2,
	QCH_CON_ABOX_QCH_SWP3,
	QCH_CON_AUD_CMU_AUD_QCH,
	QCH_CON_BTM_D_AUD_QCH,
	DMYQCH_CON_DFTMUX_AUD_QCH,
	QCH_CON_D_TZPC_AUD_QCH,
	QCH_CON_GPIO_AUD_QCH,
	QCH_CON_LHM_AXI_P_AUD_QCH,
	QCH_CON_LHS_AXI_D_AUD_QCH,
	QCH_CON_PPMU_D_AUD_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1,
	QCH_CON_SYSREG_AUD_QCH,
	QCH_CON_VGEN_AUD0_QCH,
	QCH_CON_VGEN_AUD1_QCH,
	QCH_CON_VGEN_LITE_AUD_QCH,
	QCH_CON_WDT_AUD0_QCH,
	QCH_CON_WDT_AUD1_QCH,
	QCH_CON_WDT_AUD2_QCH,
	QCH_CON_WDT_AUD3_QCH,
	QCH_CON_ADM_AHB_SSS_QCH,
	QCH_CON_BAAW_D_SSS_QCH,
	QCH_CON_BAAW_P_SFI_BUSC_QCH,
	QCH_CON_BUSC_CMU_BUSC_QCH,
	DMYQCH_CON_CMU_BUSC_CMUREF_QCH,
	QCH_CON_D_TZPC_BUSC_QCH,
	QCH_CON_LHM_ACEL_D0_G2D_QCH,
	QCH_CON_LHM_ACEL_D1_G2D_QCH,
	QCH_CON_LHM_ACEL_D2_G2D_QCH,
	QCH_CON_LHM_ACEL_D_FSYS1_QCH,
	QCH_CON_LHM_ACEL_D_FSYS2_QCH,
	QCH_CON_LHM_AXI_D0_ACC_QCH,
	QCH_CON_LHM_AXI_D0_DPUM_QCH,
	QCH_CON_LHM_AXI_D0_DPUS0_QCH,
	QCH_CON_LHM_AXI_D0_DPUS1_QCH,
	QCH_CON_LHM_AXI_D0_MFC_QCH,
	QCH_CON_LHM_AXI_D1_ACC_QCH,
	QCH_CON_LHM_AXI_D1_DPUM_QCH,
	QCH_CON_LHM_AXI_D1_DPUS0_QCH,
	QCH_CON_LHM_AXI_D1_DPUS1_QCH,
	QCH_CON_LHM_AXI_D1_MFC_QCH,
	QCH_CON_LHM_AXI_D2_DPUM_QCH,
	QCH_CON_LHM_AXI_D2_DPUS0_QCH,
	QCH_CON_LHM_AXI_D2_DPUS1_QCH,
	QCH_CON_LHM_AXI_D3_DPUM_QCH,
	QCH_CON_LHM_AXI_D3_DPUS0_QCH,
	QCH_CON_LHM_AXI_D3_DPUS1_QCH,
	QCH_CON_LHM_AXI_D_BUSMC_DP_QCH,
	QCH_CON_LHM_AXI_D_ISPB0_QCH,
	QCH_CON_LHM_AXI_D_ISPB1_QCH,
	QCH_CON_LHM_AXI_D_SSS_QCH,
	QCH_CON_LHM_AXI_D_TAA0_QCH,
	QCH_CON_LHM_AXI_D_TAA1_QCH,
	QCH_CON_LHS_AXI_D0_PCIE_QCH,
	QCH_CON_LHS_AXI_D1_PCIE_QCH,
	QCH_CON_LHS_AXI_D_DNCSRAM_QCH,
	QCH_CON_LHS_AXI_D_SSS_QCH,
	QCH_CON_LHS_AXI_P_ACC_QCH,
	QCH_CON_LHS_AXI_P_AUD_QCH,
	QCH_CON_LHS_AXI_P_BUSMC_QCH,
	QCH_CON_LHS_AXI_P_DNC_QCH,
	QCH_CON_LHS_AXI_P_DPTX_QCH,
	QCH_CON_LHS_AXI_P_DPUM_QCH,
	QCH_CON_LHS_AXI_P_DPUS0_QCH,
	QCH_CON_LHS_AXI_P_DPUS1_QCH,
	QCH_CON_LHS_AXI_P_FSYS0_QCH,
	QCH_CON_LHS_AXI_P_FSYS1_QCH,
	QCH_CON_LHS_AXI_P_FSYS2_QCH,
	QCH_CON_LHS_AXI_P_G2D_QCH,
	QCH_CON_LHS_AXI_P_ISPB0_QCH,
	QCH_CON_LHS_AXI_P_ISPB1_QCH,
	QCH_CON_LHS_AXI_P_MFC_QCH,
	QCH_CON_LHS_AXI_P_MIF0_QCH,
	QCH_CON_LHS_AXI_P_MIF1_QCH,
	QCH_CON_LHS_AXI_P_MIF2_QCH,
	QCH_CON_LHS_AXI_P_MIF3_QCH,
	QCH_CON_LHS_AXI_P_NPU00_QCH,
	QCH_CON_LHS_AXI_P_NPU01_QCH,
	QCH_CON_LHS_AXI_P_NPU10_QCH,
	QCH_CON_LHS_AXI_P_NPU11_QCH,
	QCH_CON_LHS_AXI_P_PERIC0_QCH,
	QCH_CON_LHS_AXI_P_PERIC1_QCH,
	QCH_CON_LHS_AXI_P_PERIS_QCH,
	QCH_CON_LHS_AXI_P_SFI_QCH,
	QCH_CON_LHS_AXI_P_TAA0_QCH,
	QCH_CON_LHS_AXI_P_TAA1_QCH,
	QCH_CON_QE_RTIC_QCH,
	QCH_CON_QE_SSS_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SIREX_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSMMU_BUSC_QCH,
	QCH_CON_SYSREG_BUSC_QCH,
	QCH_CON_TREX_D_BUSC_QCH,
	QCH_CON_TREX_P_BUSMC_QCH,
	QCH_CON_VGEN_LITE_BUSC_QCH,
	QCH_CON_BUSIF_CMUTOPC_QCH,
	QCH_CON_BUSMC_CMU_BUSMC_QCH,
	DMYQCH_CON_CMU_BUSMC_CMUREF_QCH,
	QCH_CON_D_TZPC_BUSMC_QCH,
	QCH_CON_LHM_ACEL_D0_DNC_QCH,
	QCH_CON_LHM_ACEL_D0_FSYS0_QCH,
	QCH_CON_LHM_ACEL_D1_DNC_QCH,
	QCH_CON_LHM_ACEL_D1_FSYS0_QCH,
	QCH_CON_LHM_ACEL_D2_DNC_QCH,
	QCH_CON_LHM_ACEL_D3_DNC_QCH,
	QCH_CON_LHM_ACEL_D4_DNC_QCH,
	QCH_CON_LHM_ACEL_D5_DNC_QCH,
	QCH_CON_LHM_ACEL_D6_DNC_QCH,
	QCH_CON_LHM_ACEL_D7_DNC_QCH,
	QCH_CON_LHM_ACEL_DC_DNC_QCH,
	QCH_CON_LHM_AXI_D_APM_QCH,
	QCH_CON_LHM_AXI_D_AUD_QCH,
	QCH_CON_LHM_AXI_D_SFI_QCH,
	QCH_CON_LHM_AXI_P_BUSMC_QCH,
	QCH_CON_LHS_AXI_D_BUSMC_DP_QCH,
	QCH_CON_MMCACHE0_QCH,
	QCH_CON_MMCACHE1_QCH,
	QCH_CON_PDMA0_QCH,
	QCH_CON_QE_PDMA0_QCH,
	QCH_CON_QE_SPDMA_QCH,
	QCH_CON_SFMPU_BUSMC_QCH,
	QCH_CON_SPDMA_QCH,
	QCH_CON_SYSMMU_BUSMC_QCH,
	QCH_CON_SYSMMU_SFI_QCH,
	QCH_CON_SYSREG_BUSMC_QCH,
	QCH_CON_TREX_D0_BUSMC_QCH,
	QCH_CON_TREX_D1_BUSMC_QCH,
	QCH_CON_TREX_RB_BUSMC_QCH,
	QCH_CON_VGEN_LITE_APM_QCH,
	QCH_CON_VGEN_PDMA0_QCH,
	QCH_CON_VGEN_SFI_QCH,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	DMYQCH_CON_PLLCLKOUT_CMU_QCH,
	QCH_CON_ACE_SLICE_G3D0_0_QCH,
	QCH_CON_ACE_SLICE_G3D0_1_QCH,
	QCH_CON_ACE_SLICE_G3D1_0_QCH,
	QCH_CON_ACE_SLICE_G3D1_1_QCH,
	QCH_CON_ACE_SLICE_G3D1_1_0_QCH,
	QCH_CON_ACE_SLICE_G3D1_1_1_QCH,
	QCH_CON_ACE_SLICE_G3D1_1_2_QCH,
	QCH_CON_ACE_SLICE_G3D1_1_3_QCH,
	QCH_CON_ACE_SLICE_G3D1_2_QCH,
	QCH_CON_ACE_SLICE_G3D1_3_QCH,
	QCH_CON_BDU_QCH,
	DMYQCH_CON_CCI_QCH,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH,
	QCH_CON_CORE_CMU_CORE_QCH,
	QCH_CON_D_TZPC_CORE_QCH,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH,
	QCH_CON_LHM_ACE_D0_CLUSTER1_QCH,
	QCH_CON_LHM_ACE_D0_G3D1_QCH,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH,
	QCH_CON_LHM_ACE_D1_CLUSTER1_QCH,
	QCH_CON_LHM_ACE_D1_G3D1_QCH,
	QCH_CON_LHM_ACE_D2_G3D1_QCH,
	QCH_CON_LHM_ACE_D3_G3D1_QCH,
	QCH_CON_LHM_ACE_D_G3D00_QCH,
	QCH_CON_LHM_ACE_D_G3D01_QCH,
	QCH_CON_LHM_AXI_G_CSSYS_QCH,
	QCH_CON_LHS_ATB_T_BDU_QCH,
	QCH_CON_LHS_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH,
	QCH_CON_LHS_AXI_P_G3D00_QCH,
	QCH_CON_LHS_AXI_P_G3D01_QCH,
	QCH_CON_LHS_AXI_P_G3D1_QCH,
	QCH_CON_PPCFW_G3D0_0_QCH,
	QCH_CON_PPCFW_G3D0_1_QCH,
	QCH_CON_PPCFW_G3D1_QCH,
	QCH_CON_PPC_CPUCL0_0_QCH,
	QCH_CON_PPC_CPUCL0_1_QCH,
	QCH_CON_PPC_CPUCL1_0_QCH,
	QCH_CON_PPC_CPUCL1_1_QCH,
	QCH_CON_PPC_G3D0_0_QCH,
	QCH_CON_PPC_G3D0_1_QCH,
	QCH_CON_PPC_G3D1_0_QCH,
	QCH_CON_PPC_G3D1_1_QCH,
	QCH_CON_PPC_G3D1_2_QCH,
	QCH_CON_PPC_G3D1_3_QCH,
	QCH_CON_PPC_IRPS0_QCH,
	QCH_CON_PPC_IRPS1_QCH,
	QCH_CON_PPC_IRPS2_QCH,
	QCH_CON_PPC_IRPS3_QCH,
	QCH_CON_PPMU_CPUCL0_0_QCH,
	QCH_CON_PPMU_CPUCL0_1_QCH,
	QCH_CON_PPMU_CPUCL1_0_QCH,
	QCH_CON_PPMU_CPUCL1_1_QCH,
	QCH_CON_PPMU_G3D1_0_QCH,
	QCH_CON_PPMU_G3D1_1_QCH,
	QCH_CON_PPMU_G3D1_2_QCH,
	QCH_CON_PPMU_G3D1_3_QCH,
	QCH_CON_SYSMMU_G3D0_0_QCH,
	QCH_CON_SYSMMU_G3D0_1_QCH,
	QCH_CON_SYSMMU_G3D1_0_QCH,
	QCH_CON_SYSMMU_G3D1_1_QCH,
	QCH_CON_SYSMMU_G3D1_2_QCH,
	QCH_CON_SYSMMU_G3D1_3_QCH,
	QCH_CON_SYSREG_CORE_QCH,
	QCH_CON_TREX_D_CORE_QCH,
	QCH_CON_TREX_P0_CORE_QCH,
	QCH_CON_TREX_P1_CORE_QCH,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH,
	QCH_CON_BPS_CPUCL0_QCH,
	QCH_CON_CLUSTER0_QCH_SCLK,
	QCH_CON_CLUSTER0_QCH_ATCLK,
	QCH_CON_CLUSTER0_QCH_PDBGCLK,
	QCH_CON_CLUSTER0_QCH_GICCLK,
	QCH_CON_CLUSTER0_QCH_DBG_PD,
	QCH_CON_CLUSTER0_QCH_PCLK,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK,
	DMYQCH_CON_CLUSTER0_QCH_CORE,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	QCH_CON_CSSYS_QCH,
	QCH_CON_D_TZPC_CPUCL0_QCH,
	QCH_CON_HPM_APBIF_CPUCL0_QCH,
	QCH_CON_LHM_ATB_DT0_SFI_QCH,
	QCH_CON_LHM_ATB_DT1_SFI_QCH,
	QCH_CON_LHM_ATB_IT0_SFI_QCH,
	QCH_CON_LHM_ATB_IT1_SFI_QCH,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T0_CLUSTER1_QCH,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T1_CLUSTER1_QCH,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T2_CLUSTER1_QCH,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T3_CLUSTER1_QCH,
	QCH_CON_LHM_ATB_T_BDU_QCH,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH,
	QCH_CON_LHM_AXI_G_INT_STM_QCH,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH,
	QCH_CON_LHS_AXI_G_CSSYS_QCH,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH,
	QCH_CON_LHS_AXI_G_INT_STM_QCH,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH,
	QCH_CON_SECJTAG_QCH,
	QCH_CON_SYSREG_CPUCL0_QCH,
	QCH_CON_TREX_CPUCL0_QCH,
	DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH,
	QCH_CON_CLUSTER1_QCH_ATCLK,
	QCH_CON_CLUSTER1_QCH_PCLK,
	QCH_CON_CLUSTER1_QCH_SCLK,
	QCH_CON_CLUSTER1_QCH_PDBGCLK,
	QCH_CON_CLUSTER1_QCH_GICCLK,
	QCH_CON_CLUSTER1_QCH_DBG_PD,
	DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK,
	DMYQCH_CON_CLUSTER1_QCH_CORE,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH,
	QCH_CON_D_TZPC_CPUCL1_QCH,
	QCH_CON_HPM_APBIF_CPUCL1_QCH,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH,
	QCH_CON_LHS_ACE_D0_CLUSTER1_QCH,
	QCH_CON_LHS_ACE_D1_CLUSTER1_QCH,
	QCH_CON_LHS_ATB_T0_CLUSTER1_QCH,
	QCH_CON_LHS_ATB_T1_CLUSTER1_QCH,
	QCH_CON_LHS_ATB_T2_CLUSTER1_QCH,
	QCH_CON_LHS_ATB_T3_CLUSTER1_QCH,
	QCH_CON_SYSREG_CPUCL1_QCH,
	QCH_CON_D0_BTM_DNC_QCH,
	QCH_CON_D1_BTM_DNC_QCH,
	QCH_CON_D2_BTM_DNC_QCH,
	QCH_CON_D3_BTM_DNC_QCH,
	QCH_CON_D4_BTM_DNC_QCH,
	QCH_CON_D5_BTM_DNC_QCH,
	DMYQCH_CON_DAP_ASYNC_QCH,
	QCH_CON_DC_BTM_DNC_QCH,
	QCH_CON_DNC_CMU_DNC_QCH,
	QCH_CON_D_TZPC_DNC_QCH,
	QCH_CON_IP_DSPC_QCH,
	QCH_CON_IP_NPUC_QCH_ACLK,
	QCH_CON_IP_NPUC_QCH_PCLK,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH,
	QCH_CON_LHM_AXI_D_DNCSRAM_QCH,
	QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH,
	QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH,
	QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH,
	QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH,
	QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH,
	QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH,
	QCH_CON_LHM_AXI_INT_DSPC0_QCH,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH,
	QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH,
	QCH_CON_LHM_AXI_P_DNC_QCH,
	QCH_CON_LHS_ACEL_D0_DNC_QCH,
	QCH_CON_LHS_ACEL_D1_DNC_QCH,
	QCH_CON_LHS_ACEL_D2_DNC_QCH,
	QCH_CON_LHS_ACEL_D3_DNC_QCH,
	QCH_CON_LHS_ACEL_D4_DNC_QCH,
	QCH_CON_LHS_ACEL_D5_DNC_QCH,
	QCH_CON_LHS_ACEL_D6_DNC_QCH,
	QCH_CON_LHS_ACEL_D7_DNC_QCH,
	QCH_CON_LHS_ACEL_DC_DNC_QCH,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH,
	QCH_CON_LHS_AXI_D_NPU00_QCH,
	QCH_CON_LHS_AXI_D_NPU01_QCH,
	QCH_CON_LHS_AXI_D_NPU10_QCH,
	QCH_CON_LHS_AXI_D_NPU11_QCH,
	QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH,
	QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH,
	QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH,
	QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH,
	QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH,
	QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH,
	QCH_CON_LHS_AXI_INT_DSPC0_QCH,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH,
	QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH,
	QCH_CON_PPMU_D0_QCH,
	QCH_CON_PPMU_D1_QCH,
	QCH_CON_PPMU_D2_QCH,
	QCH_CON_PPMU_D3_QCH,
	QCH_CON_PPMU_D4_QCH,
	QCH_CON_PPMU_D5_QCH,
	QCH_CON_PPMU_DC_QCH,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1,
	QCH_CON_SYSMMU_DC_DNC_QCH_S0,
	QCH_CON_SYSMMU_DC_DNC_QCH_S1,
	QCH_CON_SYSREG_DNC_QCH,
	QCH_CON_TREX_D_DNC_QCH,
	QCH_CON_VGEN_LITE_DNC_QCH,
	QCH_CON_DPTX_CMU_DPTX_QCH,
	QCH_CON_DPTX_TOP0_QCH_PCLK,
	QCH_CON_DPTX_TOP0_QCH_GTC_CLK,
	QCH_CON_DPTX_TOP0_QCH_PHY,
	QCH_CON_DPTX_TOP1_QCH_PCLK,
	QCH_CON_DPTX_TOP1_QCH_GTC_CLK,
	QCH_CON_DPTX_TOP1_QCH_PHY,
	QCH_CON_D_TZPC_DPTX_QCH,
	QCH_CON_LHM_AXI_P_DPTX_QCH,
	QCH_CON_SYSREG_DPTX_QCH,
	QCH_CON_BTM_D0_DPUM_QCH,
	QCH_CON_BTM_D1_DPUM_QCH,
	QCH_CON_BTM_D2_DPUM_QCH,
	QCH_CON_BTM_D3_DPUM_QCH,
	QCH_CON_DPUM_QCH_DECON,
	QCH_CON_DPUM_QCH_DMA,
	QCH_CON_DPUM_QCH_DPP,
	QCH_CON_DPUM_CMU_DPUM_QCH,
	QCH_CON_D_TZPC_DPUM_QCH,
	QCH_CON_LHM_AXI_P_DPUM_QCH,
	QCH_CON_LHS_AXI_D0_DPUM_QCH,
	QCH_CON_LHS_AXI_D1_DPUM_QCH,
	QCH_CON_LHS_AXI_D2_DPUM_QCH,
	QCH_CON_LHS_AXI_D3_DPUM_QCH,
	QCH_CON_PPMU_D0_DPUM_QCH,
	QCH_CON_PPMU_D1_DPUM_QCH,
	QCH_CON_PPMU_D2_DPUM_QCH,
	QCH_CON_PPMU_D3_DPUM_QCH,
	QCH_CON_SFMPU_DPUM_QCH,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S0,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S1,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S0,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S1,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S0,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S1,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S0,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S1,
	QCH_CON_SYSREG_DPUM_QCH,
	QCH_CON_BTM_D0_DPUS_QCH,
	QCH_CON_BTM_D1_DPUS_QCH,
	QCH_CON_BTM_D2_DPUS_QCH,
	QCH_CON_BTM_D3_DPUS_QCH,
	QCH_CON_DPUS_QCH_DECON,
	QCH_CON_DPUS_QCH_DMA,
	QCH_CON_DPUS_QCH_DPP,
	QCH_CON_DPUS_CMU_DPUS_QCH,
	QCH_CON_D_TZPC_DPUS_QCH,
	QCH_CON_LHM_AXI_P_DPUS_QCH,
	QCH_CON_LHS_AXI_D0_DPUS_QCH,
	QCH_CON_LHS_AXI_D1_DPUS_QCH,
	QCH_CON_LHS_AXI_D2_DPUS_QCH,
	QCH_CON_LHS_AXI_D3_DPUS_QCH,
	QCH_CON_PPMU_D0_DPUS_QCH,
	QCH_CON_PPMU_D1_DPUS_QCH,
	QCH_CON_PPMU_D2_DPUS_QCH,
	QCH_CON_PPMU_D3_DPUS_QCH,
	QCH_CON_SFMPU_DPUS_QCH,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S0,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S1,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S0,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S1,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S0,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S1,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S0,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S1,
	QCH_CON_SYSREG_DPUS_QCH,
	QCH_CON_BTM_D0_DPUS1_QCH,
	QCH_CON_BTM_D1_DPUS1_QCH,
	QCH_CON_BTM_D2_DPUS1_QCH,
	QCH_CON_BTM_D3_DPUS1_QCH,
	QCH_CON_DPUS1_QCH_DECON,
	QCH_CON_DPUS1_QCH_DMA,
	QCH_CON_DPUS1_QCH_DPP,
	QCH_CON_DPUS1_CMU_DPUS1_QCH,
	QCH_CON_D_TZPC_DPUS1_QCH,
	QCH_CON_LHM_AXI_P_DPUS1_QCH,
	QCH_CON_LHS_AXI_D0_DPUS1_QCH,
	QCH_CON_LHS_AXI_D1_DPUS1_QCH,
	QCH_CON_LHS_AXI_D2_DPUS1_QCH,
	QCH_CON_LHS_AXI_D3_DPUS1_QCH,
	QCH_CON_PPMU_D0_DPUS1_QCH,
	QCH_CON_PPMU_D1_DPUS1_QCH,
	QCH_CON_PPMU_D2_DPUS1_QCH,
	QCH_CON_PPMU_D3_DPUS1_QCH,
	QCH_CON_SFMPU_DPUS1_QCH,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S0,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S1,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S0,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S1,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S0,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S1,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S0,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S1,
	QCH_CON_SYSREG_DPUS1_QCH,
	QCH_CON_BTM_D0_FSYS0_QCH,
	QCH_CON_BTM_D1_FSYS0_QCH,
	QCH_CON_BTM_D_FSYS0SFI_QCH,
	QCH_CON_D_TZPC_FSYS0_0_QCH,
	QCH_CON_D_TZPC_FSYS0_1_QCH,
	QCH_CON_FSYS0_CMU_FSYS0_QCH,
	QCH_CON_GPIO_FSYS0_QCH,
	QCH_CON_LHM_AXI_D0_PCIE_QCH,
	QCH_CON_LHM_AXI_D1_PCIE_QCH,
	QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH,
	QCH_CON_LHM_AXI_P_FSYS0_QCH,
	QCH_CON_LHM_AXI_P_SFIFSYS0_QCH,
	QCH_CON_LHS_ACEL_D0_FSYS0_QCH,
	QCH_CON_LHS_ACEL_D1_FSYS0_QCH,
	QCH_CON_LHS_AXI_D_FSYS0SFI_QCH,
	QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB,
	DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK,
	QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB,
	QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN,
	DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK,
	QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN,
	QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV,
	DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK,
	QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN,
	QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV,
	QCH_CON_PCIE_IA_GEN3A_2L0_QCH,
	QCH_CON_PCIE_IA_GEN3A_2L1_QCH,
	QCH_CON_PCIE_IA_GEN3A_4L_QCH,
	QCH_CON_PCIE_IA_GEN3B_2L0_QCH,
	QCH_CON_PCIE_IA_GEN3B_2L1_QCH,
	QCH_CON_PCIE_IA_GEN3B_4L_QCH,
	QCH_CON_PPMU_D0_FSYS0_QCH,
	QCH_CON_PPMU_D1_FSYS0_QCH,
	QCH_CON_PPMU_D_FSYS0SFI_QCH,
	QCH_CON_QE_PCIE_GEN3A_2L0_QCH,
	QCH_CON_QE_PCIE_GEN3A_2L1_QCH,
	QCH_CON_QE_PCIE_GEN3A_4L_QCH,
	QCH_CON_QE_PCIE_GEN3B_2L0_QCH,
	QCH_CON_QE_PCIE_GEN3B_2L1_QCH,
	QCH_CON_QE_PCIE_GEN3B_4L_QCH,
	QCH_CON_S2MPU_D0_FSYS0_QCH,
	QCH_CON_S2MPU_D1_FSYS0_QCH,
	QCH_CON_SYSREG_FSYS0_QCH,
	QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH,
	QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH,
	QCH_CON_VGEN_PCIE_GEN3A_4L_QCH,
	QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH,
	QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH,
	QCH_CON_VGEN_PCIE_GEN3B_4L_QCH,
	QCH_CON_BTM_FSYS1_QCH,
	QCH_CON_D_TZPC_FSYS1_QCH,
	QCH_CON_FSYS1_CMU_FSYS1_QCH,
	QCH_CON_GPIO_FSYS1_QCH,
	QCH_CON_LHM_AXI_P_FSYS1_QCH,
	QCH_CON_LHS_ACEL_D_FSYS1_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_PPMU_FSYS1_QCH,
	QCH_CON_S2MPU_D_FSYS1_QCH,
	QCH_CON_SYSREG_FSYS1_QCH,
	QCH_CON_USB20DRD_0_QCH_LINK,
	QCH_CON_USB20DRD_0_QCH_PHY,
	QCH_CON_USB20DRD_1_QCH_LINK,
	QCH_CON_USB20DRD_1_QCH_PHY,
	QCH_CON_USB30DRD_0_QCH_LINK,
	QCH_CON_USB30DRD_0_QCH_PHY,
	DMYQCH_CON_USB30DRD_0_QCH_SUSPEND,
	QCH_CON_USB30DRD_1_QCH_LINK,
	QCH_CON_USB30DRD_1_QCH_PHY,
	DMYQCH_CON_USB30DRD_1_QCH_SUSPEND,
	QCH_CON_VGEN_LITE_FSYS1_QCH,
	QCH_CON_BTM_D_FSYS2_QCH,
	QCH_CON_BTM_D_FSYS2FSYS0_QCH,
	QCH_CON_D_TZPC_FSYS2_QCH,
	QCH_CON_ETHERNET0_QCH_S0,
	QCH_CON_ETHERNET0_QCH_S1,
	QCH_CON_ETHERNET1_QCH_S0,
	QCH_CON_ETHERNET1_QCH_S1,
	QCH_CON_FSYS2_CMU_FSYS2_QCH,
	QCH_CON_GPIO_FSYS2_QCH,
	QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH,
	QCH_CON_LHM_AXI_P_FSYS2_QCH,
	QCH_CON_LHS_ACEL_D_FSYS2_QCH,
	QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH,
	QCH_CON_PPMU_ETHERNET_QCH,
	QCH_CON_PPMU_UFS_EMBD0_QCH,
	QCH_CON_PPMU_UFS_EMBD1_QCH,
	QCH_CON_QE_ETHERNET0_QCH,
	QCH_CON_QE_ETHERNET1_QCH,
	QCH_CON_QE_UFS_EMBD0_QCH,
	QCH_CON_QE_UFS_EMBD1_QCH,
	QCH_CON_S2MPU_D_FSYS2_QCH,
	QCH_CON_SYSMMU_ETHERNET_QCH,
	QCH_CON_SYSREG_FSYS2_QCH,
	QCH_CON_UFS_EMBD0_QCH_UFS,
	QCH_CON_UFS_EMBD0_QCH_FMP,
	QCH_CON_UFS_EMBD1_QCH_UFS,
	QCH_CON_UFS_EMBD1_QCH_FMP,
	QCH_CON_VGEN_ETHERNET0_QCH,
	QCH_CON_VGEN_ETHERNET1_QCH,
	QCH_CON_BTM_G2DD0_QCH,
	QCH_CON_BTM_G2DD1_QCH,
	QCH_CON_BTM_G2DD2_QCH,
	QCH_CON_D_TZPC_G2D_QCH,
	QCH_CON_G2D_QCH,
	QCH_CON_G2D_CMU_G2D_QCH,
	QCH_CON_JPEG_QCH,
	QCH_CON_LHM_AXI_P_G2D_QCH,
	QCH_CON_LHS_ACEL_D0_G2D_QCH,
	QCH_CON_LHS_ACEL_D1_G2D_QCH,
	QCH_CON_LHS_ACEL_D2_G2D_QCH,
	QCH_CON_MSCL_QCH,
	QCH_CON_PPMU_G2DD0_QCH,
	QCH_CON_PPMU_G2DD1_QCH,
	QCH_CON_PPMU_G2DD2_QCH,
	QCH_CON_QE_JPEG_QCH,
	QCH_CON_QE_MSCL_QCH,
	QCH_CON_SYSMMU_G2DD0_QCH_S0,
	QCH_CON_SYSMMU_G2DD0_QCH_S1,
	QCH_CON_SYSMMU_G2DD1_QCH_S0,
	QCH_CON_SYSMMU_G2DD1_QCH_S1,
	QCH_CON_SYSMMU_G2DD2_QCH_S0,
	QCH_CON_SYSMMU_G2DD2_QCH_S1,
	QCH_CON_SYSREG_G2D_QCH,
	QCH_CON_VGEN_LITE_G2D_QCH,
	QCH_CON_D_TZPC_G3D00_QCH,
	QCH_CON_G3D00_CMU_G3D00_QCH,
	QCH_CON_GPU00_QCH,
	QCH_CON_LHM_AXI_P_G3D00_QCH,
	QCH_CON_LHM_AXI_P_INT_G3D00_QCH,
	QCH_CON_LHS_ACE_D_G3D00_QCH,
	QCH_CON_LHS_AXI_P_INT_G3D00_QCH,
	QCH_CON_PPMU_G3D00_QCH,
	QCH_CON_SYSREG_G3D00_QCH,
	QCH_CON_VGEN_LITE_G3D00_QCH,
	QCH_CON_D_TZPC_G3D01_QCH,
	QCH_CON_G3D01_CMU_G3D01_QCH,
	QCH_CON_GPU01_QCH,
	QCH_CON_LHM_AXI_P_G3D01_QCH,
	QCH_CON_LHM_AXI_P_INT_G3D01_QCH,
	QCH_CON_LHS_ACE_D_G3D01_QCH,
	QCH_CON_LHS_AXI_P_INT_G3D01_QCH,
	QCH_CON_PPMU_G3D01_QCH,
	QCH_CON_SYSREG_G3D01_QCH,
	QCH_CON_VGEN_LITE_G3D01_QCH,
	QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1,
	QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1,
	QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1,
	QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1,
	QCH_CON_D_TZPC_G3D1_QCH,
	QCH_CON_G3D1_CMU_G3D1_QCH,
	QCH_CON_GPU1_QCH,
	QCH_CON_LHM_AXI_P_G3D1_QCH,
	QCH_CON_LHM_AXI_P_INT_G3D1_QCH,
	QCH_CON_LHS_AXI_P_INT_G3D1_QCH,
	QCH_CON_SYSREG_G3D1_QCH,
	QCH_CON_VGEN_LITE_G3D1_QCH,
	QCH_CON_BTM_ISPB_QCH,
	QCH_CON_D_TZPC_ISPB_QCH,
	QCH_CON_ISPB_QCH,
	QCH_CON_ISPB_QCH_C2C,
	QCH_CON_ISPB_CMU_ISPB_QCH,
	QCH_CON_LHM_AST_C2C_TAAISPB_QCH,
	QCH_CON_LHM_AST_OTF_TAAISPB_QCH,
	QCH_CON_LHM_AXI_P_ISPB_QCH,
	QCH_CON_LHS_AST_C2C_ISPBACC_QCH,
	QCH_CON_LHS_AST_OTF_ISPBACC_QCH,
	QCH_CON_LHS_AXI_D_ISPB_QCH,
	QCH_CON_PPMU_ISPB_QCH,
	QCH_CON_SYSMMU_ISPB_QCH_S0,
	QCH_CON_SYSMMU_ISPB_QCH_S1,
	QCH_CON_SYSREG_ISPB_QCH,
	QCH_CON_VGEN_LITE_ISPB_QCH,
	QCH_CON_BTM_D0_MFC_QCH,
	QCH_CON_BTM_D1_MFC_QCH,
	QCH_CON_D_TZPC_MFC_QCH,
	QCH_CON_LHM_AXI_P_MFC_QCH,
	QCH_CON_LHS_AXI_D0_MFC_QCH,
	QCH_CON_LHS_AXI_D1_MFC_QCH,
	QCH_CON_LH_ATB_MFC_QCH_MI,
	QCH_CON_LH_ATB_MFC_QCH_SI,
	QCH_CON_MFC_QCH,
	QCH_CON_MFC_CMU_MFC_QCH,
	QCH_CON_PPMU_D0_MFC_QCH,
	QCH_CON_PPMU_D1_MFC_QCH,
	QCH_CON_PPMU_D2_MFC_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH,
	QCH_CON_SYSMMU_D0_MFC_QCH_S0,
	QCH_CON_SYSMMU_D0_MFC_QCH_S1,
	QCH_CON_SYSMMU_D1_MFC_QCH_S0,
	QCH_CON_SYSMMU_D1_MFC_QCH_S1,
	QCH_CON_SYSREG_MFC_QCH,
	QCH_CON_VGEN_LITE_MFC_QCH,
	QCH_CON_WFD_QCH,
	QCH_CON_APBBR_DDRPHY0_QCH,
	QCH_CON_APBBR_DDRPHY1_QCH,
	QCH_CON_APBBR_DMC0_QCH,
	QCH_CON_APBBR_DMC1_QCH,
	QCH_CON_APBBR_DMCTZ0_QCH,
	QCH_CON_APBBR_DMCTZ1_QCH,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	QCH_CON_DMC0_QCH,
	QCH_CON_DMC1_QCH,
	QCH_CON_D_TZPC_MIF_QCH,
	QCH_CON_LHM_AXI_P_MIF_QCH,
	QCH_CON_MIF_CMU_MIF_QCH,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH,
	QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH,
	QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH,
	QCH_CON_SFMPU_QCH,
	QCH_CON_SYSREG_MIF_QCH,
	QCH_CON_D_TZPC_NPU_QCH,
	QCH_CON_LHM_AST_D0_NPUH_QCH,
	QCH_CON_LHM_AST_D0_NPUV_QCH,
	QCH_CON_LHM_AST_D0_NPUX_QCH,
	QCH_CON_LHM_AST_D1_NPUH_QCH,
	QCH_CON_LHM_AST_D1_NPUV_QCH,
	QCH_CON_LHM_AST_D1_NPUX_QCH,
	QCH_CON_LHM_AST_D2_NPUH_QCH,
	QCH_CON_LHM_AST_D2_NPUV_QCH,
	QCH_CON_LHM_AST_D2_NPUX_QCH,
	QCH_CON_LHM_AST_D3_NPUH_QCH,
	QCH_CON_LHM_AST_D3_NPUV_QCH,
	QCH_CON_LHM_AST_D3_NPUX_QCH,
	QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH,
	QCH_CON_LHM_AXI_D_NPU_QCH,
	QCH_CON_LHM_AXI_P_NPU_QCH,
	QCH_CON_LHS_AST_D0_NPUH_QCH,
	QCH_CON_LHS_AST_D0_NPUV_QCH,
	QCH_CON_LHS_AST_D0_NPUX_QCH,
	QCH_CON_LHS_AST_D1_NPUH_QCH,
	QCH_CON_LHS_AST_D1_NPUV_QCH,
	QCH_CON_LHS_AST_D1_NPUX_QCH,
	QCH_CON_LHS_AST_D2_NPUH_QCH,
	QCH_CON_LHS_AST_D2_NPUV_QCH,
	QCH_CON_LHS_AST_D2_NPUX_QCH,
	QCH_CON_LHS_AST_D3_NPUH_QCH,
	QCH_CON_LHS_AST_D3_NPUV_QCH,
	QCH_CON_LHS_AST_D3_NPUX_QCH,
	QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH,
	DMYQCH_CON_NPUD_UNIT_QCH,
	QCH_CON_NPU_CMU_NPU_QCH,
	QCH_CON_PPMU_NPU_QCH,
	QCH_CON_SYSREG_NPU_QCH,
	QCH_CON_D_TZPC_PERIC0_QCH,
	QCH_CON_GPIO_PERIC0_QCH,
	QCH_CON_LHM_AXI_P_PERIC0_QCH,
	QCH_CON_PERIC0_CMU_PERIC0_QCH,
	QCH_CON_PERIC0_TOP0_QCH_00,
	QCH_CON_PERIC0_TOP0_QCH_01,
	QCH_CON_PERIC0_TOP0_QCH_02,
	QCH_CON_PERIC0_TOP0_QCH_03,
	QCH_CON_PERIC0_TOP0_QCH_04,
	QCH_CON_PERIC0_TOP0_QCH_05,
	QCH_CON_PERIC0_TOP0_QCH_06,
	QCH_CON_PERIC0_TOP0_QCH_07,
	QCH_CON_PERIC0_TOP0_QCH_08,
	QCH_CON_PERIC0_TOP0_QCH_09,
	QCH_CON_PERIC0_TOP0_QCH_10,
	QCH_CON_PERIC0_TOP0_QCH_11,
	QCH_CON_PERIC0_TOP0_QCH_15,
	QCH_CON_SYSREG_PERIC0_QCH,
	QCH_CON_D_TZPC_PERIC1_QCH,
	QCH_CON_GPIO_PERIC1_QCH,
	QCH_CON_LHM_AXI_P_PERIC1_QCH,
	QCH_CON_PERIC1_CMU_PERIC1_QCH,
	QCH_CON_PERIC1_TOP0_QCH_00,
	QCH_CON_PERIC1_TOP0_QCH_01,
	QCH_CON_PERIC1_TOP0_QCH_02,
	QCH_CON_PERIC1_TOP0_QCH_03,
	QCH_CON_PERIC1_TOP0_QCH_04,
	QCH_CON_PERIC1_TOP0_QCH_05,
	QCH_CON_PERIC1_TOP0_QCH_06,
	QCH_CON_PERIC1_TOP0_QCH_07,
	QCH_CON_PERIC1_TOP0_QCH_08,
	QCH_CON_PERIC1_TOP0_QCH_09,
	QCH_CON_PERIC1_TOP0_QCH_10,
	QCH_CON_PERIC1_TOP0_QCH_11,
	QCH_CON_SYSREG_PERIC1_QCH,
	QCH_CON_BUSIF_TMU_QCH,
	QCH_CON_D_TZPC_PERIS_QCH,
	QCH_CON_GIC_QCH,
	QCH_CON_LHM_AXI_P_PERIS_QCH,
	QCH_CON_MAILBOX_ABOX_CR52_C0_QCH,
	QCH_CON_MAILBOX_ABOX_CR52_C1_QCH,
	QCH_CON_MAILBOX_AP_CR52_C0_QCH,
	QCH_CON_MAILBOX_AP_CR52_C1_QCH,
	QCH_CON_MCT_QCH,
	DMYQCH_CON_OTP_QCH,
	QCH_CON_OTP_CON_BIRA_QCH,
	QCH_CON_OTP_CON_BISR_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PERIS_CMU_PERIS_QCH,
	QCH_CON_SYSREG_PERIS_QCH,
	QCH_CON_SYSREG_PERIS_1_QCH,
	QCH_CON_SYSREG_PERIS_2_QCH,
	QCH_CON_WDT_CLUSTER0_QCH,
	QCH_CON_WDT_CLUSTER1_QCH,
	DMYQCH_CON_BIS_S2D_QCH,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH,
	QCH_CON_S2D_CMU_S2D_QCH,
	DMYQCH_CON_ADD_GPIO_LO_QCH,
	DMYQCH_CON_ADD_GPIO_UP_QCH,
	DMYQCH_CON_ADD_SFI_LO_QCH,
	DMYQCH_CON_ADD_SFI_UP_QCH,
	DMYQCH_CON_ADM_APB_G_SFI_QCH,
	QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH,
	QCH_CON_BAAW_D_SFI_QCH,
	QCH_CON_BAAW_FLSH_SFI_QCH,
	QCH_CON_BAAW_P_SFI_QCH,
	QCH_CON_BAAW_P_SFIAPM_SFI_QCH,
	QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH,
	QCH_CON_BUSIF_CMU_SFI_QCH,
	DMYQCH_CON_CAN_FD0_QCH,
	DMYQCH_CON_CAN_FD1_QCH,
	QCH_CON_CLKMON0_QCH_APB,
	QCH_CON_CLKMON0_QCH_REF0,
	QCH_CON_CLKMON0_QCH_REF1,
	QCH_CON_CLKMON0_QCH_MON0,
	QCH_CON_CLKMON0_QCH_MON1,
	QCH_CON_CLKMON1_QCH_APB,
	QCH_CON_CLKMON1_QCH_REF0,
	QCH_CON_CLKMON1_QCH_REF1,
	QCH_CON_CLKMON1_QCH_MON0,
	QCH_CON_CLKMON1_QCH_MON1,
	QCH_CON_CLKMON2_QCH_APB,
	QCH_CON_CLKMON2_QCH_REF0,
	QCH_CON_CLKMON2_QCH_REF1,
	QCH_CON_CLKMON2_QCH_MON0,
	QCH_CON_CLKMON2_QCH_MON1,
	QCH_CON_CLKMON3_QCH_APB,
	QCH_CON_CLKMON3_QCH_REF0,
	QCH_CON_CLKMON3_QCH_REF1,
	QCH_CON_CLKMON3_QCH_MON0,
	QCH_CON_CLKMON3_QCH_MON1,
	DMYQCH_CON_CLUSTER_SFI_QCH,
	DMYQCH_CON_DAP_SFI_QCH,
	QCH_CON_D_SFPC_SFI_QCH,
	QCH_CON_D_TZPC_SFI_QCH,
	DMYQCH_CON_FMU_QCH,
	QCH_CON_GPIO_SFI_QCH,
	DMYQCH_CON_HYPERBUS_QCH_SYS,
	QCH_CON_HYPERBUS_QCH_AXIR,
	QCH_CON_HYPERBUS_QCH_AXIM,
	QCH_CON_INTMEM_SFI_QCH,
	QCH_CON_LHM_AXI_D_FSYS0SFI_QCH,
	QCH_CON_LHM_AXI_P_SFI_QCH,
	QCH_CON_LHS_ATB_DT0_SFI_QCH,
	QCH_CON_LHS_ATB_DT1_SFI_QCH,
	QCH_CON_LHS_ATB_IT0_SFI_QCH,
	QCH_CON_LHS_ATB_IT1_SFI_QCH,
	QCH_CON_LHS_AXI_D_SFI_QCH,
	QCH_CON_LHS_AXI_P_SFIAPM_QCH,
	QCH_CON_LHS_AXI_P_SFIFSYS0_QCH,
	QCH_CON_MAILBOX_CR52_SFI_QCH,
	QCH_CON_MCT_SFI_QCH,
	DMYQCH_CON_PLLCLKOUT_SFI_QCH,
	DMYQCH_CON_PMC_QCH,
	QCH_CON_PPMU_SFIFSYS0_QCH,
	QCH_CON_ROM_CRC32_SFI_QCH,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH,
	DMYQCH_CON_SBIST0_QCH,
	DMYQCH_CON_SBIST1_QCH,
	QCH_CON_SFMPU_FLSH0_SFI_QCH,
	QCH_CON_SFMPU_FLSH1_SFI_QCH,
	QCH_CON_SFMPU_IMEM_SFI_QCH,
	QCH_CON_SSS_SFI_QCH,
	QCH_CON_SYSREG_SFI_QCH,
	QCH_CON_SERIALFLASH_QCH,
	QCH_CON_USI12_USI_QCH,
	QCH_CON_USI13_USI_QCH,
	QCH_CON_USI14_USI_QCH,
	QCH_CON_USI15_USI_QCH,
	QCH_CON_VOLMON_QCH,
	QCH_CON_WDT0_SFI_QCH,
	QCH_CON_WDT1_SFI_QCH,
	QCH_CON_BTM_TAA_QCH,
	QCH_CON_D_TZPC_TAA_QCH,
	QCH_CON_LHM_AST_C2C_ACCTAA_QCH,
	QCH_CON_LHM_AST_OTF_ACCTAA_QCH,
	QCH_CON_LHM_AXI_P_TAA_QCH,
	QCH_CON_LHS_AST_C2C_TAAISPB_QCH,
	QCH_CON_LHS_AST_OTF_TAAISPB_QCH,
	QCH_CON_LHS_AXI_D_TAA_QCH,
	QCH_CON_PPMU_TAA_QCH,
	QCH_CON_SYSMMU_TAA_QCH_S0,
	QCH_CON_SYSMMU_TAA_QCH_S1,
	QCH_CON_SYSREG_TAA_QCH_SYSREG,
	QCH_CON_TAA_QCH,
	QCH_CON_TAA_QCH_C2COMM,
	QCH_CON_TAA_CMU_TAA_QCH,
	QCH_CON_VGEN_LITE_TAA_QCH,
	ACC_CMU_ACC_CONTROLLER_OPTION,
	APM_CMU_APM_CONTROLLER_OPTION,
	AUD_CMU_AUD_CONTROLLER_OPTION,
	BUSC_CMU_BUSC_CONTROLLER_OPTION,
	BUSMC_CMU_BUSMC_CONTROLLER_OPTION,
	CMU_CMU_TOP_CONTROLLER_OPTION,
	CORE_CMU_CORE_CONTROLLER_OPTION,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION,
	CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION,
	DNC_CMU_DNC_CONTROLLER_OPTION,
	DPTX_CMU_DPTX_CONTROLLER_OPTION,
	DPUM_CMU_DPUM_CONTROLLER_OPTION,
	DPUS_CMU_DPUS_CONTROLLER_OPTION,
	DPUS1_CMU_DPUS1_CONTROLLER_OPTION,
	FSYS0_CMU_FSYS0_CONTROLLER_OPTION,
	FSYS1_CMU_FSYS1_CONTROLLER_OPTION,
	FSYS2_CMU_FSYS2_CONTROLLER_OPTION,
	G2D_CMU_G2D_CONTROLLER_OPTION,
	G3D00_CMU_G3D00_CONTROLLER_OPTION,
	G3D01_CMU_G3D01_CONTROLLER_OPTION,
	G3D1_CMU_G3D1_CONTROLLER_OPTION,
	G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION,
	ISPB_CMU_ISPB_CONTROLLER_OPTION,
	MFC_CMU_MFC_CONTROLLER_OPTION,
	MIF_CMU_MIF_CONTROLLER_OPTION,
	NPU_CMU_NPU_CONTROLLER_OPTION,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION,
	PERIS_CMU_PERIS_CONTROLLER_OPTION,
	S2D_CMU_S2D_CONTROLLER_OPTION,
	SFI_CMU_SFI_CONTROLLER_OPTION,
	TAA_CMU_TAA_CONTROLLER_OPTION,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
	PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME = SFR_ACCESS_TYPE,
	PLL_CON3_PLL_AUD_ENABLE,
	PLL_CON3_PLL_AUD_STABLE,
	PLL_CON3_PLL_AUD_DIV_P,
	PLL_CON3_PLL_AUD_DIV_M,
	PLL_CON3_PLL_AUD_DIV_S,
	PLL_CON5_PLL_AUD_DIV_K,
	PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED1_ENABLE,
	PLL_CON3_PLL_SHARED1_STABLE,
	PLL_CON3_PLL_SHARED1_DIV_P,
	PLL_CON3_PLL_SHARED1_DIV_M,
	PLL_CON3_PLL_SHARED1_DIV_S,
	PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED4_ENABLE,
	PLL_CON3_PLL_SHARED4_STABLE,
	PLL_CON3_PLL_SHARED4_DIV_P,
	PLL_CON3_PLL_SHARED4_DIV_M,
	PLL_CON3_PLL_SHARED4_DIV_S,
	PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED3_ENABLE,
	PLL_CON3_PLL_SHARED3_STABLE,
	PLL_CON3_PLL_SHARED3_DIV_P,
	PLL_CON3_PLL_SHARED3_DIV_M,
	PLL_CON3_PLL_SHARED3_DIV_S,
	PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED2_ENABLE,
	PLL_CON3_PLL_SHARED2_STABLE,
	PLL_CON3_PLL_SHARED2_DIV_P,
	PLL_CON3_PLL_SHARED2_DIV_M,
	PLL_CON3_PLL_SHARED2_DIV_S,
	PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED0_ENABLE,
	PLL_CON3_PLL_SHARED0_STABLE,
	PLL_CON3_PLL_SHARED0_DIV_P,
	PLL_CON3_PLL_SHARED0_DIV_M,
	PLL_CON3_PLL_SHARED0_DIV_S,
	PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL0_ENABLE,
	PLL_CON3_PLL_CPUCL0_STABLE,
	PLL_CON3_PLL_CPUCL0_DIV_P,
	PLL_CON3_PLL_CPUCL0_DIV_M,
	PLL_CON3_PLL_CPUCL0_DIV_S,
	PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL1_ENABLE,
	PLL_CON3_PLL_CPUCL1_STABLE,
	PLL_CON3_PLL_CPUCL1_DIV_P,
	PLL_CON3_PLL_CPUCL1_DIV_M,
	PLL_CON3_PLL_CPUCL1_DIV_S,
	PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME,
	PLL_CON3_PLL_MMC_ENABLE,
	PLL_CON3_PLL_MMC_STABLE,
	PLL_CON3_PLL_MMC_DIV_P,
	PLL_CON3_PLL_MMC_DIV_M,
	PLL_CON3_PLL_MMC_DIV_S,
	PLL_CON5_PLL_MMC_DIV_K,
	PLL_LOCKTIME_PLL_G3D0_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D0_ENABLE,
	PLL_CON3_PLL_G3D0_STABLE,
	PLL_CON3_PLL_G3D0_DIV_P,
	PLL_CON3_PLL_G3D0_DIV_M,
	PLL_CON3_PLL_G3D0_DIV_S,
	PLL_LOCKTIME_PLL_G3D01_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D01_ENABLE,
	PLL_CON3_PLL_G3D01_STABLE,
	PLL_CON3_PLL_G3D01_DIV_P,
	PLL_CON3_PLL_G3D01_DIV_M,
	PLL_CON3_PLL_G3D01_DIV_S,
	PLL_LOCKTIME_PLL_G3D1_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D1_ENABLE,
	PLL_CON3_PLL_G3D1_STABLE,
	PLL_CON3_PLL_G3D1_DIV_P,
	PLL_CON3_PLL_G3D1_DIV_M,
	PLL_CON3_PLL_G3D1_DIV_S,
	PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_MAIN_ENABLE,
	PLL_CON3_PLL_MIF_MAIN_STABLE,
	PLL_CON3_PLL_MIF_MAIN_DIV_P,
	PLL_CON3_PLL_MIF_MAIN_DIV_M,
	PLL_CON3_PLL_MIF_MAIN_DIV_S,
	PLL_LOCKTIME_PLL_MIF_SUB_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_SUB_ENABLE,
	PLL_CON3_PLL_MIF_SUB_STABLE,
	PLL_CON3_PLL_MIF_SUB_DIV_P,
	PLL_CON3_PLL_MIF_SUB_DIV_M,
	PLL_CON3_PLL_MIF_SUB_DIV_S,
	PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_S2D_ENABLE,
	PLL_CON3_PLL_MIF_S2D_STABLE,
	PLL_CON3_PLL_MIF_S2D_DIV_P,
	PLL_CON3_PLL_MIF_S2D_DIV_M,
	PLL_CON3_PLL_MIF_S2D_DIV_S,
	PLL_LOCKTIME_PLL_SFI_PLL_LOCK_TIME,
	PLL_CON3_PLL_SFI_ENABLE,
	PLL_CON3_PLL_SFI_STABLE,
	PLL_CON3_PLL_SFI_DIV_P,
	PLL_CON3_PLL_SFI_DIV_M,
	PLL_CON3_PLL_SFI_DIV_S,
	PLL_LOCKTIME_PLL_ETH_PLL_LOCK_TIME,
	PLL_CON3_PLL_ETH_ENABLE,
	PLL_CON3_PLL_ETH_STABLE,
	PLL_CON3_PLL_ETH_DIV_P,
	PLL_CON3_PLL_ETH_DIV_M,
	PLL_CON3_PLL_ETH_DIV_S,
	CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_SELECT,
	CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_BUSC_CMUREF_SELECT,
	CLK_CON_MUX_MUX_BUSC_CMUREF_BUSY,
	CLK_CON_MUX_MUX_BUSC_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_BUSMC_CMUREF_SELECT,
	CLK_CON_MUX_MUX_BUSMC_CMUREF_BUSY,
	CLK_CON_MUX_MUX_BUSMC_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_SELECT,
	CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_BUSY,
	CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CORE_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CORE_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_FSYS0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_FSYS0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_SELECT,
	CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_SELECT,
	CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_SELECT,
	CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_BUSY,
	CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_FSYS2_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_FSYS2_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D00_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D00_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D00_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D01_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D01_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D01_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_USI12_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_USI12_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_USI12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_USI13_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_USI13_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_USI13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_USI14_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_USI14_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_USI14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_USI15_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_USI15_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_USI15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_CPU_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_CPU_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_CAN0_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_CAN0_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_CAN1_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_CAN1_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_SELECT,
	CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_BUSY,
	CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_SELECT,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_SELECT,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_BUSY,
	CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_ACC_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_ACC_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_ACC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL,
	PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY,
	PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_AUD_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_AUD_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_AUD_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUSC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUSC_SSS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUSMC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DNC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DNC_CPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DNC_CPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DNC_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPTX_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPUM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPUS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPUS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS0_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKSFI_FSYS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER_BUSY,
	PLL_CON1_MUX_CLKSFI_FSYS0_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS1_USBDRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_BUSY,
	PLL_CON1_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKSFI_FSYS2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER_MUX_SEL,
	PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER_BUSY,
	PLL_CON1_MUX_CLKSFI_FSYS2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D00_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D01_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D1_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_ISPB_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFC_WFD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_NPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_TAA_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TAA_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TAA_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIS_GIC_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIS_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_BUSY,
	CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_ACC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_ACC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_ACC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_DIVRATIO,
	CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_BUSY,
	CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BUSC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BUSC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_BUSC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_APM_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D1_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D1_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPUM_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPUM_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED2_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED2_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED2_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED4_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED4_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED4_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED2_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED2_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED2_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY,
	CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY,
	CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPUS0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPUS0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUSC_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUSC_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TAA_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TAA_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_ACC_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_ACC_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_ISPB_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_ISPB_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY,
	CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFC_WFD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFC_WFD_BUSY,
	CLK_CON_DIV_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_NPU_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_NPU_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D00_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D00_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_CMU_PLLCLKOUT_DIVRATIO,
	CLK_CON_DIV_CLK_CMU_PLLCLKOUT_BUSY,
	CLK_CON_DIV_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPTX_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPTX_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D01_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D01_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPUS1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPUS1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPTX_DPGTC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPTX_DPGTC_BUSY,
	CLK_CON_DIV_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_AUD_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_AUD_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED4_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED4_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED4_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUSMC_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUSMC_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUSC_SSS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUSC_SSS_BUSY,
	CLK_CON_DIV_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS2_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS2_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DNC_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DNC_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DNC_CPU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DNC_CPU_BUSY,
	CLK_CON_DIV_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HPM_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HPM_BUSY,
	CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DNC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DNC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DNC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPUM_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPUM_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DPUM_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPUS_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPUS_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DPUS_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_BUSY,
	CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D00_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D00_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D00_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D01_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D01_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D01_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D1_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D1_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D1_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_ISPB_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_ISPB_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_ISPB_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NPU_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NPU_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_NPU_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_SFI_PLLCLKOUT_DIVRATIO,
	CLK_CON_DIV_CLK_SFI_PLLCLKOUT_BUSY,
	CLK_CON_DIV_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKSFI_FSYS0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKSFI_FSYS0_BUS_BUSY,
	CLK_CON_DIV_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKSFI_FSYS0_PCIE_DIVRATIO,
	CLK_CON_DIV_CLKSFI_FSYS0_PCIE_BUSY,
	CLK_CON_DIV_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_DIVRATIO,
	CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_BUSY,
	CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_USI12_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_USI12_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_USI12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_USI14_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_USI14_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_USI14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_USI13_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_USI13_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_USI13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_BUSD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_BUSD_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_DIVRATIO,
	CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_BUSY,
	CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKSFI_FSYS2_BUS_DIVRATIO,
	CLK_CON_DIV_CLKSFI_FSYS2_BUS_BUSY,
	CLK_CON_DIV_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_CAN0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_CAN0_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_CAN1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_CAN1_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_USI15_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SFI_USI15_BUSY,
	CLK_CON_DIV_DIV_CLK_SFI_USI15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TAA_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TAA_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_TAA_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CORE_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CORE_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DNC_BUSD_BUSY,
	CLK_CON_DIV_DIV_CLK_DNC_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DNC_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D00_BUSD_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D00_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D01_BUSD_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D01_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D1_BUSD_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D1_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NPU_BUSD_BUSY,
	CLK_CON_DIV_DIV_CLK_NPU_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_CG_VAL,
	CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_MANUAL,
	CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_MANUAL,
	CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_CG_VAL,
	CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_MANUAL,
	CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_CG_VAL,
	CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_MANUAL,
	CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_CG_VAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_MANUAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_MANUAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_CG_VAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_MANUAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SFI_ADD_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_ACC_CMU_ACC_QCH_ENABLE,
	QCH_CON_ACC_CMU_ACC_QCH_CLOCK_REQ,
	QCH_CON_ACC_CMU_ACC_QCH_EXPIRE_VAL,
	QCH_CON_ACC_CMU_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_ACC_QCH_ENABLE,
	QCH_CON_BTM_ACC_QCH_CLOCK_REQ,
	QCH_CON_BTM_ACC_QCH_EXPIRE_VAL,
	QCH_CON_BTM_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_ISPPRE_QCH_ENABLE,
	QCH_CON_BTM_ISPPRE_QCH_CLOCK_REQ,
	QCH_CON_BTM_ISPPRE_QCH_EXPIRE_VAL,
	QCH_CON_BTM_ISPPRE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_ENABLE,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_CLOCK_REQ,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_EXPIRE_VAL,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_ENABLE,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_CLOCK_REQ,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_EXPIRE_VAL,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_ENABLE,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_CLOCK_REQ,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_EXPIRE_VAL,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_ENABLE,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_CLOCK_REQ,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_EXPIRE_VAL,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_ENABLE,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_CLOCK_REQ,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_EXPIRE_VAL,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_ENABLE,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_CLOCK_REQ,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_EXPIRE_VAL,
	QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_ACC_QCH_ENABLE,
	QCH_CON_D_TZPC_ACC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_ACC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HUB_QCH_GDC0_ENABLE,
	QCH_CON_HUB_QCH_GDC0_CLOCK_REQ,
	QCH_CON_HUB_QCH_GDC0_EXPIRE_VAL,
	QCH_CON_HUB_QCH_GDC0_IGNORE_FORCE_PM_EN,
	QCH_CON_HUB_QCH_GDC1_ENABLE,
	QCH_CON_HUB_QCH_GDC1_CLOCK_REQ,
	QCH_CON_HUB_QCH_GDC1_EXPIRE_VAL,
	QCH_CON_HUB_QCH_GDC1_IGNORE_FORCE_PM_EN,
	QCH_CON_HUB_QCH_VRA_ENABLE,
	QCH_CON_HUB_QCH_VRA_CLOCK_REQ,
	QCH_CON_HUB_QCH_VRA_EXPIRE_VAL,
	QCH_CON_HUB_QCH_VRA_IGNORE_FORCE_PM_EN,
	QCH_CON_HUB_QCH_C2COMX_ENABLE,
	QCH_CON_HUB_QCH_C2COMX_CLOCK_REQ,
	QCH_CON_HUB_QCH_C2COMX_EXPIRE_VAL,
	QCH_CON_HUB_QCH_C2COMX_IGNORE_FORCE_PM_EN,
	QCH_CON_HUB_QCH_ISPPRE_ENABLE,
	QCH_CON_HUB_QCH_ISPPRE_CLOCK_REQ,
	QCH_CON_HUB_QCH_ISPPRE_EXPIRE_VAL,
	QCH_CON_HUB_QCH_ISPPRE_IGNORE_FORCE_PM_EN,
	QCH_CON_HUB_QCH_ISPPRE_C2_ENABLE,
	QCH_CON_HUB_QCH_ISPPRE_C2_CLOCK_REQ,
	QCH_CON_HUB_QCH_ISPPRE_C2_EXPIRE_VAL,
	QCH_CON_HUB_QCH_ISPPRE_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_HUB_QCH_GDC0_C2_ENABLE,
	QCH_CON_HUB_QCH_GDC0_C2_CLOCK_REQ,
	QCH_CON_HUB_QCH_GDC0_C2_EXPIRE_VAL,
	QCH_CON_HUB_QCH_GDC0_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_HUB_QCH_GDC1_C2_ENABLE,
	QCH_CON_HUB_QCH_GDC1_C2_CLOCK_REQ,
	QCH_CON_HUB_QCH_GDC1_C2_EXPIRE_VAL,
	QCH_CON_HUB_QCH_GDC1_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_ENABLE,
	QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_ENABLE,
	QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_ACC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_ACC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_ENABLE,
	QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_ENABLE,
	QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D0_ACCDPUM_QCH_ENABLE,
	QCH_CON_LHS_AST_D0_ACCDPUM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D0_ACCDPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D0_ACCDPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D1_ACCDPUM_QCH_ENABLE,
	QCH_CON_LHS_AST_D1_ACCDPUM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D1_ACCDPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D1_ACCDPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_ACC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_ACC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_ACC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_ACC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ACC_QCH_ENABLE,
	QCH_CON_PPMU_ACC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ISPPRE_QCH_ENABLE,
	QCH_CON_PPMU_ISPPRE_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ISPPRE_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ISPPRE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_GDC0_QCH_ENABLE,
	QCH_CON_QE_GDC0_QCH_CLOCK_REQ,
	QCH_CON_QE_GDC0_QCH_EXPIRE_VAL,
	QCH_CON_QE_GDC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_GDC1_QCH_ENABLE,
	QCH_CON_QE_GDC1_QCH_CLOCK_REQ,
	QCH_CON_QE_GDC1_QCH_EXPIRE_VAL,
	QCH_CON_QE_GDC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ISPPRE_QCH_ENABLE,
	QCH_CON_QE_ISPPRE_QCH_CLOCK_REQ,
	QCH_CON_QE_ISPPRE_QCH_EXPIRE_VAL,
	QCH_CON_QE_ISPPRE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_VRA_QCH_ENABLE,
	QCH_CON_QE_VRA_QCH_CLOCK_REQ,
	QCH_CON_QE_VRA_QCH_EXPIRE_VAL,
	QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_ACC_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_ACC_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_ACC_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_ACC_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_ACC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_ACC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_ACC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_ACC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_ISPPRE_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_ISPPRE_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_ISPPRE_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_ISPPRE_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_ISPPRE_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_ISPPRE_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_ISPPRE_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_ISPPRE_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_ACC_QCH_ENABLE,
	QCH_CON_SYSREG_ACC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_ACC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_ISPPRE_QCH_ENABLE,
	QCH_CON_VGEN_ISPPRE_QCH_CLOCK_REQ,
	QCH_CON_VGEN_ISPPRE_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_ISPPRE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_ACC_QCH_ENABLE,
	QCH_CON_VGEN_LITE_ACC_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_ACC_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_QCH_ENABLE,
	QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_TOP_RTC_QCH_ENABLE,
	QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_CMU_APM_QCH_ENABLE,
	QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL,
	QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_APM_QCH_ENABLE,
	QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_QCH_ENABLE,
	QCH_CON_INTMEM_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_SFIAPM_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_SFIAPM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_SFIAPM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_SFIAPM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_SFI0_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_SFI0_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_SFI0_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_SFI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_SFI1_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_SFI1_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_SFI1_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_SFI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PMU_INTR_GEN_QCH_ENABLE,
	QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ,
	QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL,
	QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ROM_CRC32_HCU_QCH_ENABLE,
	QCH_CON_ROM_CRC32_HCU_QCH_CLOCK_REQ,
	QCH_CON_ROM_CRC32_HCU_QCH_EXPIRE_VAL,
	QCH_CON_ROM_CRC32_HCU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ROM_CRC32_HOST_QCH_ENABLE,
	QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ,
	QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL,
	QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_SPEEDY_APM_QCH_ENABLE,
	QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPEEDY_SUB0_APM_QCH_ENABLE,
	QCH_CON_SPEEDY_SUB0_APM_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_SUB0_APM_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_SUB0_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE,
	QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ,
	QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE,
	QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ,
	QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL,
	QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_APM_QCH_ENABLE,
	QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_APM_QCH_ENABLE,
	QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	QCH_CON_WDT_APM_QCH_EXPIRE_VAL,
	QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_ACLK_ENABLE,
	QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ,
	QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK0_ENABLE,
	QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK1_ENABLE,
	QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK2_ENABLE,
	QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK3_ENABLE,
	QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ABOX_DMY_QCH_CPU_ENABLE,
	DMYQCH_CON_ABOX_DMY_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_ABOX_DMY_QCH_CPU_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ABOX_DMY_QCH_IRQ_ENABLE,
	DMYQCH_CON_ABOX_DMY_QCH_IRQ_CLOCK_REQ,
	DMYQCH_CON_ABOX_DMY_QCH_IRQ_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_CNT_ENABLE,
	QCH_CON_ABOX_QCH_CNT_CLOCK_REQ,
	QCH_CON_ABOX_QCH_CNT_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK4_ENABLE,
	QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK4_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK5_ENABLE,
	QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK5_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK6_ENABLE,
	QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK6_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_SWP0_ENABLE,
	QCH_CON_ABOX_QCH_SWP0_CLOCK_REQ,
	QCH_CON_ABOX_QCH_SWP0_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_SWP0_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_SWP1_ENABLE,
	QCH_CON_ABOX_QCH_SWP1_CLOCK_REQ,
	QCH_CON_ABOX_QCH_SWP1_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_SWP1_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_SWP2_ENABLE,
	QCH_CON_ABOX_QCH_SWP2_CLOCK_REQ,
	QCH_CON_ABOX_QCH_SWP2_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_SWP2_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_SWP3_ENABLE,
	QCH_CON_ABOX_QCH_SWP3_CLOCK_REQ,
	QCH_CON_ABOX_QCH_SWP3_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_SWP3_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_CMU_AUD_QCH_ENABLE,
	QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ,
	QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL,
	QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D_AUD_QCH_ENABLE,
	QCH_CON_BTM_D_AUD_QCH_CLOCK_REQ,
	QCH_CON_BTM_D_AUD_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_AUD_QCH_ENABLE,
	DMYQCH_CON_DFTMUX_AUD_QCH_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_AUD_QCH_ENABLE,
	QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_AUD_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_AUD_QCH_ENABLE,
	QCH_CON_GPIO_AUD_QCH_CLOCK_REQ,
	QCH_CON_GPIO_AUD_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D_AUD_QCH_ENABLE,
	QCH_CON_PPMU_D_AUD_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D_AUD_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_AUD_QCH_ENABLE,
	QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_AUD0_QCH_ENABLE,
	QCH_CON_VGEN_AUD0_QCH_CLOCK_REQ,
	QCH_CON_VGEN_AUD0_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_AUD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_AUD1_QCH_ENABLE,
	QCH_CON_VGEN_AUD1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_AUD1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_AUD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_AUD_QCH_ENABLE,
	QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_AUD_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_AUD0_QCH_ENABLE,
	QCH_CON_WDT_AUD0_QCH_CLOCK_REQ,
	QCH_CON_WDT_AUD0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_AUD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_AUD1_QCH_ENABLE,
	QCH_CON_WDT_AUD1_QCH_CLOCK_REQ,
	QCH_CON_WDT_AUD1_QCH_EXPIRE_VAL,
	QCH_CON_WDT_AUD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_AUD2_QCH_ENABLE,
	QCH_CON_WDT_AUD2_QCH_CLOCK_REQ,
	QCH_CON_WDT_AUD2_QCH_EXPIRE_VAL,
	QCH_CON_WDT_AUD2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_AUD3_QCH_ENABLE,
	QCH_CON_WDT_AUD3_QCH_CLOCK_REQ,
	QCH_CON_WDT_AUD3_QCH_EXPIRE_VAL,
	QCH_CON_WDT_AUD3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADM_AHB_SSS_QCH_ENABLE,
	QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ,
	QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL,
	QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_SSS_QCH_ENABLE,
	QCH_CON_BAAW_D_SSS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_SSS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_SFI_BUSC_QCH_ENABLE,
	QCH_CON_BAAW_P_SFI_BUSC_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_SFI_BUSC_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_SFI_BUSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSC_CMU_BUSC_QCH_ENABLE,
	QCH_CON_BUSC_CMU_BUSC_QCH_CLOCK_REQ,
	QCH_CON_BUSC_CMU_BUSC_QCH_EXPIRE_VAL,
	QCH_CON_BUSC_CMU_BUSC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_BUSC_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_BUSC_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_BUSC_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BUSC_QCH_ENABLE,
	QCH_CON_D_TZPC_BUSC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BUSC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BUSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D0_G2D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D1_G2D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_FSYS1_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_FSYS2_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_ACC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_ACC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_DPUM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_DPUS0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_DPUS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_DPUS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_DPUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_DPUS1_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_MFC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_ACC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_ACC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_DPUM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_DPUS0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_DPUS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_DPUS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_DPUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_DPUS1_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_MFC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D2_DPUM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D2_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D2_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D2_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D2_DPUS0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D2_DPUS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D2_DPUS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D2_DPUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D2_DPUS1_QCH_ENABLE,
	QCH_CON_LHM_AXI_D2_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D2_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D3_DPUM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D3_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D3_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D3_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D3_DPUS0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D3_DPUS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D3_DPUS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D3_DPUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D3_DPUS1_QCH_ENABLE,
	QCH_CON_LHM_AXI_D3_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D3_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_ISPB0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_ISPB0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_ISPB0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_ISPB0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_ISPB1_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_ISPB1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_ISPB1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_ISPB1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_TAA0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_TAA0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_TAA0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_TAA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_TAA1_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_TAA1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_TAA1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_TAA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_PCIE_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_PCIE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_PCIE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_PCIE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_PCIE_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_PCIE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_PCIE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_PCIE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DNCSRAM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DNCSRAM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DNCSRAM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DNCSRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_ACC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_ACC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_ACC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_ACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_BUSMC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DNC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DPTX_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DPTX_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DPTX_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DPTX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DPUM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DPUS0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DPUS0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DPUS0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DPUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DPUS1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_FSYS0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_FSYS1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_FSYS2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_ISPB0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_ISPB0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_ISPB0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_ISPB0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_ISPB1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_ISPB1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_ISPB1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_ISPB1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MFC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_NPU00_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_NPU00_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_NPU00_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_NPU00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_NPU01_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_NPU01_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_NPU01_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_NPU01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_NPU10_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_NPU10_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_NPU10_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_NPU10_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_NPU11_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_NPU11_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_NPU11_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_NPU11_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_SFI_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_TAA0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_TAA0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_TAA0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_TAA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_TAA1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_TAA1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_TAA1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_TAA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RTIC_QCH_ENABLE,
	QCH_CON_QE_RTIC_QCH_CLOCK_REQ,
	QCH_CON_QE_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SSS_QCH_ENABLE,
	QCH_CON_QE_SSS_QCH_CLOCK_REQ,
	QCH_CON_QE_SSS_QCH_EXPIRE_VAL,
	QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RTIC_QCH_ENABLE,
	QCH_CON_RTIC_QCH_CLOCK_REQ,
	QCH_CON_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SIREX_QCH_ENABLE,
	QCH_CON_SIREX_QCH_CLOCK_REQ,
	QCH_CON_SIREX_QCH_EXPIRE_VAL,
	QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_QCH_ENABLE,
	QCH_CON_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_BUSC_QCH_ENABLE,
	QCH_CON_SYSMMU_BUSC_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_BUSC_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_BUSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BUSC_QCH_ENABLE,
	QCH_CON_SYSREG_BUSC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BUSC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BUSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_BUSC_QCH_ENABLE,
	QCH_CON_TREX_D_BUSC_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_BUSC_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_BUSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_BUSMC_QCH_ENABLE,
	QCH_CON_TREX_P_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_BUSC_QCH_ENABLE,
	QCH_CON_VGEN_LITE_BUSC_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_BUSC_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_BUSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_CMUTOPC_QCH_ENABLE,
	QCH_CON_BUSIF_CMUTOPC_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_CMUTOPC_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_CMUTOPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSMC_CMU_BUSMC_QCH_ENABLE,
	QCH_CON_BUSMC_CMU_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_BUSMC_CMU_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_BUSMC_CMU_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BUSMC_QCH_ENABLE,
	QCH_CON_D_TZPC_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D0_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D0_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D0_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D0_FSYS0_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D0_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D0_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D1_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D1_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D1_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D1_FSYS0_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D1_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D1_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D2_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D2_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D2_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D3_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D3_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D3_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D4_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D4_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D4_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D5_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D5_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D5_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D5_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D6_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D6_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D6_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D6_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D7_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D7_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D7_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D7_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_DC_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_DC_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_DC_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_DC_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_SFI_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_BUSMC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMCACHE0_QCH_ENABLE,
	QCH_CON_MMCACHE0_QCH_CLOCK_REQ,
	QCH_CON_MMCACHE0_QCH_EXPIRE_VAL,
	QCH_CON_MMCACHE0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMCACHE1_QCH_ENABLE,
	QCH_CON_MMCACHE1_QCH_CLOCK_REQ,
	QCH_CON_MMCACHE1_QCH_EXPIRE_VAL,
	QCH_CON_MMCACHE1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA0_QCH_ENABLE,
	QCH_CON_PDMA0_QCH_CLOCK_REQ,
	QCH_CON_PDMA0_QCH_EXPIRE_VAL,
	QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDMA0_QCH_ENABLE,
	QCH_CON_QE_PDMA0_QCH_CLOCK_REQ,
	QCH_CON_QE_PDMA0_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SPDMA_QCH_ENABLE,
	QCH_CON_QE_SPDMA_QCH_CLOCK_REQ,
	QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL,
	QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFMPU_BUSMC_QCH_ENABLE,
	QCH_CON_SFMPU_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_SFMPU_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_SFMPU_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPDMA_QCH_ENABLE,
	QCH_CON_SPDMA_QCH_CLOCK_REQ,
	QCH_CON_SPDMA_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_BUSMC_QCH_ENABLE,
	QCH_CON_SYSMMU_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_SFI_QCH_ENABLE,
	QCH_CON_SYSMMU_SFI_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_SFI_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BUSMC_QCH_ENABLE,
	QCH_CON_SYSREG_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D0_BUSMC_QCH_ENABLE,
	QCH_CON_TREX_D0_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_TREX_D0_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D0_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D1_BUSMC_QCH_ENABLE,
	QCH_CON_TREX_D1_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_TREX_D1_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D1_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_RB_BUSMC_QCH_ENABLE,
	QCH_CON_TREX_RB_BUSMC_QCH_CLOCK_REQ,
	QCH_CON_TREX_RB_BUSMC_QCH_EXPIRE_VAL,
	QCH_CON_TREX_RB_BUSMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_APM_QCH_ENABLE,
	QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_APM_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_PDMA0_QCH_ENABLE,
	QCH_CON_VGEN_PDMA0_QCH_CLOCK_REQ,
	QCH_CON_VGEN_PDMA0_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_SFI_QCH_ENABLE,
	QCH_CON_VGEN_SFI_QCH_CLOCK_REQ,
	QCH_CON_VGEN_SFI_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_SFI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PLLCLKOUT_CMU_QCH_ENABLE,
	DMYQCH_CON_PLLCLKOUT_CMU_QCH_CLOCK_REQ,
	DMYQCH_CON_PLLCLKOUT_CMU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D0_0_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D0_0_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D0_0_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D0_1_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D0_1_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D0_1_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D1_0_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D1_0_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D1_0_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D1_1_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D1_1_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D1_1_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D1_1_0_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D1_1_0_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D1_1_0_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D1_1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D1_1_1_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D1_1_1_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D1_1_1_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D1_1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D1_1_2_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D1_1_2_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D1_1_2_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D1_1_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D1_1_3_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D1_1_3_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D1_1_3_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D1_1_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D1_2_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D1_2_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D1_2_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D1_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ACE_SLICE_G3D1_3_QCH_ENABLE,
	QCH_CON_ACE_SLICE_G3D1_3_QCH_CLOCK_REQ,
	QCH_CON_ACE_SLICE_G3D1_3_QCH_EXPIRE_VAL,
	QCH_CON_ACE_SLICE_G3D1_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BDU_QCH_ENABLE,
	QCH_CON_BDU_QCH_CLOCK_REQ,
	QCH_CON_BDU_QCH_EXPIRE_VAL,
	QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CCI_QCH_ENABLE,
	DMYQCH_CON_CCI_QCH_CLOCK_REQ,
	DMYQCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORE_CMU_CORE_QCH_ENABLE,
	QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ,
	QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL,
	QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CORE_QCH_ENABLE,
	QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D0_G3D1_QCH_ENABLE,
	QCH_CON_LHM_ACE_D0_G3D1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D0_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D0_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D1_G3D1_QCH_ENABLE,
	QCH_CON_LHM_ACE_D1_G3D1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D1_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D1_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D2_G3D1_QCH_ENABLE,
	QCH_CON_LHM_ACE_D2_G3D1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D2_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D2_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D3_G3D1_QCH_ENABLE,
	QCH_CON_LHM_ACE_D3_G3D1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D3_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D3_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D_G3D00_QCH_ENABLE,
	QCH_CON_LHM_ACE_D_G3D00_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D_G3D01_QCH_ENABLE,
	QCH_CON_LHM_ACE_D_G3D01_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE,
	QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G3D00_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3D00_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G3D01_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3D01_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G3D1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3D1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPCFW_G3D0_0_QCH_ENABLE,
	QCH_CON_PPCFW_G3D0_0_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D0_0_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPCFW_G3D0_1_QCH_ENABLE,
	QCH_CON_PPCFW_G3D0_1_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D0_1_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPCFW_G3D1_QCH_ENABLE,
	QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL0_0_QCH_ENABLE,
	QCH_CON_PPC_CPUCL0_0_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL0_0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL0_1_QCH_ENABLE,
	QCH_CON_PPC_CPUCL0_1_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL0_1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL1_0_QCH_ENABLE,
	QCH_CON_PPC_CPUCL1_0_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL1_0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL1_1_QCH_ENABLE,
	QCH_CON_PPC_CPUCL1_1_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL1_1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D0_0_QCH_ENABLE,
	QCH_CON_PPC_G3D0_0_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D0_0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D0_1_QCH_ENABLE,
	QCH_CON_PPC_G3D0_1_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D0_1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D1_0_QCH_ENABLE,
	QCH_CON_PPC_G3D1_0_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D1_0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D1_1_QCH_ENABLE,
	QCH_CON_PPC_G3D1_1_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D1_1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D1_2_QCH_ENABLE,
	QCH_CON_PPC_G3D1_2_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D1_2_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D1_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D1_3_QCH_ENABLE,
	QCH_CON_PPC_G3D1_3_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D1_3_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D1_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_IRPS0_QCH_ENABLE,
	QCH_CON_PPC_IRPS0_QCH_CLOCK_REQ,
	QCH_CON_PPC_IRPS0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_IRPS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_IRPS1_QCH_ENABLE,
	QCH_CON_PPC_IRPS1_QCH_CLOCK_REQ,
	QCH_CON_PPC_IRPS1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_IRPS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_IRPS2_QCH_ENABLE,
	QCH_CON_PPC_IRPS2_QCH_CLOCK_REQ,
	QCH_CON_PPC_IRPS2_QCH_EXPIRE_VAL,
	QCH_CON_PPC_IRPS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_IRPS3_QCH_ENABLE,
	QCH_CON_PPC_IRPS3_QCH_CLOCK_REQ,
	QCH_CON_PPC_IRPS3_QCH_EXPIRE_VAL,
	QCH_CON_PPC_IRPS3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL0_0_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL0_0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL0_0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL0_1_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL0_1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL0_1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL1_0_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL1_0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL1_0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL1_1_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL1_1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL1_1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D1_0_QCH_ENABLE,
	QCH_CON_PPMU_G3D1_0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D1_0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D1_1_QCH_ENABLE,
	QCH_CON_PPMU_G3D1_1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D1_1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D1_2_QCH_ENABLE,
	QCH_CON_PPMU_G3D1_2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D1_2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D1_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D1_3_QCH_ENABLE,
	QCH_CON_PPMU_G3D1_3_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D1_3_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D1_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D0_0_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D0_0_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D0_0_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D0_1_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D0_1_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D0_1_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D1_0_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D1_0_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D1_0_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D1_1_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D1_1_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D1_1_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D1_2_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D1_2_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D1_2_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D1_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D1_3_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D1_3_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D1_3_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D1_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CORE_QCH_ENABLE,
	QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_CORE_QCH_ENABLE,
	QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P0_CORE_QCH_ENABLE,
	QCH_CON_TREX_P0_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P0_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P0_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P1_CORE_QCH_ENABLE,
	QCH_CON_TREX_P1_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P1_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P1_CORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BPS_CPUCL0_QCH_ENABLE,
	QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_SCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_GICCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_GICCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_GICCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_GICCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE,
	QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER0_QCH_CORE_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_CORE_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_CORE_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSSYS_QCH_ENABLE,
	QCH_CON_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_DT0_SFI_QCH_ENABLE,
	QCH_CON_LHM_ATB_DT0_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_DT0_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_DT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_DT1_SFI_QCH_ENABLE,
	QCH_CON_LHM_ATB_DT1_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_DT1_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_DT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_IT0_SFI_QCH_ENABLE,
	QCH_CON_LHM_ATB_IT0_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_IT0_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_IT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_IT1_SFI_QCH_ENABLE,
	QCH_CON_LHM_ATB_IT1_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_IT1_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_IT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE,
	QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SECJTAG_QCH_ENABLE,
	QCH_CON_SECJTAG_QCH_CLOCK_REQ,
	QCH_CON_SECJTAG_QCH_EXPIRE_VAL,
	QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_CPUCL0_QCH_ENABLE,
	QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_ATCLK_ENABLE,
	QCH_CON_CLUSTER1_QCH_ATCLK_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_ATCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_PCLK_ENABLE,
	QCH_CON_CLUSTER1_QCH_PCLK_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_SCLK_ENABLE,
	QCH_CON_CLUSTER1_QCH_SCLK_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_PDBGCLK_ENABLE,
	QCH_CON_CLUSTER1_QCH_PDBGCLK_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_PDBGCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_PDBGCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_GICCLK_ENABLE,
	QCH_CON_CLUSTER1_QCH_GICCLK_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_GICCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_GICCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_DBG_PD_ENABLE,
	QCH_CON_CLUSTER1_QCH_DBG_PD_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_DBG_PD_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_ENABLE,
	DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_CLOCK_REQ,
	DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER1_QCH_CORE_ENABLE,
	DMYQCH_CON_CLUSTER1_QCH_CORE_CLOCK_REQ,
	DMYQCH_CON_CLUSTER1_QCH_CORE_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL1_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HPM_APBIF_CPUCL1_QCH_ENABLE,
	QCH_CON_HPM_APBIF_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_HPM_APBIF_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_HPM_APBIF_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_ENABLE,
	QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL1_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D0_BTM_DNC_QCH_ENABLE,
	QCH_CON_D0_BTM_DNC_QCH_CLOCK_REQ,
	QCH_CON_D0_BTM_DNC_QCH_EXPIRE_VAL,
	QCH_CON_D0_BTM_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D1_BTM_DNC_QCH_ENABLE,
	QCH_CON_D1_BTM_DNC_QCH_CLOCK_REQ,
	QCH_CON_D1_BTM_DNC_QCH_EXPIRE_VAL,
	QCH_CON_D1_BTM_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D2_BTM_DNC_QCH_ENABLE,
	QCH_CON_D2_BTM_DNC_QCH_CLOCK_REQ,
	QCH_CON_D2_BTM_DNC_QCH_EXPIRE_VAL,
	QCH_CON_D2_BTM_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D3_BTM_DNC_QCH_ENABLE,
	QCH_CON_D3_BTM_DNC_QCH_CLOCK_REQ,
	QCH_CON_D3_BTM_DNC_QCH_EXPIRE_VAL,
	QCH_CON_D3_BTM_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D4_BTM_DNC_QCH_ENABLE,
	QCH_CON_D4_BTM_DNC_QCH_CLOCK_REQ,
	QCH_CON_D4_BTM_DNC_QCH_EXPIRE_VAL,
	QCH_CON_D4_BTM_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D5_BTM_DNC_QCH_ENABLE,
	QCH_CON_D5_BTM_DNC_QCH_CLOCK_REQ,
	QCH_CON_D5_BTM_DNC_QCH_EXPIRE_VAL,
	QCH_CON_D5_BTM_DNC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DAP_ASYNC_QCH_ENABLE,
	DMYQCH_CON_DAP_ASYNC_QCH_CLOCK_REQ,
	DMYQCH_CON_DAP_ASYNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DC_BTM_DNC_QCH_ENABLE,
	QCH_CON_DC_BTM_DNC_QCH_CLOCK_REQ,
	QCH_CON_DC_BTM_DNC_QCH_EXPIRE_VAL,
	QCH_CON_DC_BTM_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DNC_CMU_DNC_QCH_ENABLE,
	QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ,
	QCH_CON_DNC_CMU_DNC_QCH_EXPIRE_VAL,
	QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DNC_QCH_ENABLE,
	QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DNC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IP_DSPC_QCH_ENABLE,
	QCH_CON_IP_DSPC_QCH_CLOCK_REQ,
	QCH_CON_IP_DSPC_QCH_EXPIRE_VAL,
	QCH_CON_IP_DSPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IP_NPUC_QCH_ACLK_ENABLE,
	QCH_CON_IP_NPUC_QCH_ACLK_CLOCK_REQ,
	QCH_CON_IP_NPUC_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_IP_NPUC_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_IP_NPUC_QCH_PCLK_ENABLE,
	QCH_CON_IP_NPUC_QCH_PCLK_CLOCK_REQ,
	QCH_CON_IP_NPUC_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_IP_NPUC_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DNCSRAM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DNCSRAM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DNCSRAM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DNCSRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_DSPC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_DSPC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_DSPC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_DSPC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DNC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D0_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D0_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D0_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D1_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D1_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D1_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D2_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D2_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D2_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D3_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D3_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D3_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D4_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D4_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D4_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D5_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D5_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D5_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D5_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D6_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D6_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D6_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D6_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D7_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D7_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D7_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D7_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_DC_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_DC_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_DC_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_DC_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_NPU00_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_NPU00_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_NPU00_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_NPU00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_NPU01_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_NPU01_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_NPU01_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_NPU01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_NPU10_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_NPU10_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_NPU10_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_NPU10_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_NPU11_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_NPU11_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_NPU11_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_NPU11_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_DSPC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_DSPC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_DSPC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_DSPC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_QCH_ENABLE,
	QCH_CON_PPMU_D0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_QCH_ENABLE,
	QCH_CON_PPMU_D1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_QCH_ENABLE,
	QCH_CON_PPMU_D2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D3_QCH_ENABLE,
	QCH_CON_PPMU_D3_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D3_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D4_QCH_ENABLE,
	QCH_CON_PPMU_D4_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D4_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D4_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D5_QCH_ENABLE,
	QCH_CON_PPMU_D5_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D5_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D5_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DC_QCH_ENABLE,
	QCH_CON_PPMU_DC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DC_DNC_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_DC_DNC_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_DC_DNC_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_DC_DNC_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DC_DNC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DC_DNC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DC_DNC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DC_DNC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DNC_QCH_ENABLE,
	QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DNC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_DNC_QCH_ENABLE,
	QCH_CON_TREX_D_DNC_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_DNC_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_DNC_QCH_ENABLE,
	QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_DNC_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPTX_CMU_DPTX_QCH_ENABLE,
	QCH_CON_DPTX_CMU_DPTX_QCH_CLOCK_REQ,
	QCH_CON_DPTX_CMU_DPTX_QCH_EXPIRE_VAL,
	QCH_CON_DPTX_CMU_DPTX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPTX_TOP0_QCH_PCLK_ENABLE,
	QCH_CON_DPTX_TOP0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DPTX_TOP0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DPTX_TOP0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DPTX_TOP0_QCH_GTC_CLK_ENABLE,
	QCH_CON_DPTX_TOP0_QCH_GTC_CLK_CLOCK_REQ,
	QCH_CON_DPTX_TOP0_QCH_GTC_CLK_EXPIRE_VAL,
	QCH_CON_DPTX_TOP0_QCH_GTC_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DPTX_TOP0_QCH_PHY_ENABLE,
	QCH_CON_DPTX_TOP0_QCH_PHY_CLOCK_REQ,
	QCH_CON_DPTX_TOP0_QCH_PHY_EXPIRE_VAL,
	QCH_CON_DPTX_TOP0_QCH_PHY_IGNORE_FORCE_PM_EN,
	QCH_CON_DPTX_TOP1_QCH_PCLK_ENABLE,
	QCH_CON_DPTX_TOP1_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DPTX_TOP1_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DPTX_TOP1_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DPTX_TOP1_QCH_GTC_CLK_ENABLE,
	QCH_CON_DPTX_TOP1_QCH_GTC_CLK_CLOCK_REQ,
	QCH_CON_DPTX_TOP1_QCH_GTC_CLK_EXPIRE_VAL,
	QCH_CON_DPTX_TOP1_QCH_GTC_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DPTX_TOP1_QCH_PHY_ENABLE,
	QCH_CON_DPTX_TOP1_QCH_PHY_CLOCK_REQ,
	QCH_CON_DPTX_TOP1_QCH_PHY_EXPIRE_VAL,
	QCH_CON_DPTX_TOP1_QCH_PHY_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPTX_QCH_ENABLE,
	QCH_CON_D_TZPC_DPTX_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DPTX_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPTX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DPTX_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DPTX_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DPTX_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DPTX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPTX_QCH_ENABLE,
	QCH_CON_SYSREG_DPTX_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPTX_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPTX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D0_DPUM_QCH_ENABLE,
	QCH_CON_BTM_D0_DPUM_QCH_CLOCK_REQ,
	QCH_CON_BTM_D0_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D0_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D1_DPUM_QCH_ENABLE,
	QCH_CON_BTM_D1_DPUM_QCH_CLOCK_REQ,
	QCH_CON_BTM_D1_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D1_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D2_DPUM_QCH_ENABLE,
	QCH_CON_BTM_D2_DPUM_QCH_CLOCK_REQ,
	QCH_CON_BTM_D2_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D2_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D3_DPUM_QCH_ENABLE,
	QCH_CON_BTM_D3_DPUM_QCH_CLOCK_REQ,
	QCH_CON_BTM_D3_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D3_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUM_QCH_DECON_ENABLE,
	QCH_CON_DPUM_QCH_DECON_CLOCK_REQ,
	QCH_CON_DPUM_QCH_DECON_EXPIRE_VAL,
	QCH_CON_DPUM_QCH_DECON_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUM_QCH_DMA_ENABLE,
	QCH_CON_DPUM_QCH_DMA_CLOCK_REQ,
	QCH_CON_DPUM_QCH_DMA_EXPIRE_VAL,
	QCH_CON_DPUM_QCH_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUM_QCH_DPP_ENABLE,
	QCH_CON_DPUM_QCH_DPP_CLOCK_REQ,
	QCH_CON_DPUM_QCH_DPP_EXPIRE_VAL,
	QCH_CON_DPUM_QCH_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUM_CMU_DPUM_QCH_ENABLE,
	QCH_CON_DPUM_CMU_DPUM_QCH_CLOCK_REQ,
	QCH_CON_DPUM_CMU_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_DPUM_CMU_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPUM_QCH_ENABLE,
	QCH_CON_D_TZPC_DPUM_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DPUM_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_DPUM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_DPUM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D2_DPUM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D2_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D2_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D2_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D3_DPUM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D3_DPUM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D3_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D3_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_DPUM_QCH_ENABLE,
	QCH_CON_PPMU_D0_DPUM_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_DPUM_QCH_ENABLE,
	QCH_CON_PPMU_D1_DPUM_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_DPUM_QCH_ENABLE,
	QCH_CON_PPMU_D2_DPUM_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D3_DPUM_QCH_ENABLE,
	QCH_CON_PPMU_D3_DPUM_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D3_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D3_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFMPU_DPUM_QCH_ENABLE,
	QCH_CON_SFMPU_DPUM_QCH_CLOCK_REQ,
	QCH_CON_SFMPU_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_SFMPU_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DPUM_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DPUM_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DPUM_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_DPUM_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPUM_QCH_ENABLE,
	QCH_CON_SYSREG_DPUM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPUM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPUM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D0_DPUS_QCH_ENABLE,
	QCH_CON_BTM_D0_DPUS_QCH_CLOCK_REQ,
	QCH_CON_BTM_D0_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D0_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D1_DPUS_QCH_ENABLE,
	QCH_CON_BTM_D1_DPUS_QCH_CLOCK_REQ,
	QCH_CON_BTM_D1_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D1_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D2_DPUS_QCH_ENABLE,
	QCH_CON_BTM_D2_DPUS_QCH_CLOCK_REQ,
	QCH_CON_BTM_D2_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D2_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D3_DPUS_QCH_ENABLE,
	QCH_CON_BTM_D3_DPUS_QCH_CLOCK_REQ,
	QCH_CON_BTM_D3_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D3_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUS_QCH_DECON_ENABLE,
	QCH_CON_DPUS_QCH_DECON_CLOCK_REQ,
	QCH_CON_DPUS_QCH_DECON_EXPIRE_VAL,
	QCH_CON_DPUS_QCH_DECON_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUS_QCH_DMA_ENABLE,
	QCH_CON_DPUS_QCH_DMA_CLOCK_REQ,
	QCH_CON_DPUS_QCH_DMA_EXPIRE_VAL,
	QCH_CON_DPUS_QCH_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUS_QCH_DPP_ENABLE,
	QCH_CON_DPUS_QCH_DPP_CLOCK_REQ,
	QCH_CON_DPUS_QCH_DPP_EXPIRE_VAL,
	QCH_CON_DPUS_QCH_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUS_CMU_DPUS_QCH_ENABLE,
	QCH_CON_DPUS_CMU_DPUS_QCH_CLOCK_REQ,
	QCH_CON_DPUS_CMU_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_DPUS_CMU_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPUS_QCH_ENABLE,
	QCH_CON_D_TZPC_DPUS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DPUS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DPUS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_DPUS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_DPUS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_DPUS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_DPUS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D2_DPUS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D2_DPUS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D2_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D2_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D3_DPUS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D3_DPUS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D3_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D3_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_DPUS_QCH_ENABLE,
	QCH_CON_PPMU_D0_DPUS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_DPUS_QCH_ENABLE,
	QCH_CON_PPMU_D1_DPUS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_DPUS_QCH_ENABLE,
	QCH_CON_PPMU_D2_DPUS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D3_DPUS_QCH_ENABLE,
	QCH_CON_PPMU_D3_DPUS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D3_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D3_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFMPU_DPUS_QCH_ENABLE,
	QCH_CON_SFMPU_DPUS_QCH_CLOCK_REQ,
	QCH_CON_SFMPU_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_SFMPU_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DPUS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DPUS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DPUS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_DPUS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPUS_QCH_ENABLE,
	QCH_CON_SYSREG_DPUS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPUS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPUS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D0_DPUS1_QCH_ENABLE,
	QCH_CON_BTM_D0_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_BTM_D0_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D1_DPUS1_QCH_ENABLE,
	QCH_CON_BTM_D1_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_BTM_D1_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D2_DPUS1_QCH_ENABLE,
	QCH_CON_BTM_D2_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_BTM_D2_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D3_DPUS1_QCH_ENABLE,
	QCH_CON_BTM_D3_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_BTM_D3_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUS1_QCH_DECON_ENABLE,
	QCH_CON_DPUS1_QCH_DECON_CLOCK_REQ,
	QCH_CON_DPUS1_QCH_DECON_EXPIRE_VAL,
	QCH_CON_DPUS1_QCH_DECON_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUS1_QCH_DMA_ENABLE,
	QCH_CON_DPUS1_QCH_DMA_CLOCK_REQ,
	QCH_CON_DPUS1_QCH_DMA_EXPIRE_VAL,
	QCH_CON_DPUS1_QCH_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUS1_QCH_DPP_ENABLE,
	QCH_CON_DPUS1_QCH_DPP_CLOCK_REQ,
	QCH_CON_DPUS1_QCH_DPP_EXPIRE_VAL,
	QCH_CON_DPUS1_QCH_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPUS1_CMU_DPUS1_QCH_ENABLE,
	QCH_CON_DPUS1_CMU_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_DPUS1_CMU_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_DPUS1_CMU_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPUS1_QCH_ENABLE,
	QCH_CON_D_TZPC_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DPUS1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_DPUS1_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_DPUS1_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D2_DPUS1_QCH_ENABLE,
	QCH_CON_LHS_AXI_D2_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D2_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D3_DPUS1_QCH_ENABLE,
	QCH_CON_LHS_AXI_D3_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D3_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_DPUS1_QCH_ENABLE,
	QCH_CON_PPMU_D0_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_DPUS1_QCH_ENABLE,
	QCH_CON_PPMU_D1_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_DPUS1_QCH_ENABLE,
	QCH_CON_PPMU_D2_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D3_DPUS1_QCH_ENABLE,
	QCH_CON_PPMU_D3_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D3_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFMPU_DPUS1_QCH_ENABLE,
	QCH_CON_SFMPU_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_SFMPU_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_SFMPU_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPUS1_QCH_ENABLE,
	QCH_CON_SYSREG_DPUS1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPUS1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D0_FSYS0_QCH_ENABLE,
	QCH_CON_BTM_D0_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_BTM_D0_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D1_FSYS0_QCH_ENABLE,
	QCH_CON_BTM_D1_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_BTM_D1_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D_FSYS0SFI_QCH_ENABLE,
	QCH_CON_BTM_D_FSYS0SFI_QCH_CLOCK_REQ,
	QCH_CON_BTM_D_FSYS0SFI_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_FSYS0_0_QCH_ENABLE,
	QCH_CON_D_TZPC_FSYS0_0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_FSYS0_0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_FSYS0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_FSYS0_1_QCH_ENABLE,
	QCH_CON_D_TZPC_FSYS0_1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_FSYS0_1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_FSYS0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_FSYS0_CMU_FSYS0_QCH_ENABLE,
	QCH_CON_FSYS0_CMU_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_FSYS0_CMU_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_FSYS0_CMU_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_FSYS0_QCH_ENABLE,
	QCH_CON_GPIO_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_GPIO_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_PCIE_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_PCIE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_PCIE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_PCIE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_PCIE_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_PCIE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_PCIE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_PCIE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_FSYS0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D0_FSYS0_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D0_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D0_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D1_FSYS0_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D1_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D1_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_ENABLE,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_ENABLE,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_ENABLE,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_ENABLE,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_ENABLE,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_ENABLE,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_ENABLE,
	DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_ENABLE,
	QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_ENABLE,
	DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_ENABLE,
	QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_ENABLE,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_ENABLE,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_ENABLE,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_ENABLE,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_ENABLE,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_ENABLE,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_ENABLE,
	DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_ENABLE,
	QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_ENABLE,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_ENABLE,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_ENABLE,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_ENABLE,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_ENABLE,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_ENABLE,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_CLOCK_REQ,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_EXPIRE_VAL,
	QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN3A_2L0_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN3A_2L0_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN3A_2L0_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN3A_2L1_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN3A_2L1_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN3A_2L1_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN3A_4L_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN3A_4L_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN3A_4L_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN3B_2L0_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN3B_2L0_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN3B_2L0_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN3B_2L1_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN3B_2L1_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN3B_2L1_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN3B_4L_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN3B_4L_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN3B_4L_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_FSYS0_QCH_ENABLE,
	QCH_CON_PPMU_D0_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_FSYS0_QCH_ENABLE,
	QCH_CON_PPMU_D1_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D_FSYS0SFI_QCH_ENABLE,
	QCH_CON_PPMU_D_FSYS0SFI_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D_FSYS0SFI_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN3A_2L0_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN3A_2L0_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN3A_2L0_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN3A_2L1_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN3A_2L1_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN3A_2L1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN3A_4L_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN3A_4L_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN3A_4L_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN3B_2L0_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN3B_2L0_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN3B_2L0_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN3B_2L1_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN3B_2L1_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN3B_2L1_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PCIE_GEN3B_4L_QCH_ENABLE,
	QCH_CON_QE_PCIE_GEN3B_4L_QCH_CLOCK_REQ,
	QCH_CON_QE_PCIE_GEN3B_4L_QCH_EXPIRE_VAL,
	QCH_CON_QE_PCIE_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2MPU_D0_FSYS0_QCH_ENABLE,
	QCH_CON_S2MPU_D0_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_S2MPU_D0_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_S2MPU_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2MPU_D1_FSYS0_QCH_ENABLE,
	QCH_CON_S2MPU_D1_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_S2MPU_D1_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_S2MPU_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_FSYS0_QCH_ENABLE,
	QCH_CON_SYSREG_FSYS0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_ENABLE,
	QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_CLOCK_REQ,
	QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_ENABLE,
	QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_ENABLE,
	QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_CLOCK_REQ,
	QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_ENABLE,
	QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_CLOCK_REQ,
	QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_ENABLE,
	QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_ENABLE,
	QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_CLOCK_REQ,
	QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_FSYS1_QCH_ENABLE,
	QCH_CON_BTM_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_BTM_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_BTM_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_FSYS1_QCH_ENABLE,
	QCH_CON_D_TZPC_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_FSYS1_CMU_FSYS1_QCH_ENABLE,
	QCH_CON_FSYS1_CMU_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_FSYS1_CMU_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_FSYS1_CMU_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_FSYS1_QCH_ENABLE,
	QCH_CON_GPIO_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_GPIO_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_FSYS1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_FSYS1_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_CARD_QCH_ENABLE,
	QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	QCH_CON_MMC_CARD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_FSYS1_QCH_ENABLE,
	QCH_CON_PPMU_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2MPU_D_FSYS1_QCH_ENABLE,
	QCH_CON_S2MPU_D_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_S2MPU_D_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_S2MPU_D_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_FSYS1_QCH_ENABLE,
	QCH_CON_SYSREG_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_0_QCH_LINK_ENABLE,
	QCH_CON_USB20DRD_0_QCH_LINK_CLOCK_REQ,
	QCH_CON_USB20DRD_0_QCH_LINK_EXPIRE_VAL,
	QCH_CON_USB20DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_0_QCH_PHY_ENABLE,
	QCH_CON_USB20DRD_0_QCH_PHY_CLOCK_REQ,
	QCH_CON_USB20DRD_0_QCH_PHY_EXPIRE_VAL,
	QCH_CON_USB20DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_1_QCH_LINK_ENABLE,
	QCH_CON_USB20DRD_1_QCH_LINK_CLOCK_REQ,
	QCH_CON_USB20DRD_1_QCH_LINK_EXPIRE_VAL,
	QCH_CON_USB20DRD_1_QCH_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_1_QCH_PHY_ENABLE,
	QCH_CON_USB20DRD_1_QCH_PHY_CLOCK_REQ,
	QCH_CON_USB20DRD_1_QCH_PHY_EXPIRE_VAL,
	QCH_CON_USB20DRD_1_QCH_PHY_IGNORE_FORCE_PM_EN,
	QCH_CON_USB30DRD_0_QCH_LINK_ENABLE,
	QCH_CON_USB30DRD_0_QCH_LINK_CLOCK_REQ,
	QCH_CON_USB30DRD_0_QCH_LINK_EXPIRE_VAL,
	QCH_CON_USB30DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB30DRD_0_QCH_PHY_ENABLE,
	QCH_CON_USB30DRD_0_QCH_PHY_CLOCK_REQ,
	QCH_CON_USB30DRD_0_QCH_PHY_EXPIRE_VAL,
	QCH_CON_USB30DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_ENABLE,
	DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_CLOCK_REQ,
	DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_IGNORE_FORCE_PM_EN,
	QCH_CON_USB30DRD_1_QCH_LINK_ENABLE,
	QCH_CON_USB30DRD_1_QCH_LINK_CLOCK_REQ,
	QCH_CON_USB30DRD_1_QCH_LINK_EXPIRE_VAL,
	QCH_CON_USB30DRD_1_QCH_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB30DRD_1_QCH_PHY_ENABLE,
	QCH_CON_USB30DRD_1_QCH_PHY_CLOCK_REQ,
	QCH_CON_USB30DRD_1_QCH_PHY_EXPIRE_VAL,
	QCH_CON_USB30DRD_1_QCH_PHY_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_ENABLE,
	DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_CLOCK_REQ,
	DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_FSYS1_QCH_ENABLE,
	QCH_CON_VGEN_LITE_FSYS1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_FSYS1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_FSYS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D_FSYS2_QCH_ENABLE,
	QCH_CON_BTM_D_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_BTM_D_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D_FSYS2FSYS0_QCH_ENABLE,
	QCH_CON_BTM_D_FSYS2FSYS0_QCH_CLOCK_REQ,
	QCH_CON_BTM_D_FSYS2FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_FSYS2_QCH_ENABLE,
	QCH_CON_D_TZPC_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ETHERNET0_QCH_S0_ENABLE,
	QCH_CON_ETHERNET0_QCH_S0_CLOCK_REQ,
	QCH_CON_ETHERNET0_QCH_S0_EXPIRE_VAL,
	QCH_CON_ETHERNET0_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_ETHERNET0_QCH_S1_ENABLE,
	QCH_CON_ETHERNET0_QCH_S1_CLOCK_REQ,
	QCH_CON_ETHERNET0_QCH_S1_EXPIRE_VAL,
	QCH_CON_ETHERNET0_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_ETHERNET1_QCH_S0_ENABLE,
	QCH_CON_ETHERNET1_QCH_S0_CLOCK_REQ,
	QCH_CON_ETHERNET1_QCH_S0_EXPIRE_VAL,
	QCH_CON_ETHERNET1_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_ETHERNET1_QCH_S1_ENABLE,
	QCH_CON_ETHERNET1_QCH_S1_CLOCK_REQ,
	QCH_CON_ETHERNET1_QCH_S1_EXPIRE_VAL,
	QCH_CON_ETHERNET1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_FSYS2_CMU_FSYS2_QCH_ENABLE,
	QCH_CON_FSYS2_CMU_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_FSYS2_CMU_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_FSYS2_CMU_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_FSYS2_QCH_ENABLE,
	QCH_CON_GPIO_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_GPIO_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_FSYS2_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_FSYS2_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ETHERNET_QCH_ENABLE,
	QCH_CON_PPMU_ETHERNET_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ETHERNET_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ETHERNET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_UFS_EMBD0_QCH_ENABLE,
	QCH_CON_PPMU_UFS_EMBD0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_UFS_EMBD0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_UFS_EMBD1_QCH_ENABLE,
	QCH_CON_PPMU_UFS_EMBD1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_UFS_EMBD1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ETHERNET0_QCH_ENABLE,
	QCH_CON_QE_ETHERNET0_QCH_CLOCK_REQ,
	QCH_CON_QE_ETHERNET0_QCH_EXPIRE_VAL,
	QCH_CON_QE_ETHERNET0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ETHERNET1_QCH_ENABLE,
	QCH_CON_QE_ETHERNET1_QCH_CLOCK_REQ,
	QCH_CON_QE_ETHERNET1_QCH_EXPIRE_VAL,
	QCH_CON_QE_ETHERNET1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_UFS_EMBD0_QCH_ENABLE,
	QCH_CON_QE_UFS_EMBD0_QCH_CLOCK_REQ,
	QCH_CON_QE_UFS_EMBD0_QCH_EXPIRE_VAL,
	QCH_CON_QE_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_UFS_EMBD1_QCH_ENABLE,
	QCH_CON_QE_UFS_EMBD1_QCH_CLOCK_REQ,
	QCH_CON_QE_UFS_EMBD1_QCH_EXPIRE_VAL,
	QCH_CON_QE_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2MPU_D_FSYS2_QCH_ENABLE,
	QCH_CON_S2MPU_D_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_S2MPU_D_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_S2MPU_D_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_ETHERNET_QCH_ENABLE,
	QCH_CON_SYSMMU_ETHERNET_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_ETHERNET_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_ETHERNET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_FSYS2_QCH_ENABLE,
	QCH_CON_SYSREG_FSYS2_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_FSYS2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_FSYS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD0_QCH_UFS_ENABLE,
	QCH_CON_UFS_EMBD0_QCH_UFS_CLOCK_REQ,
	QCH_CON_UFS_EMBD0_QCH_UFS_EXPIRE_VAL,
	QCH_CON_UFS_EMBD0_QCH_UFS_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD0_QCH_FMP_ENABLE,
	QCH_CON_UFS_EMBD0_QCH_FMP_CLOCK_REQ,
	QCH_CON_UFS_EMBD0_QCH_FMP_EXPIRE_VAL,
	QCH_CON_UFS_EMBD0_QCH_FMP_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD1_QCH_UFS_ENABLE,
	QCH_CON_UFS_EMBD1_QCH_UFS_CLOCK_REQ,
	QCH_CON_UFS_EMBD1_QCH_UFS_EXPIRE_VAL,
	QCH_CON_UFS_EMBD1_QCH_UFS_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD1_QCH_FMP_ENABLE,
	QCH_CON_UFS_EMBD1_QCH_FMP_CLOCK_REQ,
	QCH_CON_UFS_EMBD1_QCH_FMP_EXPIRE_VAL,
	QCH_CON_UFS_EMBD1_QCH_FMP_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_ETHERNET0_QCH_ENABLE,
	QCH_CON_VGEN_ETHERNET0_QCH_CLOCK_REQ,
	QCH_CON_VGEN_ETHERNET0_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_ETHERNET0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_ETHERNET1_QCH_ENABLE,
	QCH_CON_VGEN_ETHERNET1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_ETHERNET1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_ETHERNET1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_G2DD0_QCH_ENABLE,
	QCH_CON_BTM_G2DD0_QCH_CLOCK_REQ,
	QCH_CON_BTM_G2DD0_QCH_EXPIRE_VAL,
	QCH_CON_BTM_G2DD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_G2DD1_QCH_ENABLE,
	QCH_CON_BTM_G2DD1_QCH_CLOCK_REQ,
	QCH_CON_BTM_G2DD1_QCH_EXPIRE_VAL,
	QCH_CON_BTM_G2DD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_G2DD2_QCH_ENABLE,
	QCH_CON_BTM_G2DD2_QCH_CLOCK_REQ,
	QCH_CON_BTM_G2DD2_QCH_EXPIRE_VAL,
	QCH_CON_BTM_G2DD2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G2D_QCH_ENABLE,
	QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G2D_QCH_ENABLE,
	QCH_CON_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_QCH_EXPIRE_VAL,
	QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G2D_CMU_G2D_QCH_ENABLE,
	QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL,
	QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_JPEG_QCH_ENABLE,
	QCH_CON_JPEG_QCH_CLOCK_REQ,
	QCH_CON_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D0_G2D_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D1_G2D_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MSCL_QCH_ENABLE,
	QCH_CON_MSCL_QCH_CLOCK_REQ,
	QCH_CON_MSCL_QCH_EXPIRE_VAL,
	QCH_CON_MSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G2DD0_QCH_ENABLE,
	QCH_CON_PPMU_G2DD0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G2DD0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G2DD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G2DD1_QCH_ENABLE,
	QCH_CON_PPMU_G2DD1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G2DD1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G2DD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G2DD2_QCH_ENABLE,
	QCH_CON_PPMU_G2DD2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G2DD2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G2DD2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_JPEG_QCH_ENABLE,
	QCH_CON_QE_JPEG_QCH_CLOCK_REQ,
	QCH_CON_QE_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_QE_JPEG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_MSCL_QCH_ENABLE,
	QCH_CON_QE_MSCL_QCH_CLOCK_REQ,
	QCH_CON_QE_MSCL_QCH_EXPIRE_VAL,
	QCH_CON_QE_MSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G2DD0_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_G2DD0_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_G2DD0_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_G2DD0_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G2DD0_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_G2DD0_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_G2DD0_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_G2DD0_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G2DD1_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_G2DD1_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_G2DD1_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_G2DD1_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G2DD1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_G2DD1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_G2DD1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_G2DD1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G2DD2_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_G2DD2_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_G2DD2_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_G2DD2_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G2DD2_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_G2DD2_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_G2DD2_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_G2DD2_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G2D_QCH_ENABLE,
	QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_G2D_QCH_ENABLE,
	QCH_CON_VGEN_LITE_G2D_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_G2D_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3D00_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D00_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D00_CMU_G3D00_QCH_ENABLE,
	QCH_CON_G3D00_CMU_G3D00_QCH_CLOCK_REQ,
	QCH_CON_G3D00_CMU_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_G3D00_CMU_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPU00_QCH_ENABLE,
	QCH_CON_GPU00_QCH_CLOCK_REQ,
	QCH_CON_GPU00_QCH_EXPIRE_VAL,
	QCH_CON_GPU00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G3D00_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3D00_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_INT_G3D00_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_INT_G3D00_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_INT_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_INT_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D_G3D00_QCH_ENABLE,
	QCH_CON_LHS_ACE_D_G3D00_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_INT_G3D00_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_INT_G3D00_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_INT_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_INT_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D00_QCH_ENABLE,
	QCH_CON_PPMU_G3D00_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D00_QCH_ENABLE,
	QCH_CON_SYSREG_G3D00_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_G3D00_QCH_ENABLE,
	QCH_CON_VGEN_LITE_G3D00_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_G3D00_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_G3D00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3D01_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D01_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D01_CMU_G3D01_QCH_ENABLE,
	QCH_CON_G3D01_CMU_G3D01_QCH_CLOCK_REQ,
	QCH_CON_G3D01_CMU_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_G3D01_CMU_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPU01_QCH_ENABLE,
	QCH_CON_GPU01_QCH_CLOCK_REQ,
	QCH_CON_GPU01_QCH_EXPIRE_VAL,
	QCH_CON_GPU01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G3D01_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3D01_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_INT_G3D01_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_INT_G3D01_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_INT_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_INT_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D_G3D01_QCH_ENABLE,
	QCH_CON_LHS_ACE_D_G3D01_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_INT_G3D01_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_INT_G3D01_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_INT_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_INT_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D01_QCH_ENABLE,
	QCH_CON_PPMU_G3D01_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D01_QCH_ENABLE,
	QCH_CON_SYSREG_G3D01_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_G3D01_QCH_ENABLE,
	QCH_CON_VGEN_LITE_G3D01_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_G3D01_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_G3D01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_ENABLE,
	QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_CLOCK_REQ,
	QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_EXPIRE_VAL,
	QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_ENABLE,
	QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_CLOCK_REQ,
	QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_EXPIRE_VAL,
	QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_ENABLE,
	QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_CLOCK_REQ,
	QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_EXPIRE_VAL,
	QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_ENABLE,
	QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_CLOCK_REQ,
	QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_EXPIRE_VAL,
	QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3D1_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D1_CMU_G3D1_QCH_ENABLE,
	QCH_CON_G3D1_CMU_G3D1_QCH_CLOCK_REQ,
	QCH_CON_G3D1_CMU_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_G3D1_CMU_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPU1_QCH_ENABLE,
	QCH_CON_GPU1_QCH_CLOCK_REQ,
	QCH_CON_GPU1_QCH_EXPIRE_VAL,
	QCH_CON_GPU1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G3D1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3D1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_INT_G3D1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_INT_G3D1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_INT_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_INT_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_INT_G3D1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_INT_G3D1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_INT_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_INT_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D1_QCH_ENABLE,
	QCH_CON_SYSREG_G3D1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_G3D1_QCH_ENABLE,
	QCH_CON_VGEN_LITE_G3D1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_ISPB_QCH_ENABLE,
	QCH_CON_BTM_ISPB_QCH_CLOCK_REQ,
	QCH_CON_BTM_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_BTM_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_ISPB_QCH_ENABLE,
	QCH_CON_D_TZPC_ISPB_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ISPB_QCH_ENABLE,
	QCH_CON_ISPB_QCH_CLOCK_REQ,
	QCH_CON_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ISPB_QCH_C2C_ENABLE,
	QCH_CON_ISPB_QCH_C2C_CLOCK_REQ,
	QCH_CON_ISPB_QCH_C2C_EXPIRE_VAL,
	QCH_CON_ISPB_QCH_C2C_IGNORE_FORCE_PM_EN,
	QCH_CON_ISPB_CMU_ISPB_QCH_ENABLE,
	QCH_CON_ISPB_CMU_ISPB_QCH_CLOCK_REQ,
	QCH_CON_ISPB_CMU_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_ISPB_CMU_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_C2C_TAAISPB_QCH_ENABLE,
	QCH_CON_LHM_AST_C2C_TAAISPB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_C2C_TAAISPB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_C2C_TAAISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_TAAISPB_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_TAAISPB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_TAAISPB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_TAAISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_ISPB_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_ISPB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_C2C_ISPBACC_QCH_ENABLE,
	QCH_CON_LHS_AST_C2C_ISPBACC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_C2C_ISPBACC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_C2C_ISPBACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_ISPBACC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_ISPBACC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_ISPBACC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_ISPBACC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_ISPB_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_ISPB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ISPB_QCH_ENABLE,
	QCH_CON_PPMU_ISPB_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_ISPB_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_ISPB_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_ISPB_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_ISPB_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_ISPB_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_ISPB_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_ISPB_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_ISPB_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_ISPB_QCH_ENABLE,
	QCH_CON_SYSREG_ISPB_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_ISPB_QCH_ENABLE,
	QCH_CON_VGEN_LITE_ISPB_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_ISPB_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_ISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D0_MFC_QCH_ENABLE,
	QCH_CON_BTM_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_BTM_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_D1_MFC_QCH_ENABLE,
	QCH_CON_BTM_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_BTM_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_BTM_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MFC_QCH_ENABLE,
	QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MFC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MFC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MFC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MFC_QCH_MI_ENABLE,
	QCH_CON_LH_ATB_MFC_QCH_MI_CLOCK_REQ,
	QCH_CON_LH_ATB_MFC_QCH_MI_EXPIRE_VAL,
	QCH_CON_LH_ATB_MFC_QCH_MI_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MFC_QCH_SI_ENABLE,
	QCH_CON_LH_ATB_MFC_QCH_SI_CLOCK_REQ,
	QCH_CON_LH_ATB_MFC_QCH_SI_EXPIRE_VAL,
	QCH_CON_LH_ATB_MFC_QCH_SI_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_QCH_ENABLE,
	QCH_CON_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_CMU_MFC_QCH_ENABLE,
	QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_MFC_QCH_ENABLE,
	QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_MFC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_MFC_QCH_ENABLE,
	QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_MFC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_MFC_QCH_ENABLE,
	QCH_CON_PPMU_D2_MFC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_MFC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MFC_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D0_MFC_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MFC_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MFC_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MFC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_MFC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MFC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MFC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MFC_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_D1_MFC_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MFC_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MFC_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MFC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_MFC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MFC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MFC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MFC_QCH_ENABLE,
	QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_MFC_QCH_ENABLE,
	QCH_CON_VGEN_LITE_MFC_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_MFC_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WFD_QCH_ENABLE,
	QCH_CON_WFD_QCH_CLOCK_REQ,
	QCH_CON_WFD_QCH_EXPIRE_VAL,
	QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DDRPHY0_QCH_ENABLE,
	QCH_CON_APBBR_DDRPHY0_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DDRPHY0_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DDRPHY0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DDRPHY1_QCH_ENABLE,
	QCH_CON_APBBR_DDRPHY1_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DDRPHY1_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DDRPHY1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMC0_QCH_ENABLE,
	QCH_CON_APBBR_DMC0_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMC0_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMC1_QCH_ENABLE,
	QCH_CON_APBBR_DMC1_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMC1_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMCTZ0_QCH_ENABLE,
	QCH_CON_APBBR_DMCTZ0_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMCTZ0_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMCTZ0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMCTZ1_QCH_ENABLE,
	QCH_CON_APBBR_DMCTZ1_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMCTZ1_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMCTZ1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC0_QCH_ENABLE,
	QCH_CON_DMC0_QCH_CLOCK_REQ,
	QCH_CON_DMC0_QCH_EXPIRE_VAL,
	QCH_CON_DMC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC1_QCH_ENABLE,
	QCH_CON_DMC1_QCH_CLOCK_REQ,
	QCH_CON_DMC1_QCH_EXPIRE_VAL,
	QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MIF_QCH_ENABLE,
	QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL,
	QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFMPU_QCH_ENABLE,
	QCH_CON_SFMPU_QCH_CLOCK_REQ,
	QCH_CON_SFMPU_QCH_EXPIRE_VAL,
	QCH_CON_SFMPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF_QCH_ENABLE,
	QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_NPU_QCH_ENABLE,
	QCH_CON_D_TZPC_NPU_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_NPU_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D0_NPUH_QCH_ENABLE,
	QCH_CON_LHM_AST_D0_NPUH_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D0_NPUH_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D0_NPUH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D0_NPUV_QCH_ENABLE,
	QCH_CON_LHM_AST_D0_NPUV_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D0_NPUV_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D0_NPUV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D0_NPUX_QCH_ENABLE,
	QCH_CON_LHM_AST_D0_NPUX_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D0_NPUX_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D0_NPUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D1_NPUH_QCH_ENABLE,
	QCH_CON_LHM_AST_D1_NPUH_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D1_NPUH_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D1_NPUH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D1_NPUV_QCH_ENABLE,
	QCH_CON_LHM_AST_D1_NPUV_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D1_NPUV_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D1_NPUV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D1_NPUX_QCH_ENABLE,
	QCH_CON_LHM_AST_D1_NPUX_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D1_NPUX_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D1_NPUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D2_NPUH_QCH_ENABLE,
	QCH_CON_LHM_AST_D2_NPUH_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D2_NPUH_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D2_NPUH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D2_NPUV_QCH_ENABLE,
	QCH_CON_LHM_AST_D2_NPUV_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D2_NPUV_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D2_NPUV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D2_NPUX_QCH_ENABLE,
	QCH_CON_LHM_AST_D2_NPUX_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D2_NPUX_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D2_NPUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D3_NPUH_QCH_ENABLE,
	QCH_CON_LHM_AST_D3_NPUH_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D3_NPUH_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D3_NPUH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D3_NPUV_QCH_ENABLE,
	QCH_CON_LHM_AST_D3_NPUV_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D3_NPUV_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D3_NPUV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D3_NPUX_QCH_ENABLE,
	QCH_CON_LHM_AST_D3_NPUX_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D3_NPUX_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D3_NPUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_NPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_NPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D0_NPUH_QCH_ENABLE,
	QCH_CON_LHS_AST_D0_NPUH_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D0_NPUH_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D0_NPUH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D0_NPUV_QCH_ENABLE,
	QCH_CON_LHS_AST_D0_NPUV_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D0_NPUV_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D0_NPUV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D0_NPUX_QCH_ENABLE,
	QCH_CON_LHS_AST_D0_NPUX_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D0_NPUX_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D0_NPUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D1_NPUH_QCH_ENABLE,
	QCH_CON_LHS_AST_D1_NPUH_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D1_NPUH_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D1_NPUH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D1_NPUV_QCH_ENABLE,
	QCH_CON_LHS_AST_D1_NPUV_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D1_NPUV_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D1_NPUV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D1_NPUX_QCH_ENABLE,
	QCH_CON_LHS_AST_D1_NPUX_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D1_NPUX_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D1_NPUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D2_NPUH_QCH_ENABLE,
	QCH_CON_LHS_AST_D2_NPUH_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D2_NPUH_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D2_NPUH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D2_NPUV_QCH_ENABLE,
	QCH_CON_LHS_AST_D2_NPUV_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D2_NPUV_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D2_NPUV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D2_NPUX_QCH_ENABLE,
	QCH_CON_LHS_AST_D2_NPUX_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D2_NPUX_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D2_NPUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D3_NPUH_QCH_ENABLE,
	QCH_CON_LHS_AST_D3_NPUH_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D3_NPUH_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D3_NPUH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D3_NPUV_QCH_ENABLE,
	QCH_CON_LHS_AST_D3_NPUV_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D3_NPUV_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D3_NPUV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D3_NPUX_QCH_ENABLE,
	QCH_CON_LHS_AST_D3_NPUX_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D3_NPUX_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D3_NPUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_NPUD_UNIT_QCH_ENABLE,
	DMYQCH_CON_NPUD_UNIT_QCH_CLOCK_REQ,
	DMYQCH_CON_NPUD_UNIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_NPU_CMU_NPU_QCH_ENABLE,
	QCH_CON_NPU_CMU_NPU_QCH_CLOCK_REQ,
	QCH_CON_NPU_CMU_NPU_QCH_EXPIRE_VAL,
	QCH_CON_NPU_CMU_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_NPU_QCH_ENABLE,
	QCH_CON_PPMU_NPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_NPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_NPU_QCH_ENABLE,
	QCH_CON_SYSREG_NPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_NPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIC0_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERIC0_QCH_ENABLE,
	QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_00_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_00_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_00_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_00_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_01_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_01_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_01_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_01_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_02_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_02_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_02_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_02_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_03_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_03_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_03_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_03_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_04_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_04_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_04_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_04_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_05_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_05_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_05_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_05_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_06_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_06_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_06_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_06_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_07_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_07_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_07_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_07_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_08_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_08_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_08_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_08_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_09_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_09_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_09_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_09_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_10_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_10_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_10_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_10_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_11_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_11_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_11_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_11_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_15_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_15_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_15_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_15_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIC0_QCH_ENABLE,
	QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIC1_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERIC1_QCH_ENABLE,
	QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_00_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_00_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_00_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_00_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_01_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_01_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_01_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_01_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_02_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_02_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_02_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_02_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_03_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_03_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_03_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_03_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_04_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_04_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_04_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_04_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_05_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_05_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_05_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_05_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_06_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_06_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_06_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_06_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_07_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_07_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_07_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_07_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_08_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_08_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_08_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_08_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_09_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_09_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_09_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_09_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_10_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_10_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_10_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_10_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_11_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_11_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_11_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_11_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIC1_QCH_ENABLE,
	QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_TMU_QCH_ENABLE,
	QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIS_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GIC_QCH_ENABLE,
	QCH_CON_GIC_QCH_CLOCK_REQ,
	QCH_CON_GIC_QCH_EXPIRE_VAL,
	QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_ENABLE,
	QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_ENABLE,
	QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CR52_C0_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CR52_C0_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CR52_C0_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CR52_C0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CR52_C1_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CR52_C1_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CR52_C1_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CR52_C1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCT_QCH_ENABLE,
	QCH_CON_MCT_QCH_CLOCK_REQ,
	QCH_CON_MCT_QCH_EXPIRE_VAL,
	QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_OTP_QCH_ENABLE,
	DMYQCH_CON_OTP_QCH_CLOCK_REQ,
	DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_BIRA_QCH_ENABLE,
	QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_BISR_QCH_ENABLE,
	QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIS_CMU_PERIS_QCH_ENABLE,
	QCH_CON_PERIS_CMU_PERIS_QCH_CLOCK_REQ,
	QCH_CON_PERIS_CMU_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_PERIS_CMU_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIS_QCH_ENABLE,
	QCH_CON_SYSREG_PERIS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIS_1_QCH_ENABLE,
	QCH_CON_SYSREG_PERIS_1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIS_1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIS_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIS_2_QCH_ENABLE,
	QCH_CON_SYSREG_PERIS_2_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIS_2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIS_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER0_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER1_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_BIS_S2D_QCH_ENABLE,
	DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ,
	DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2D_CMU_S2D_QCH_ENABLE,
	QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ,
	QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL,
	QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADD_GPIO_LO_QCH_ENABLE,
	DMYQCH_CON_ADD_GPIO_LO_QCH_CLOCK_REQ,
	DMYQCH_CON_ADD_GPIO_LO_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADD_GPIO_UP_QCH_ENABLE,
	DMYQCH_CON_ADD_GPIO_UP_QCH_CLOCK_REQ,
	DMYQCH_CON_ADD_GPIO_UP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADD_SFI_LO_QCH_ENABLE,
	DMYQCH_CON_ADD_SFI_LO_QCH_CLOCK_REQ,
	DMYQCH_CON_ADD_SFI_LO_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADD_SFI_UP_QCH_ENABLE,
	DMYQCH_CON_ADD_SFI_UP_QCH_CLOCK_REQ,
	DMYQCH_CON_ADD_SFI_UP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_SFI_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_SFI_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_ENABLE,
	QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_SFI_QCH_ENABLE,
	QCH_CON_BAAW_D_SFI_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_SFI_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_FLSH_SFI_QCH_ENABLE,
	QCH_CON_BAAW_FLSH_SFI_QCH_CLOCK_REQ,
	QCH_CON_BAAW_FLSH_SFI_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_FLSH_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_SFI_QCH_ENABLE,
	QCH_CON_BAAW_P_SFI_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_SFI_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_SFIAPM_SFI_QCH_ENABLE,
	QCH_CON_BAAW_P_SFIAPM_SFI_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_SFIAPM_SFI_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_SFIAPM_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_ENABLE,
	QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_CMU_SFI_QCH_ENABLE,
	QCH_CON_BUSIF_CMU_SFI_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_CMU_SFI_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_CMU_SFI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CAN_FD0_QCH_ENABLE,
	DMYQCH_CON_CAN_FD0_QCH_CLOCK_REQ,
	DMYQCH_CON_CAN_FD0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CAN_FD1_QCH_ENABLE,
	DMYQCH_CON_CAN_FD1_QCH_CLOCK_REQ,
	DMYQCH_CON_CAN_FD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON0_QCH_APB_ENABLE,
	QCH_CON_CLKMON0_QCH_APB_CLOCK_REQ,
	QCH_CON_CLKMON0_QCH_APB_EXPIRE_VAL,
	QCH_CON_CLKMON0_QCH_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON0_QCH_REF0_ENABLE,
	QCH_CON_CLKMON0_QCH_REF0_CLOCK_REQ,
	QCH_CON_CLKMON0_QCH_REF0_EXPIRE_VAL,
	QCH_CON_CLKMON0_QCH_REF0_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON0_QCH_REF1_ENABLE,
	QCH_CON_CLKMON0_QCH_REF1_CLOCK_REQ,
	QCH_CON_CLKMON0_QCH_REF1_EXPIRE_VAL,
	QCH_CON_CLKMON0_QCH_REF1_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON0_QCH_MON0_ENABLE,
	QCH_CON_CLKMON0_QCH_MON0_CLOCK_REQ,
	QCH_CON_CLKMON0_QCH_MON0_EXPIRE_VAL,
	QCH_CON_CLKMON0_QCH_MON0_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON0_QCH_MON1_ENABLE,
	QCH_CON_CLKMON0_QCH_MON1_CLOCK_REQ,
	QCH_CON_CLKMON0_QCH_MON1_EXPIRE_VAL,
	QCH_CON_CLKMON0_QCH_MON1_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON1_QCH_APB_ENABLE,
	QCH_CON_CLKMON1_QCH_APB_CLOCK_REQ,
	QCH_CON_CLKMON1_QCH_APB_EXPIRE_VAL,
	QCH_CON_CLKMON1_QCH_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON1_QCH_REF0_ENABLE,
	QCH_CON_CLKMON1_QCH_REF0_CLOCK_REQ,
	QCH_CON_CLKMON1_QCH_REF0_EXPIRE_VAL,
	QCH_CON_CLKMON1_QCH_REF0_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON1_QCH_REF1_ENABLE,
	QCH_CON_CLKMON1_QCH_REF1_CLOCK_REQ,
	QCH_CON_CLKMON1_QCH_REF1_EXPIRE_VAL,
	QCH_CON_CLKMON1_QCH_REF1_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON1_QCH_MON0_ENABLE,
	QCH_CON_CLKMON1_QCH_MON0_CLOCK_REQ,
	QCH_CON_CLKMON1_QCH_MON0_EXPIRE_VAL,
	QCH_CON_CLKMON1_QCH_MON0_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON1_QCH_MON1_ENABLE,
	QCH_CON_CLKMON1_QCH_MON1_CLOCK_REQ,
	QCH_CON_CLKMON1_QCH_MON1_EXPIRE_VAL,
	QCH_CON_CLKMON1_QCH_MON1_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON2_QCH_APB_ENABLE,
	QCH_CON_CLKMON2_QCH_APB_CLOCK_REQ,
	QCH_CON_CLKMON2_QCH_APB_EXPIRE_VAL,
	QCH_CON_CLKMON2_QCH_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON2_QCH_REF0_ENABLE,
	QCH_CON_CLKMON2_QCH_REF0_CLOCK_REQ,
	QCH_CON_CLKMON2_QCH_REF0_EXPIRE_VAL,
	QCH_CON_CLKMON2_QCH_REF0_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON2_QCH_REF1_ENABLE,
	QCH_CON_CLKMON2_QCH_REF1_CLOCK_REQ,
	QCH_CON_CLKMON2_QCH_REF1_EXPIRE_VAL,
	QCH_CON_CLKMON2_QCH_REF1_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON2_QCH_MON0_ENABLE,
	QCH_CON_CLKMON2_QCH_MON0_CLOCK_REQ,
	QCH_CON_CLKMON2_QCH_MON0_EXPIRE_VAL,
	QCH_CON_CLKMON2_QCH_MON0_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON2_QCH_MON1_ENABLE,
	QCH_CON_CLKMON2_QCH_MON1_CLOCK_REQ,
	QCH_CON_CLKMON2_QCH_MON1_EXPIRE_VAL,
	QCH_CON_CLKMON2_QCH_MON1_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON3_QCH_APB_ENABLE,
	QCH_CON_CLKMON3_QCH_APB_CLOCK_REQ,
	QCH_CON_CLKMON3_QCH_APB_EXPIRE_VAL,
	QCH_CON_CLKMON3_QCH_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON3_QCH_REF0_ENABLE,
	QCH_CON_CLKMON3_QCH_REF0_CLOCK_REQ,
	QCH_CON_CLKMON3_QCH_REF0_EXPIRE_VAL,
	QCH_CON_CLKMON3_QCH_REF0_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON3_QCH_REF1_ENABLE,
	QCH_CON_CLKMON3_QCH_REF1_CLOCK_REQ,
	QCH_CON_CLKMON3_QCH_REF1_EXPIRE_VAL,
	QCH_CON_CLKMON3_QCH_REF1_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON3_QCH_MON0_ENABLE,
	QCH_CON_CLKMON3_QCH_MON0_CLOCK_REQ,
	QCH_CON_CLKMON3_QCH_MON0_EXPIRE_VAL,
	QCH_CON_CLKMON3_QCH_MON0_IGNORE_FORCE_PM_EN,
	QCH_CON_CLKMON3_QCH_MON1_ENABLE,
	QCH_CON_CLKMON3_QCH_MON1_CLOCK_REQ,
	QCH_CON_CLKMON3_QCH_MON1_EXPIRE_VAL,
	QCH_CON_CLKMON3_QCH_MON1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER_SFI_QCH_ENABLE,
	DMYQCH_CON_CLUSTER_SFI_QCH_CLOCK_REQ,
	DMYQCH_CON_CLUSTER_SFI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DAP_SFI_QCH_ENABLE,
	DMYQCH_CON_DAP_SFI_QCH_CLOCK_REQ,
	DMYQCH_CON_DAP_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_SFPC_SFI_QCH_ENABLE,
	QCH_CON_D_SFPC_SFI_QCH_CLOCK_REQ,
	QCH_CON_D_SFPC_SFI_QCH_EXPIRE_VAL,
	QCH_CON_D_SFPC_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_SFI_QCH_ENABLE,
	QCH_CON_D_TZPC_SFI_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_SFI_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_SFI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_FMU_QCH_ENABLE,
	DMYQCH_CON_FMU_QCH_CLOCK_REQ,
	DMYQCH_CON_FMU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_SFI_QCH_ENABLE,
	QCH_CON_GPIO_SFI_QCH_CLOCK_REQ,
	QCH_CON_GPIO_SFI_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_SFI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_HYPERBUS_QCH_SYS_ENABLE,
	DMYQCH_CON_HYPERBUS_QCH_SYS_CLOCK_REQ,
	DMYQCH_CON_HYPERBUS_QCH_SYS_IGNORE_FORCE_PM_EN,
	QCH_CON_HYPERBUS_QCH_AXIR_ENABLE,
	QCH_CON_HYPERBUS_QCH_AXIR_CLOCK_REQ,
	QCH_CON_HYPERBUS_QCH_AXIR_EXPIRE_VAL,
	QCH_CON_HYPERBUS_QCH_AXIR_IGNORE_FORCE_PM_EN,
	QCH_CON_HYPERBUS_QCH_AXIM_ENABLE,
	QCH_CON_HYPERBUS_QCH_AXIM_CLOCK_REQ,
	QCH_CON_HYPERBUS_QCH_AXIM_EXPIRE_VAL,
	QCH_CON_HYPERBUS_QCH_AXIM_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_SFI_QCH_ENABLE,
	QCH_CON_INTMEM_SFI_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_SFI_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_SFI_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_DT0_SFI_QCH_ENABLE,
	QCH_CON_LHS_ATB_DT0_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_DT0_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_DT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_DT1_SFI_QCH_ENABLE,
	QCH_CON_LHS_ATB_DT1_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_DT1_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_DT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_IT0_SFI_QCH_ENABLE,
	QCH_CON_LHS_ATB_IT0_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_IT0_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_IT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_IT1_SFI_QCH_ENABLE,
	QCH_CON_LHS_ATB_IT1_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_IT1_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_IT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_SFI_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_SFI_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_SFI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_SFIAPM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_SFIAPM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_SFIAPM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_SFIAPM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CR52_SFI_QCH_ENABLE,
	QCH_CON_MAILBOX_CR52_SFI_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CR52_SFI_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CR52_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCT_SFI_QCH_ENABLE,
	QCH_CON_MCT_SFI_QCH_CLOCK_REQ,
	QCH_CON_MCT_SFI_QCH_EXPIRE_VAL,
	QCH_CON_MCT_SFI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PLLCLKOUT_SFI_QCH_ENABLE,
	DMYQCH_CON_PLLCLKOUT_SFI_QCH_CLOCK_REQ,
	DMYQCH_CON_PLLCLKOUT_SFI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PMC_QCH_ENABLE,
	DMYQCH_CON_PMC_QCH_CLOCK_REQ,
	DMYQCH_CON_PMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_SFIFSYS0_QCH_ENABLE,
	QCH_CON_PPMU_SFIFSYS0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_SFIFSYS0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ROM_CRC32_SFI_QCH_ENABLE,
	QCH_CON_ROM_CRC32_SFI_QCH_CLOCK_REQ,
	QCH_CON_ROM_CRC32_SFI_QCH_EXPIRE_VAL,
	QCH_CON_ROM_CRC32_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SBIST0_QCH_ENABLE,
	DMYQCH_CON_SBIST0_QCH_CLOCK_REQ,
	DMYQCH_CON_SBIST0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SBIST1_QCH_ENABLE,
	DMYQCH_CON_SBIST1_QCH_CLOCK_REQ,
	DMYQCH_CON_SBIST1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFMPU_FLSH0_SFI_QCH_ENABLE,
	QCH_CON_SFMPU_FLSH0_SFI_QCH_CLOCK_REQ,
	QCH_CON_SFMPU_FLSH0_SFI_QCH_EXPIRE_VAL,
	QCH_CON_SFMPU_FLSH0_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFMPU_FLSH1_SFI_QCH_ENABLE,
	QCH_CON_SFMPU_FLSH1_SFI_QCH_CLOCK_REQ,
	QCH_CON_SFMPU_FLSH1_SFI_QCH_EXPIRE_VAL,
	QCH_CON_SFMPU_FLSH1_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFMPU_IMEM_SFI_QCH_ENABLE,
	QCH_CON_SFMPU_IMEM_SFI_QCH_CLOCK_REQ,
	QCH_CON_SFMPU_IMEM_SFI_QCH_EXPIRE_VAL,
	QCH_CON_SFMPU_IMEM_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_SFI_QCH_ENABLE,
	QCH_CON_SSS_SFI_QCH_CLOCK_REQ,
	QCH_CON_SSS_SFI_QCH_EXPIRE_VAL,
	QCH_CON_SSS_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_SFI_QCH_ENABLE,
	QCH_CON_SYSREG_SFI_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_SFI_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SERIALFLASH_QCH_ENABLE,
	QCH_CON_SERIALFLASH_QCH_CLOCK_REQ,
	QCH_CON_SERIALFLASH_QCH_EXPIRE_VAL,
	QCH_CON_SERIALFLASH_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI12_USI_QCH_ENABLE,
	QCH_CON_USI12_USI_QCH_CLOCK_REQ,
	QCH_CON_USI12_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI13_USI_QCH_ENABLE,
	QCH_CON_USI13_USI_QCH_CLOCK_REQ,
	QCH_CON_USI13_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI14_USI_QCH_ENABLE,
	QCH_CON_USI14_USI_QCH_CLOCK_REQ,
	QCH_CON_USI14_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI15_USI_QCH_ENABLE,
	QCH_CON_USI15_USI_QCH_CLOCK_REQ,
	QCH_CON_USI15_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VOLMON_QCH_ENABLE,
	QCH_CON_VOLMON_QCH_CLOCK_REQ,
	QCH_CON_VOLMON_QCH_EXPIRE_VAL,
	QCH_CON_VOLMON_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT0_SFI_QCH_ENABLE,
	QCH_CON_WDT0_SFI_QCH_CLOCK_REQ,
	QCH_CON_WDT0_SFI_QCH_EXPIRE_VAL,
	QCH_CON_WDT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT1_SFI_QCH_ENABLE,
	QCH_CON_WDT1_SFI_QCH_CLOCK_REQ,
	QCH_CON_WDT1_SFI_QCH_EXPIRE_VAL,
	QCH_CON_WDT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BTM_TAA_QCH_ENABLE,
	QCH_CON_BTM_TAA_QCH_CLOCK_REQ,
	QCH_CON_BTM_TAA_QCH_EXPIRE_VAL,
	QCH_CON_BTM_TAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_TAA_QCH_ENABLE,
	QCH_CON_D_TZPC_TAA_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_TAA_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_TAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_C2C_ACCTAA_QCH_ENABLE,
	QCH_CON_LHM_AST_C2C_ACCTAA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_C2C_ACCTAA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_C2C_ACCTAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_ACCTAA_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_ACCTAA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_ACCTAA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_ACCTAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_TAA_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_TAA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_TAA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_TAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_C2C_TAAISPB_QCH_ENABLE,
	QCH_CON_LHS_AST_C2C_TAAISPB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_C2C_TAAISPB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_C2C_TAAISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_TAAISPB_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_TAAISPB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_TAAISPB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_TAAISPB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_TAA_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_TAA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_TAA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_TAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_TAA_QCH_ENABLE,
	QCH_CON_PPMU_TAA_QCH_CLOCK_REQ,
	QCH_CON_PPMU_TAA_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_TAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_TAA_QCH_S0_ENABLE,
	QCH_CON_SYSMMU_TAA_QCH_S0_CLOCK_REQ,
	QCH_CON_SYSMMU_TAA_QCH_S0_EXPIRE_VAL,
	QCH_CON_SYSMMU_TAA_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_TAA_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_TAA_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_TAA_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_TAA_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_TAA_QCH_SYSREG_ENABLE,
	QCH_CON_SYSREG_TAA_QCH_SYSREG_CLOCK_REQ,
	QCH_CON_SYSREG_TAA_QCH_SYSREG_EXPIRE_VAL,
	QCH_CON_SYSREG_TAA_QCH_SYSREG_IGNORE_FORCE_PM_EN,
	QCH_CON_TAA_QCH_ENABLE,
	QCH_CON_TAA_QCH_CLOCK_REQ,
	QCH_CON_TAA_QCH_EXPIRE_VAL,
	QCH_CON_TAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TAA_QCH_C2COMM_ENABLE,
	QCH_CON_TAA_QCH_C2COMM_CLOCK_REQ,
	QCH_CON_TAA_QCH_C2COMM_EXPIRE_VAL,
	QCH_CON_TAA_QCH_C2COMM_IGNORE_FORCE_PM_EN,
	QCH_CON_TAA_CMU_TAA_QCH_ENABLE,
	QCH_CON_TAA_CMU_TAA_QCH_CLOCK_REQ,
	QCH_CON_TAA_CMU_TAA_QCH_EXPIRE_VAL,
	QCH_CON_TAA_CMU_TAA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_TAA_QCH_ENABLE,
	QCH_CON_VGEN_LITE_TAA_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_TAA_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_TAA_QCH_IGNORE_FORCE_PM_EN,
	ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BUSC_CMU_BUSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BUSC_CMU_BUSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BUSMC_CMU_BUSMC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BUSMC_CMU_BUSMC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPUM_CMU_DPUM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPUM_CMU_DPUM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPUS_CMU_DPUS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPUS_CMU_DPUS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPUS1_CMU_DPUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPUS1_CMU_DPUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	FSYS0_CMU_FSYS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	FSYS0_CMU_FSYS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	FSYS1_CMU_FSYS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	FSYS1_CMU_FSYS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	FSYS2_CMU_FSYS2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	FSYS2_CMU_FSYS2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D00_CMU_G3D00_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D00_CMU_G3D00_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D01_CMU_G3D01_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D01_CMU_G3D01_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D1_CMU_G3D1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D1_CMU_G3D1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	ISPB_CMU_ISPB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	ISPB_CMU_ISPB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};

#endif
