v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 41500 43500 1 0 0 PerspiC1_RAM_Byte.sym
{
T 42600 49600 5 10 1 1 0 0 1
refdes=MB0
T 41500 50300 5 10 0 0 0 0 1
device=PerspiC1 RAM Byte
}
C 45500 43500 1 0 0 PerspiC1_RAM_Byte.sym
{
T 46600 49600 5 10 1 1 0 0 1
refdes=MB1
T 45500 50300 5 10 0 0 0 0 1
device=PerspiC1 RAM Byte
}
C 49500 43500 1 0 0 PerspiC1_RAM_Byte.sym
{
T 50600 49600 5 10 1 1 0 0 1
refdes=MB2
T 49500 50300 5 10 0 0 0 0 1
device=PerspiC1 RAM Byte
}
C 53500 43500 1 0 0 PerspiC1_RAM_Byte.sym
{
T 54600 49600 5 10 1 1 0 0 1
refdes=MB3
T 53500 50300 5 10 0 0 0 0 1
device=PerspiC1 RAM Byte
}
T 50000 40900 9 20 1 0 0 0 1
PerspiC 1 RAM - bytes 0 - 3
T 54000 40400 9 10 1 0 0 0 1
1
T 50500 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
4
T 50000 40400 9 10 1 0 0 0 1
PerspiC1_RAM-1.sch
T 54000 40100 9 10 1 0 0 0 1
Robert Edwards, ANU, Oct. 2012
U 40500 50500 41000 50500 10 0
U 41000 50500 41000 47000 10 0
C 41200 47100 1 90 0 busripper-1.sym
{
T 40800 47100 5 8 0 0 90 0 1
device=none
T 41200 47100 5 10 0 0 0 0 1
net=Din7:1
}
C 41200 46800 1 90 0 busripper-1.sym
{
T 40800 46800 5 8 0 0 90 0 1
device=none
T 41100 46900 5 10 0 1 0 0 1
net=Din8:1
}
C 41200 47400 1 90 0 busripper-1.sym
{
T 40800 47400 5 8 0 0 90 0 1
device=none
T 41100 47500 5 10 0 1 0 0 1
net=Din6:1
}
N 41500 47100 41200 47100 4
{
T 41500 47100 5 10 0 0 0 0 1
net=Din7:1
}
C 41200 47700 1 90 0 busripper-1.sym
{
T 40800 47700 5 8 0 0 90 0 1
device=none
T 41100 47800 5 10 0 1 0 0 1
net=Din5:1
}
C 41200 48000 1 90 0 busripper-1.sym
{
T 40800 48000 5 8 0 0 90 0 1
device=none
T 41100 48100 5 10 0 1 0 0 1
net=Din4:1
}
C 41200 48300 1 90 0 busripper-1.sym
{
T 40800 48300 5 8 0 0 90 0 1
device=none
T 41200 48300 5 10 0 0 0 0 1
net=Din3:1
}
C 41200 48600 1 90 0 busripper-1.sym
{
T 40800 48600 5 8 0 0 90 0 1
device=none
T 41200 48600 5 10 0 0 0 0 1
net=Din2:1
}
C 41200 48900 1 90 0 busripper-1.sym
{
T 40800 48900 5 8 0 0 90 0 1
device=none
T 41200 48900 5 10 0 0 0 0 1
net=Din1:1
}
C 41200 49200 1 90 0 busripper-1.sym
{
T 40800 49200 5 8 0 0 90 0 1
device=none
T 41200 49200 5 10 0 0 0 0 1
net=Din0:1
}
N 41200 46800 41500 46800 4
N 41500 47400 41200 47400 4
N 41200 47700 41500 47700 4
N 41500 48000 41200 48000 4
N 41200 48300 41500 48300 4
N 41500 48600 41200 48600 4
N 41200 48900 41500 48900 4
N 41500 49200 41200 49200 4
C 40100 46100 1 0 0 input-2.sym
{
T 40100 46300 5 10 0 0 0 0 1
net=Set0:1
T 40700 46800 5 10 0 0 0 0 1
device=none
T 40600 46200 5 10 1 1 0 7 1
value=Set0
}
C 40100 45800 1 0 0 input-2.sym
{
T 40100 46000 5 10 0 0 0 0 1
net=\_Clr0\_:1
T 40700 46500 5 10 0 0 0 0 1
device=none
T 40600 45900 5 10 1 1 0 7 1
value=\_Clr0\_
}
C 40100 44900 1 0 0 input-2.sym
{
T 40100 45100 5 10 0 0 0 0 1
net=EnA0:1
T 40700 45600 5 10 0 0 0 0 1
device=none
T 40600 45000 5 10 1 1 0 7 1
value=EnA0
}
C 40100 44300 1 0 0 input-2.sym
{
T 40100 44500 5 10 0 0 0 0 1
net=EnB0:1
T 40700 45000 5 10 0 0 0 0 1
device=none
T 40600 44400 5 10 1 1 0 7 1
value=EnB0
}
U 41000 50500 45000 50500 10 0
U 45000 50500 45000 47000 10 0
C 45200 47100 1 90 0 busripper-1.sym
{
T 44800 47100 5 8 0 0 90 0 1
device=none
T 45200 47100 5 10 0 0 0 0 1
net=Din7:1
}
C 45200 46800 1 90 0 busripper-1.sym
{
T 44800 46800 5 8 0 0 90 0 1
device=none
T 45100 46900 5 10 0 1 0 0 1
net=Din8:1
}
C 45200 47400 1 90 0 busripper-1.sym
{
T 44800 47400 5 8 0 0 90 0 1
device=none
T 45100 47500 5 10 0 1 0 0 1
net=Din6:1
}
N 45500 47100 45200 47100 4
{
T 45500 47100 5 10 0 0 0 0 1
net=Din7:1
}
C 45200 47700 1 90 0 busripper-1.sym
{
T 44800 47700 5 8 0 0 90 0 1
device=none
T 45100 47800 5 10 0 1 0 0 1
net=Din5:1
}
C 45200 48000 1 90 0 busripper-1.sym
{
T 44800 48000 5 8 0 0 90 0 1
device=none
T 45100 48100 5 10 0 1 0 0 1
net=Din4:1
}
C 45200 48300 1 90 0 busripper-1.sym
{
T 44800 48300 5 8 0 0 90 0 1
device=none
T 45200 48300 5 10 0 0 0 0 1
net=Din3:1
}
C 45200 48600 1 90 0 busripper-1.sym
{
T 44800 48600 5 8 0 0 90 0 1
device=none
T 45200 48600 5 10 0 0 0 0 1
net=Din2:1
}
C 45200 48900 1 90 0 busripper-1.sym
{
T 44800 48900 5 8 0 0 90 0 1
device=none
T 45200 48900 5 10 0 0 0 0 1
net=Din1:1
}
C 45200 49200 1 90 0 busripper-1.sym
{
T 44800 49200 5 8 0 0 90 0 1
device=none
T 45200 49200 5 10 0 0 0 0 1
net=Din0:1
}
N 45200 46800 45500 46800 4
N 45500 47400 45200 47400 4
N 45200 47700 45500 47700 4
N 45500 48000 45200 48000 4
N 45200 48300 45500 48300 4
N 45500 48600 45200 48600 4
N 45200 48900 45500 48900 4
N 45500 49200 45200 49200 4
U 45000 50500 49000 50500 10 0
U 49000 50500 49000 47000 10 0
C 49200 47100 1 90 0 busripper-1.sym
{
T 48800 47100 5 8 0 0 90 0 1
device=none
T 49200 47100 5 10 0 0 0 0 1
net=Din7:1
}
C 49200 46800 1 90 0 busripper-1.sym
{
T 48800 46800 5 8 0 0 90 0 1
device=none
T 49100 46900 5 10 0 1 0 0 1
net=Din8:1
}
C 49200 47400 1 90 0 busripper-1.sym
{
T 48800 47400 5 8 0 0 90 0 1
device=none
T 49100 47500 5 10 0 1 0 0 1
net=Din6:1
}
N 49500 47100 49200 47100 4
{
T 49500 47100 5 10 0 0 0 0 1
net=Din7:1
}
C 49200 47700 1 90 0 busripper-1.sym
{
T 48800 47700 5 8 0 0 90 0 1
device=none
T 49100 47800 5 10 0 1 0 0 1
net=Din5:1
}
C 49200 48000 1 90 0 busripper-1.sym
{
T 48800 48000 5 8 0 0 90 0 1
device=none
T 49100 48100 5 10 0 1 0 0 1
net=Din4:1
}
C 49200 48300 1 90 0 busripper-1.sym
{
T 48800 48300 5 8 0 0 90 0 1
device=none
T 49200 48300 5 10 0 0 0 0 1
net=Din3:1
}
C 49200 48600 1 90 0 busripper-1.sym
{
T 48800 48600 5 8 0 0 90 0 1
device=none
T 49200 48600 5 10 0 0 0 0 1
net=Din2:1
}
C 49200 48900 1 90 0 busripper-1.sym
{
T 48800 48900 5 8 0 0 90 0 1
device=none
T 49200 48900 5 10 0 0 0 0 1
net=Din1:1
}
C 49200 49200 1 90 0 busripper-1.sym
{
T 48800 49200 5 8 0 0 90 0 1
device=none
T 49200 49200 5 10 0 0 0 0 1
net=Din0:1
}
N 49200 46800 49500 46800 4
N 49500 47400 49200 47400 4
N 49200 47700 49500 47700 4
N 49500 48000 49200 48000 4
N 49200 48300 49500 48300 4
N 49500 48600 49200 48600 4
N 49200 48900 49500 48900 4
N 49500 49200 49200 49200 4
U 49000 50500 53000 50500 10 0
U 53000 50500 53000 47000 10 0
C 53200 47100 1 90 0 busripper-1.sym
{
T 52800 47100 5 8 0 0 90 0 1
device=none
T 53200 47100 5 10 0 0 0 0 1
net=Din7:1
}
C 53200 46800 1 90 0 busripper-1.sym
{
T 52800 46800 5 8 0 0 90 0 1
device=none
T 53100 46900 5 10 0 1 0 0 1
net=Din8:1
}
C 53200 47400 1 90 0 busripper-1.sym
{
T 52800 47400 5 8 0 0 90 0 1
device=none
T 53100 47500 5 10 0 1 0 0 1
net=Din6:1
}
N 53500 47100 53200 47100 4
{
T 53500 47100 5 10 0 0 0 0 1
net=Din7:1
}
C 53200 47700 1 90 0 busripper-1.sym
{
T 52800 47700 5 8 0 0 90 0 1
device=none
T 53100 47800 5 10 0 1 0 0 1
net=Din5:1
}
C 53200 48000 1 90 0 busripper-1.sym
{
T 52800 48000 5 8 0 0 90 0 1
device=none
T 53100 48100 5 10 0 1 0 0 1
net=Din4:1
}
C 53200 48300 1 90 0 busripper-1.sym
{
T 52800 48300 5 8 0 0 90 0 1
device=none
T 53200 48300 5 10 0 0 0 0 1
net=Din3:1
}
C 53200 48600 1 90 0 busripper-1.sym
{
T 52800 48600 5 8 0 0 90 0 1
device=none
T 53200 48600 5 10 0 0 0 0 1
net=Din2:1
}
C 53200 48900 1 90 0 busripper-1.sym
{
T 52800 48900 5 8 0 0 90 0 1
device=none
T 53200 48900 5 10 0 0 0 0 1
net=Din1:1
}
C 53200 49200 1 90 0 busripper-1.sym
{
T 52800 49200 5 8 0 0 90 0 1
device=none
T 53200 49200 5 10 0 0 0 0 1
net=Din0:1
}
N 53200 46800 53500 46800 4
N 53500 47400 53200 47400 4
N 53200 47700 53500 47700 4
N 53500 48000 53200 48000 4
N 53200 48300 53500 48300 4
N 53500 48600 53200 48600 4
N 53200 48900 53500 48900 4
N 53500 49200 53200 49200 4
C 44100 46100 1 0 0 input-2.sym
{
T 44100 46300 5 10 0 0 0 0 1
net=Set1:1
T 44700 46800 5 10 0 0 0 0 1
device=none
T 44600 46200 5 10 1 1 0 7 1
value=Set1
}
C 44100 45800 1 0 0 input-2.sym
{
T 44100 46000 5 10 0 0 0 0 1
net=\_Clr1\_:1
T 44700 46500 5 10 0 0 0 0 1
device=none
T 44600 45900 5 10 1 1 0 7 1
value=\_Clr1\_
}
C 44100 44900 1 0 0 input-2.sym
{
T 44100 45100 5 10 0 0 0 0 1
net=EnA1:1
T 44700 45600 5 10 0 0 0 0 1
device=none
T 44600 45000 5 10 1 1 0 7 1
value=EnA1
}
C 44100 44300 1 0 0 input-2.sym
{
T 44100 44500 5 10 0 0 0 0 1
net=EnB1:1
T 44700 45000 5 10 0 0 0 0 1
device=none
T 44600 44400 5 10 1 1 0 7 1
value=EnB1
}
C 48100 46100 1 0 0 input-2.sym
{
T 48100 46300 5 10 0 0 0 0 1
net=Set2:1
T 48700 46800 5 10 0 0 0 0 1
device=none
T 48600 46200 5 10 1 1 0 7 1
value=Set2
}
C 48100 45800 1 0 0 input-2.sym
{
T 48100 46000 5 10 0 0 0 0 1
net=\_Clr2\_:1
T 48700 46500 5 10 0 0 0 0 1
device=none
T 48600 45900 5 10 1 1 0 7 1
value=\_Clr2\_
}
C 48100 44900 1 0 0 input-2.sym
{
T 48100 45100 5 10 0 0 0 0 1
net=EnA2:1
T 48700 45600 5 10 0 0 0 0 1
device=none
T 48600 45000 5 10 1 1 0 7 1
value=EnA2
}
C 48100 44300 1 0 0 input-2.sym
{
T 48100 44500 5 10 0 0 0 0 1
net=EnB2:1
T 48700 45000 5 10 0 0 0 0 1
device=none
T 48600 44400 5 10 1 1 0 7 1
value=EnB2
}
C 52100 46100 1 0 0 input-2.sym
{
T 52100 46300 5 10 0 0 0 0 1
net=Set3:1
T 52700 46800 5 10 0 0 0 0 1
device=none
T 52600 46200 5 10 1 1 0 7 1
value=Set3
}
C 52100 45800 1 0 0 input-2.sym
{
T 52100 46000 5 10 0 0 0 0 1
net=\_Clr3\_:1
T 52700 46500 5 10 0 0 0 0 1
device=none
T 52600 45900 5 10 1 1 0 7 1
value=\_Clr3\_
}
C 52100 44900 1 0 0 input-2.sym
{
T 52100 45100 5 10 0 0 0 0 1
net=EnA3:1
T 52700 45600 5 10 0 0 0 0 1
device=none
T 52600 45000 5 10 1 1 0 7 1
value=EnA3
}
C 52100 44300 1 0 0 input-2.sym
{
T 52100 44500 5 10 0 0 0 0 1
net=EnB3:1
T 52700 45000 5 10 0 0 0 0 1
device=none
T 52600 44400 5 10 1 1 0 7 1
value=EnB3
}
C 43800 43800 1 270 0 busripper-1.sym
{
T 44200 43800 5 8 0 0 270 0 1
device=none
T 44000 43600 5 10 0 1 0 0 1
net=PortB8:1
}
C 43800 44100 1 270 0 busripper-1.sym
{
T 44200 44100 5 8 0 0 270 0 1
device=none
T 44000 43900 5 10 0 1 0 0 1
net=PortB7:1
}
C 43800 44400 1 270 0 busripper-1.sym
{
T 44200 44400 5 8 0 0 270 0 1
device=none
T 43900 44200 5 10 0 1 0 0 1
net=PortB6:1
}
C 43800 44700 1 270 0 busripper-1.sym
{
T 44200 44700 5 8 0 0 270 0 1
device=none
T 43900 44500 5 10 0 1 0 0 1
net=PortB5:1
}
C 43800 45000 1 270 0 busripper-1.sym
{
T 44200 45000 5 8 0 0 270 0 1
device=none
T 43900 44900 5 10 0 1 0 0 1
net=PortB4:1
}
C 43800 45300 1 270 0 busripper-1.sym
{
T 44200 45300 5 8 0 0 270 0 1
device=none
T 43900 45200 5 10 0 1 0 0 1
net=PortB3:1
}
C 43800 45600 1 270 0 busripper-1.sym
{
T 44200 45600 5 8 0 0 270 0 1
device=none
T 43900 45400 5 10 0 1 0 0 1
net=PortB2:1
}
C 43800 45900 1 270 0 busripper-1.sym
{
T 44200 45900 5 8 0 0 270 0 1
device=none
T 43900 45800 5 10 0 1 0 0 1
net=PortB1:1
}
C 43800 46200 1 270 0 busripper-1.sym
{
T 44200 46200 5 8 0 0 270 0 1
device=none
T 43900 46100 5 10 0 1 0 0 1
net=PortB0:1
}
N 43800 46200 43500 46200 4
N 43800 45900 43500 45900 4
N 43800 45600 43500 45600 4
N 43800 45300 43500 45300 4
N 43800 45000 43500 45000 4
N 43800 44700 43500 44700 4
N 43800 44400 43500 44400 4
N 43800 44100 43500 44100 4
N 43800 43800 43500 43800 4
C 47800 43800 1 270 0 busripper-1.sym
{
T 48200 43800 5 8 0 0 270 0 1
device=none
T 48000 43600 5 10 0 1 0 0 1
net=PortB8:1
}
C 47800 44100 1 270 0 busripper-1.sym
{
T 48200 44100 5 8 0 0 270 0 1
device=none
T 48000 43900 5 10 0 1 0 0 1
net=PortB7:1
}
C 47800 44400 1 270 0 busripper-1.sym
{
T 48200 44400 5 8 0 0 270 0 1
device=none
T 47900 44200 5 10 0 1 0 0 1
net=PortB6:1
}
C 47800 44700 1 270 0 busripper-1.sym
{
T 48200 44700 5 8 0 0 270 0 1
device=none
T 47900 44500 5 10 0 1 0 0 1
net=PortB5:1
}
C 47800 45000 1 270 0 busripper-1.sym
{
T 48200 45000 5 8 0 0 270 0 1
device=none
T 47900 44900 5 10 0 1 0 0 1
net=PortB4:1
}
C 47800 45300 1 270 0 busripper-1.sym
{
T 48200 45300 5 8 0 0 270 0 1
device=none
T 47900 45200 5 10 0 1 0 0 1
net=PortB3:1
}
C 47800 45600 1 270 0 busripper-1.sym
{
T 48200 45600 5 8 0 0 270 0 1
device=none
T 47900 45400 5 10 0 1 0 0 1
net=PortB2:1
}
C 47800 45900 1 270 0 busripper-1.sym
{
T 48200 45900 5 8 0 0 270 0 1
device=none
T 47900 45800 5 10 0 1 0 0 1
net=PortB1:1
}
C 47800 46200 1 270 0 busripper-1.sym
{
T 48200 46200 5 8 0 0 270 0 1
device=none
T 47900 46100 5 10 0 1 0 0 1
net=PortB0:1
}
N 47800 46200 47500 46200 4
N 47800 45900 47500 45900 4
N 47800 45600 47500 45600 4
N 47800 45300 47500 45300 4
N 47800 45000 47500 45000 4
N 47800 44700 47500 44700 4
N 47800 44400 47500 44400 4
N 47800 44100 47500 44100 4
N 47800 43800 47500 43800 4
C 51800 43800 1 270 0 busripper-1.sym
{
T 52200 43800 5 8 0 0 270 0 1
device=none
T 52000 43600 5 10 0 1 0 0 1
net=PortB8:1
}
C 51800 44100 1 270 0 busripper-1.sym
{
T 52200 44100 5 8 0 0 270 0 1
device=none
T 52000 43900 5 10 0 1 0 0 1
net=PortB7:1
}
C 51800 44400 1 270 0 busripper-1.sym
{
T 52200 44400 5 8 0 0 270 0 1
device=none
T 51900 44200 5 10 0 1 0 0 1
net=PortB6:1
}
C 51800 44700 1 270 0 busripper-1.sym
{
T 52200 44700 5 8 0 0 270 0 1
device=none
T 51900 44500 5 10 0 1 0 0 1
net=PortB5:1
}
C 51800 45000 1 270 0 busripper-1.sym
{
T 52200 45000 5 8 0 0 270 0 1
device=none
T 51900 44900 5 10 0 1 0 0 1
net=PortB4:1
}
C 51800 45300 1 270 0 busripper-1.sym
{
T 52200 45300 5 8 0 0 270 0 1
device=none
T 51900 45200 5 10 0 1 0 0 1
net=PortB3:1
}
C 51800 45600 1 270 0 busripper-1.sym
{
T 52200 45600 5 8 0 0 270 0 1
device=none
T 51900 45400 5 10 0 1 0 0 1
net=PortB2:1
}
C 51800 45900 1 270 0 busripper-1.sym
{
T 52200 45900 5 8 0 0 270 0 1
device=none
T 51900 45800 5 10 0 1 0 0 1
net=PortB1:1
}
C 51800 46200 1 270 0 busripper-1.sym
{
T 52200 46200 5 8 0 0 270 0 1
device=none
T 51900 46100 5 10 0 1 0 0 1
net=PortB0:1
}
N 51800 46200 51500 46200 4
N 51800 45900 51500 45900 4
N 51800 45600 51500 45600 4
N 51800 45300 51500 45300 4
N 51800 45000 51500 45000 4
N 51800 44700 51500 44700 4
N 51800 44400 51500 44400 4
N 51800 44100 51500 44100 4
N 51800 43800 51500 43800 4
C 55800 43800 1 270 0 busripper-1.sym
{
T 56200 43800 5 8 0 0 270 0 1
device=none
T 56000 43600 5 10 0 1 0 0 1
net=PortB8:1
}
C 55800 44100 1 270 0 busripper-1.sym
{
T 56200 44100 5 8 0 0 270 0 1
device=none
T 56000 43900 5 10 0 1 0 0 1
net=PortB7:1
}
C 55800 44400 1 270 0 busripper-1.sym
{
T 56200 44400 5 8 0 0 270 0 1
device=none
T 55900 44200 5 10 0 1 0 0 1
net=PortB6:1
}
C 55800 44700 1 270 0 busripper-1.sym
{
T 56200 44700 5 8 0 0 270 0 1
device=none
T 55900 44500 5 10 0 1 0 0 1
net=PortB5:1
}
C 55800 45000 1 270 0 busripper-1.sym
{
T 56200 45000 5 8 0 0 270 0 1
device=none
T 55900 44900 5 10 0 1 0 0 1
net=PortB4:1
}
C 55800 45300 1 270 0 busripper-1.sym
{
T 56200 45300 5 8 0 0 270 0 1
device=none
T 55900 45200 5 10 0 1 0 0 1
net=PortB3:1
}
C 55800 45600 1 270 0 busripper-1.sym
{
T 56200 45600 5 8 0 0 270 0 1
device=none
T 55900 45400 5 10 0 1 0 0 1
net=PortB2:1
}
C 55800 45900 1 270 0 busripper-1.sym
{
T 56200 45900 5 8 0 0 270 0 1
device=none
T 55900 45800 5 10 0 1 0 0 1
net=PortB1:1
}
C 55800 46200 1 270 0 busripper-1.sym
{
T 56200 46200 5 8 0 0 270 0 1
device=none
T 55900 46100 5 10 0 1 0 0 1
net=PortB0:1
}
N 55800 46200 55500 46200 4
N 55800 45900 55500 45900 4
N 55800 45600 55500 45600 4
N 55800 45300 55500 45300 4
N 55800 45000 55500 45000 4
N 55800 44700 55500 44700 4
N 55800 44400 55500 44400 4
N 55800 44100 55500 44100 4
N 55800 43800 55500 43800 4
U 44000 46000 44000 43000 10 0
U 44000 43000 56500 43000 10 0
U 48000 46000 48000 43000 10 0
U 52000 46000 52000 43000 10 0
U 56000 46000 56000 43000 10 0
T 56100 42700 9 10 1 0 0 0 1
PortB
T 40500 50200 9 10 1 0 0 0 1
Din
T 56100 50100 9 10 1 0 0 0 1
PortA
C 43800 49200 1 0 0 busripper-1.sym
{
T 43800 49600 5 8 0 0 0 0 1
device=none
T 43900 49300 5 10 0 1 0 0 1
net=PortA0:1
}
C 43800 48900 1 0 0 busripper-1.sym
{
T 43800 49300 5 8 0 0 0 0 1
device=none
T 43900 49000 5 10 0 1 0 0 1
net=PortA1:1
}
C 43800 48600 1 0 0 busripper-1.sym
{
T 43800 49000 5 8 0 0 0 0 1
device=none
T 43900 48700 5 10 0 1 0 0 1
net=PortA2:1
}
C 43800 48300 1 0 0 busripper-1.sym
{
T 43800 48700 5 8 0 0 0 0 1
device=none
T 43900 48400 5 10 0 1 0 0 1
net=PortA3:1
}
C 43800 48000 1 0 0 busripper-1.sym
{
T 43800 48400 5 8 0 0 0 0 1
device=none
T 43900 48100 5 10 0 1 0 0 1
net=PortA4:1
}
C 43800 47700 1 0 0 busripper-1.sym
{
T 43800 48100 5 8 0 0 0 0 1
device=none
T 43900 47800 5 10 0 1 0 0 1
net=PortA5:1
}
C 43800 47400 1 0 0 busripper-1.sym
{
T 43800 47800 5 8 0 0 0 0 1
device=none
T 43900 47500 5 10 0 1 0 0 1
net=PortA6:1
}
C 43800 47100 1 0 0 busripper-1.sym
{
T 43800 47500 5 8 0 0 0 0 1
device=none
T 43900 47200 5 10 0 1 0 0 1
net=PortA7:1
}
C 43800 46800 1 0 0 busripper-1.sym
{
T 43800 47200 5 8 0 0 0 0 1
device=none
T 43800 46800 5 10 0 1 0 0 1
net=PortA8:1
}
N 43800 49200 43500 49200 4
N 43800 48900 43500 48900 4
N 43800 48600 43500 48600 4
N 43800 48300 43500 48300 4
N 43800 48000 43500 48000 4
N 43800 47700 43500 47700 4
N 43800 47400 43500 47400 4
N 43800 47100 43500 47100 4
N 43800 46800 43500 46800 4
C 47800 49200 1 0 0 busripper-1.sym
{
T 47800 49600 5 8 0 0 0 0 1
device=none
T 47900 49300 5 10 0 1 0 0 1
net=PortA0:1
}
C 47800 48900 1 0 0 busripper-1.sym
{
T 47800 49300 5 8 0 0 0 0 1
device=none
T 47900 49000 5 10 0 1 0 0 1
net=PortA1:1
}
C 47800 48600 1 0 0 busripper-1.sym
{
T 47800 49000 5 8 0 0 0 0 1
device=none
T 47900 48700 5 10 0 1 0 0 1
net=PortA2:1
}
C 47800 48300 1 0 0 busripper-1.sym
{
T 47800 48700 5 8 0 0 0 0 1
device=none
T 47900 48400 5 10 0 1 0 0 1
net=PortA3:1
}
C 47800 48000 1 0 0 busripper-1.sym
{
T 47800 48400 5 8 0 0 0 0 1
device=none
T 47900 48100 5 10 0 1 0 0 1
net=PortA4:1
}
C 47800 47700 1 0 0 busripper-1.sym
{
T 47800 48100 5 8 0 0 0 0 1
device=none
T 47900 47800 5 10 0 1 0 0 1
net=PortA5:1
}
C 47800 47400 1 0 0 busripper-1.sym
{
T 47800 47800 5 8 0 0 0 0 1
device=none
T 47900 47500 5 10 0 1 0 0 1
net=PortA6:1
}
C 47800 47100 1 0 0 busripper-1.sym
{
T 47800 47500 5 8 0 0 0 0 1
device=none
T 47900 47200 5 10 0 1 0 0 1
net=PortA7:1
}
C 47800 46800 1 0 0 busripper-1.sym
{
T 47800 47200 5 8 0 0 0 0 1
device=none
T 47800 46800 5 10 0 1 0 0 1
net=PortA8:1
}
N 47800 49200 47500 49200 4
N 47800 48900 47500 48900 4
N 47800 48600 47500 48600 4
N 47800 48300 47500 48300 4
N 47800 48000 47500 48000 4
N 47800 47700 47500 47700 4
N 47800 47400 47500 47400 4
N 47800 47100 47500 47100 4
N 47800 46800 47500 46800 4
C 51800 49200 1 0 0 busripper-1.sym
{
T 51800 49600 5 8 0 0 0 0 1
device=none
T 51900 49300 5 10 0 1 0 0 1
net=PortA0:1
}
C 51800 48900 1 0 0 busripper-1.sym
{
T 51800 49300 5 8 0 0 0 0 1
device=none
T 51900 49000 5 10 0 1 0 0 1
net=PortA1:1
}
C 51800 48600 1 0 0 busripper-1.sym
{
T 51800 49000 5 8 0 0 0 0 1
device=none
T 51900 48700 5 10 0 1 0 0 1
net=PortA2:1
}
C 51800 48300 1 0 0 busripper-1.sym
{
T 51800 48700 5 8 0 0 0 0 1
device=none
T 51900 48400 5 10 0 1 0 0 1
net=PortA3:1
}
C 51800 48000 1 0 0 busripper-1.sym
{
T 51800 48400 5 8 0 0 0 0 1
device=none
T 51900 48100 5 10 0 1 0 0 1
net=PortA4:1
}
C 51800 47700 1 0 0 busripper-1.sym
{
T 51800 48100 5 8 0 0 0 0 1
device=none
T 51900 47800 5 10 0 1 0 0 1
net=PortA5:1
}
C 51800 47400 1 0 0 busripper-1.sym
{
T 51800 47800 5 8 0 0 0 0 1
device=none
T 51900 47500 5 10 0 1 0 0 1
net=PortA6:1
}
C 51800 47100 1 0 0 busripper-1.sym
{
T 51800 47500 5 8 0 0 0 0 1
device=none
T 51900 47200 5 10 0 1 0 0 1
net=PortA7:1
}
C 51800 46800 1 0 0 busripper-1.sym
{
T 51800 47200 5 8 0 0 0 0 1
device=none
T 51800 46800 5 10 0 1 0 0 1
net=PortA8:1
}
N 51800 49200 51500 49200 4
N 51800 48900 51500 48900 4
N 51800 48600 51500 48600 4
N 51800 48300 51500 48300 4
N 51800 48000 51500 48000 4
N 51800 47700 51500 47700 4
N 51800 47400 51500 47400 4
N 51800 47100 51500 47100 4
N 51800 46800 51500 46800 4
C 55800 49200 1 0 0 busripper-1.sym
{
T 55800 49600 5 8 0 0 0 0 1
device=none
T 55900 49300 5 10 0 1 0 0 1
net=PortA0:1
}
C 55800 48900 1 0 0 busripper-1.sym
{
T 55800 49300 5 8 0 0 0 0 1
device=none
T 55900 49000 5 10 0 1 0 0 1
net=PortA1:1
}
C 55800 48600 1 0 0 busripper-1.sym
{
T 55800 49000 5 8 0 0 0 0 1
device=none
T 55900 48700 5 10 0 1 0 0 1
net=PortA2:1
}
C 55800 48300 1 0 0 busripper-1.sym
{
T 55800 48700 5 8 0 0 0 0 1
device=none
T 55900 48400 5 10 0 1 0 0 1
net=PortA3:1
}
C 55800 48000 1 0 0 busripper-1.sym
{
T 55800 48400 5 8 0 0 0 0 1
device=none
T 55900 48100 5 10 0 1 0 0 1
net=PortA4:1
}
C 55800 47700 1 0 0 busripper-1.sym
{
T 55800 48100 5 8 0 0 0 0 1
device=none
T 55900 47800 5 10 0 1 0 0 1
net=PortA5:1
}
C 55800 47400 1 0 0 busripper-1.sym
{
T 55800 47800 5 8 0 0 0 0 1
device=none
T 55900 47500 5 10 0 1 0 0 1
net=PortA6:1
}
C 55800 47100 1 0 0 busripper-1.sym
{
T 55800 47500 5 8 0 0 0 0 1
device=none
T 55900 47200 5 10 0 1 0 0 1
net=PortA7:1
}
C 55800 46800 1 0 0 busripper-1.sym
{
T 55800 47200 5 8 0 0 0 0 1
device=none
T 55800 46800 5 10 0 1 0 0 1
net=PortA8:1
}
N 55800 49200 55500 49200 4
N 55800 48900 55500 48900 4
N 55800 48600 55500 48600 4
N 55800 48300 55500 48300 4
N 55800 48000 55500 48000 4
N 55800 47700 55500 47700 4
N 55800 47400 55500 47400 4
N 55800 47100 55500 47100 4
N 55800 46800 55500 46800 4
U 44000 47000 44000 50000 10 0
U 44000 50000 48000 50000 10 0
U 48000 50000 48000 47000 10 0
U 48000 50000 52000 50000 10 0
U 52000 50000 52000 47000 10 0
U 52000 50000 56000 50000 10 0
U 56000 50000 56000 47000 10 0
U 56000 50000 56500 50000 10 0
