ModuleName Compare_Password2
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 136 ,Y1: 352 ,X2: 184 ,Y2: 352
End
Branches
End
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 136 ,Y1: 304 ,X2: 184 ,Y2: 304
End
Branches
End
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 136 ,Y1: 256 ,X2: 184 ,Y2: 256
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 136 ,Y1: 208 ,X2: 184 ,Y2: 208
End
Branches
End
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 136 ,Y1: 192 ,X2: 184 ,Y2: 192
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 136 ,Y1: 240 ,X2: 184 ,Y2: 240
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 136 ,Y1: 288 ,X2: 184 ,Y2: 288
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 136 ,Y1: 336 ,X2: 184 ,Y2: 336
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 288 ,X2: 472 ,Y2: 288
Edge X1: 472 ,Y1: 272 ,X2: 472 ,Y2: 288
Edge X1: 472 ,Y1: 272 ,X2: 536 ,Y2: 272
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 240 ,X2: 472 ,Y2: 240
Edge X1: 472 ,Y1: 240 ,X2: 472 ,Y2: 256
Edge X1: 472 ,Y1: 256 ,X2: 536 ,Y2: 256
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 192 ,X2: 488 ,Y2: 192
Edge X1: 488 ,Y1: 192 ,X2: 488 ,Y2: 240
Edge X1: 488 ,Y1: 240 ,X2: 536 ,Y2: 240
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 336 ,X2: 488 ,Y2: 336
Edge X1: 488 ,Y1: 288 ,X2: 488 ,Y2: 336
Edge X1: 488 ,Y1: 288 ,X2: 536 ,Y2: 288
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 600 ,Y1: 264 ,X2: 656 ,Y2: 264
End
Branches
End
End
Ports
Port Left: 136 Top: 208 ,Orientation: 0
Portname: user ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 136 Top: 256 ,Orientation: 0
Portname: user1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 136 Top: 304 ,Orientation: 0
Portname: user2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 136 Top: 352 ,Orientation: 0
Portname: user3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 136 Top: 192 ,Orientation: 0
Portname: correct ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 136 Top: 240 ,Orientation: 0
Portname: correct1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 136 Top: 288 ,Orientation: 0
Portname: correct2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 136 Top: 336 ,Orientation: 0
Portname: correct3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 656 Top: 264 ,Orientation: 0
Portname: Result ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 208 Top: 184
Name: s1
LibraryName: (NoLibraryName)
IpName: Compare_Password
SymbolParameters
End
Symbol Left: 208 Top: 232
Name: s2
LibraryName: (NoLibraryName)
IpName: Compare_Password
SymbolParameters
End
Symbol Left: 208 Top: 280
Name: s3
LibraryName: (NoLibraryName)
IpName: Compare_Password
SymbolParameters
End
Symbol Left: 208 Top: 328
Name: s4
LibraryName: (NoLibraryName)
IpName: Compare_Password
SymbolParameters
End
Symbol Left: 536 Top: 240
Name: s5
LibraryName: PNULib
IpName: PNU_AND4
SymbolParameters
End
End
Texts
End
Links
End
