// Seed: 2572243668
`default_nettype id_2
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  logic id_3;
  assign id_2 = id_1;
  generate
    `undef pp_4
  endgenerate
endmodule
