----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    03:17:18 08/20/2020 
-- Design Name: 
-- Module Name:    decoder2_4 - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity decoder2_4 is
    Port ( i : in  STD_LOGIC_VECTOR (1 downto 0);
           o : out  STD_LOGIC_VECTOR (3 downto 0));
end decoder2_4;

architecture structure of decoder2_4 is
	component and_gate is
		port (
			A, B: in std_logic;
			C: out std_logic
		);
	end component and_gate;
	component not_gate is
		Port ( i : in  STD_LOGIC;
			  o : out  STD_LOGIC);
	end component not_gate;
	signal not_i: std_logic_vector(1 downto 0);
begin
n1: not_gate port map(i => i(1), o => not_i(1));
n0: not_gate port map(i => i(0), o => not_i(0));
a0: and_gate port map(A => not_i(1)	, B => not_i(0), C=> o(0));
a1: and_gate port map(A => not_i(1)	, B => i(0)		, C=> o(1));
a2: and_gate port map(A => i(1)		, B => not_i(0), C=> o(2));
a3: and_gate port map(A => i(1)		, B => i(0)		, C=> o(3));

end structure;

