<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>mg-stm32l_acquisition_supervisor: Peripheral_Registers_Bits_Definition</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">mg-stm32l_acquisition_supervisor
   &#160;<span id="projectnumber">0.1.0-120906</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">Peripheral_Registers_Bits_Definition</div>  </div>
<div class="ingroups"><a class="el" href="group___exported__constants.html">Exported_constants</a></div></div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Peripheral_Registers_Bits_Definition:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___peripheral___registers___bits___definition.png" border="0" alt="" usemap="#group______peripheral______registers______bits______definition"/>
<map name="group______peripheral______registers______bits______definition" id="group______peripheral______registers______bits______definition">
<area shape="rect" id="node1" href="group___exported__constants.html" title="Exported_constants" alt="" coords="5,5,155,32"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8833ced601371447a7628e2728232410">ADC_SR_ADONS</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dfdc63f9c9da0cd3fed797efff2fa20">ADC_SR_RCNR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b6c708a799e6e9ecbc267f158ffc1b4">ADC_SR_JCNR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4fd2bb84d93f32bb0a0ac1ea2270433">ADC_CR1_PDD</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2476fa628e5eea4039bb8c9e92305b60">ADC_CR1_PDI</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b8796715fcbed90834aa3d1cc91326a">ADC_CR2_CFG</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d08cda9c1473839b560b33ff6fd672">ADC_CR2_DELS</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2675f3571f7d741e309256904cac0e2e">ADC_CR2_DELS_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175b298af75da04802dbf0521e66a01c">ADC_CR2_DELS_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81458a570d3d988d89673b426eebbedd">ADC_CR2_DELS_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94ce8599a79e518e0ec8681f0b894581">ADC_SMPR1_SMP20</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5240f091b5816edb81ea5a89708898d5">ADC_SMPR1_SMP20_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e5e657dbe912b9c1bcf8e6a6a8c675">ADC_SMPR1_SMP20_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d391344f05036ce05074fe649ec774">ADC_SMPR1_SMP20_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e266f2559667a55159dadee0913c434">ADC_SMPR1_SMP21</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3536f74ed57c7bbe45a7362e127f6410">ADC_SMPR1_SMP21_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183a993d5c3dfe7a1a8f11c7d15108ae">ADC_SMPR1_SMP21_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9910f4acb5be82338efb683eaa374ba">ADC_SMPR1_SMP21_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9748941993ba4e228e7c0e13fb669f76">ADC_SMPR1_SMP22</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1595fb13e55eb5496a955e461959fcb4">ADC_SMPR1_SMP22_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d62bd8853a3f7e084b12cb0f9816382">ADC_SMPR1_SMP22_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966">ADC_SMPR1_SMP22_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfda2168e008fcd7f33117bc8090d58">ADC_SMPR1_SMP23</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f80ec27cf6899fb8707067137344e0a">ADC_SMPR1_SMP23_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad50c684de50b42c13417b5e34054cf85">ADC_SMPR1_SMP23_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6594243a3138309b48a7d9c85e74c1ec">ADC_SMPR1_SMP23_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d9bf92d314f8c9c2309931205e316">ADC_SMPR1_SMP24</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf9618d9583c2395a00f22ffec1e886d">ADC_SMPR1_SMP24_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cd0cf502d62db128e37b89a2ee1398">ADC_SMPR1_SMP24_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d94d9e926cf45e366616b11d39b96f">ADC_SMPR1_SMP24_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1ca3fd62aa8b5dda8d64fa27aacea7">ADC_SMPR1_SMP25</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a08f70b96017a882f77f295eed6230">ADC_SMPR1_SMP25_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd5c87e953dd49b409b021640793216">ADC_SMPR1_SMP25_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80af133ab4f6347828c8042295370641">ADC_SMPR1_SMP25_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1066d0cdec3bb382d7fc504beceeb62e">ADC_SMPR1_SMP26</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0067b8f615cb3d7408aa4f7988261a8">ADC_SMPR1_SMP26_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ff5110c382c7f8697667c483f1b5f4c">ADC_SMPR1_SMP26_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fbefecf0c3b7a5e9f362e8c947e48d2">ADC_SMPR1_SMP26_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7780c8d76093303f2766d0d596d087a5">ADC_SMPR1_SMP27</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ca4f20b2e74dbd9546097852ea7761">ADC_SMPR1_SMP27_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d66197e5e8b0fad6e58e029ecb8bc70">ADC_SMPR1_SMP27_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ff7f459fc9b2e2c7a49cf8caa664d8c">ADC_SMPR1_SMP27_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab13dc2eaac7a61c58316bac3f7973c61">ADC_SMPR1_SMP28</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87181a0497cb739030fc732933bd8a38">ADC_SMPR1_SMP28_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86eb34f3521951149531782dba6ef155">ADC_SMPR1_SMP28_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b3981d8fd244b956af88ad41cb5d4d">ADC_SMPR1_SMP28_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7959fa14122001cba894bb2b2356e67b">ADC_SMPR1_SMP29</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3232b844a062a19c0099ea9c998711">ADC_SMPR1_SMP29_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21c16aedf1fd499b2899adf03bbe97f0">ADC_SMPR1_SMP29_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f376ed513d39f6dd3359ea6c99e9f36">ADC_SMPR1_SMP29_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173">ADC_SMPR2_SMP10_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498">ADC_SMPR2_SMP10_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a">ADC_SMPR2_SMP10_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90">ADC_SMPR2_SMP11_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db">ADC_SMPR2_SMP11_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310">ADC_SMPR2_SMP11_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9">ADC_SMPR2_SMP12_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185">ADC_SMPR2_SMP12_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f">ADC_SMPR2_SMP12_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf">ADC_SMPR2_SMP13_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353">ADC_SMPR2_SMP13_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f">ADC_SMPR2_SMP13_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91">ADC_SMPR2_SMP14_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50">ADC_SMPR2_SMP14_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc">ADC_SMPR2_SMP14_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee">ADC_SMPR2_SMP15_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249">ADC_SMPR2_SMP15_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1">ADC_SMPR2_SMP15_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307">ADC_SMPR2_SMP16_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195">ADC_SMPR2_SMP16_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1">ADC_SMPR2_SMP16_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645">ADC_SMPR2_SMP17_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d">ADC_SMPR2_SMP17_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60">ADC_SMPR2_SMP17_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d">ADC_SMPR2_SMP18_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11">ADC_SMPR2_SMP18_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128">ADC_SMPR2_SMP18_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18dd6093f66a6675977468d4c0abb3ee">ADC_SMPR2_SMP19</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139b18b618432467916564a9154f1c95">ADC_SMPR2_SMP19_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1df1aa76a0b39bbda11de92cb5c084">ADC_SMPR2_SMP19_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac66887b4b40b5d852cb3ca5d782594">ADC_SMPR2_SMP19_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f3fbb1bb3c2690c536209f4e9d35cd">ADC_SMPR3_SMP0</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf138bd8fbaf39642716d014799f4c85">ADC_SMPR3_SMP0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3c009d8ba490ce850028b7bff9c5a8f">ADC_SMPR3_SMP0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab186002e7254bf71029ad9486b2f4cfd">ADC_SMPR3_SMP0_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadb05029ef87300bd7adba79b4418709">ADC_SMPR3_SMP1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad522233d526dcdc7abae016ca296e881">ADC_SMPR3_SMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac97cf2a2b290427fe49d5e17f266389">ADC_SMPR3_SMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59453a7b9fb32d1d1dd208427da89b7d">ADC_SMPR3_SMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68566e46093c6a0d23e56d3e8449a42c">ADC_SMPR3_SMP2</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8305544b5f923feed87ab73808c1d8ed">ADC_SMPR3_SMP2_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836884a8f76bfc0d9c219d07b3bea43">ADC_SMPR3_SMP2_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5219a0c61763b1a6651787f43bee17f">ADC_SMPR3_SMP2_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0caa456e31ced70cbd8e17dcf25ffffa">ADC_SMPR3_SMP3</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba55938b11192e66c32ba04687ed6ea">ADC_SMPR3_SMP3_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef643a09d28868623d268624e55cdc8c">ADC_SMPR3_SMP3_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0303bf73d1d8a9d4ffd94ff0dc719b">ADC_SMPR3_SMP3_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f18d43671470a8b5a21d91794e053e0">ADC_SMPR3_SMP4</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f94a7ce359e57a86f0001b38289943">ADC_SMPR3_SMP4_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad87c4bf5e7302fee4b23e93c85b5dc22">ADC_SMPR3_SMP4_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ca1940ade8125104ca66f6c417dd8d">ADC_SMPR3_SMP4_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87961edb13b57cf64d96d667bb3d1420">ADC_SMPR3_SMP5</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27fca222a840b497362eda26e72706d">ADC_SMPR3_SMP5_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3a11f46d1c3c7c2987a4b729da8eef">ADC_SMPR3_SMP5_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c280eb7f7b42258eb091626cd18fb7">ADC_SMPR3_SMP5_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e77be26793acc81f968a5890467dca0">ADC_SMPR3_SMP6</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8bca378266b165ff1d753e90cf39771">ADC_SMPR3_SMP6_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c2892eb483aa6ec7faa99d13f87269">ADC_SMPR3_SMP6_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f5d9171cfe128af6a657a6c731ca57">ADC_SMPR3_SMP6_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc33bb027ae17013cb1fe129e7a59acb">ADC_SMPR3_SMP7</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9732feda1426545caa63186f66f7bde9">ADC_SMPR3_SMP7_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga996a0f2451c76cc8d73fcb1677bb2730">ADC_SMPR3_SMP7_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22542385c69b7aae67e810c695d654e4">ADC_SMPR3_SMP7_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade369aaadff4a6639358fe1736f376ff">ADC_SMPR3_SMP8</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabdc5f7443522e39fe03460988891fe4">ADC_SMPR3_SMP8_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7c638a3d0fec122b8be074121c74c">ADC_SMPR3_SMP8_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17d63452413e77731491eb61f9f6d89">ADC_SMPR3_SMP8_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga494014c2bd8cdbdb8f84a796b4ad3a73">ADC_SMPR3_SMP9</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd6cef44904bd2ad1856324760a74fcb">ADC_SMPR3_SMP9_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7351a636d572187e292c66e5bf630e1f">ADC_SMPR3_SMP9_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9e76197a041258c5a9641b0058f8e9">ADC_SMPR3_SMP9_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe81e9d9ec030760066cf0fd77dcf3cb">ADC_SQR1_SQ28</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d9f73e4ab26aa277dbe2dff2afb7bc6">ADC_SQR1_SQ28_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd8b11644b7cabc945e54a5c4920f9b">ADC_SQR1_SQ28_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3908287d4cedcf60497a19ab689ef07">ADC_SQR1_SQ28_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87347f324a5dac6a47aa016a2a995b8a">ADC_SQR1_SQ28_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga252211ff6dc797a6f033cb63e2cadcee">ADC_SQR1_SQ28_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf974f4fc66a9cdce8bba4572fe2541a1">ADC_SQR1_SQ27</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd6a58eea77661e8687f9486b09afed">ADC_SQR1_SQ27_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13023ad22d75825e7a9ef1c3243341">ADC_SQR1_SQ27_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574bafc904890c99c5e82ea7dbf994a0">ADC_SQR1_SQ27_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3809b42f532261dfd82761d1b48eb09a">ADC_SQR1_SQ27_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d1b8955f831393b4f271bec8aa3e10">ADC_SQR1_SQ27_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee53f1b8c03f22d6b5fca762ea286932">ADC_SQR1_SQ26</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108c2ede63f28d74cab3e3bcdb524867">ADC_SQR1_SQ26_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ebd8e7e89be6b43a9ea25b36348129">ADC_SQR1_SQ26_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac91379e130681cc9d9c13e9ba55363bb">ADC_SQR1_SQ26_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee1a6ec98cdb572fa4e0b2cc2d8861f7">ADC_SQR1_SQ26_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f71a24b1339e39a29d87908a7ea86f">ADC_SQR1_SQ26_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadcbe44419351e6f9ce90e37f8395441">ADC_SQR1_SQ25</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd0ebccea7d4faf1c45e0180c01d0c4c">ADC_SQR1_SQ25_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69aeff630484fe3baa32f3477daa4c63">ADC_SQR1_SQ25_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe551c472ace0acc5565f098ad1ce0c">ADC_SQR1_SQ25_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e04e11ba1d7eca4f73ef9c695501e00">ADC_SQR1_SQ25_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab77c73bcfc9ee55a8b3730a16b1e0d08">ADC_SQR1_SQ25_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35a5bc91c16aeb8cd0674fe06f1861d">ADC_SQR2_SQ19</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142c531535be2aa2d00aa0f04a88a0f4">ADC_SQR2_SQ19_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c28e73bb51137fb1fb4fb349ad22a9">ADC_SQR2_SQ19_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a0f27a849ed7d23115463865818c80">ADC_SQR2_SQ19_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17e087f2a0c5d1b6079360325c121d5">ADC_SQR2_SQ19_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76236cb8e0b3c4e169f2ba68c6491f3c">ADC_SQR2_SQ19_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf3987d71e8375ffa9ca2da32d3518c">ADC_SQR2_SQ20</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga726c311015b8d045a0d727d254f7ef47">ADC_SQR2_SQ20_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d8500c8a06fa1de4f0a6bac74215cf">ADC_SQR2_SQ20_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929030c8d6c136f78c844ff27ea4fff3">ADC_SQR2_SQ20_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ecd2de2e5195b0549c714ff618294de">ADC_SQR2_SQ20_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a3e5ad4d761a2fed5932edcbf7c99d">ADC_SQR2_SQ20_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78eb5731ed9d30de0d0bb77364136882">ADC_SQR2_SQ21</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga097d5c73677278ffbe126792dfd8c3fb">ADC_SQR2_SQ21_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a4e097ac234ee1b3b329a59d7f7c8a8">ADC_SQR2_SQ21_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443460efc5cebc143bf069b3f0b84f1e">ADC_SQR2_SQ21_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7badb951fc78586b0ffbfe895ceb415">ADC_SQR2_SQ21_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6af28b92c438cb4d3cf6ff95c1953848">ADC_SQR2_SQ21_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833aae9ac011f24122018049659111d7">ADC_SQR2_SQ22</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbaa615979cf9357444d72a40bed5db">ADC_SQR2_SQ22_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9371a5da133d52f25edcc724019d938">ADC_SQR2_SQ22_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc6d645d7521558cb8104ea55ed7233d">ADC_SQR2_SQ22_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530068263272bce518e1519fd93e8f65">ADC_SQR2_SQ22_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f445e2748ce7f401b725a12cc92e8b1">ADC_SQR2_SQ22_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30ce95fe2b7b49288d88d1c5b18e3730">ADC_SQR2_SQ23</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf959d699fc7d4d5f3d7be6bdfcee11d">ADC_SQR2_SQ23_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed90925c5c8f68722d15773d255e3da">ADC_SQR2_SQ23_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72058efd654cd3bed99cc48e7fa7f909">ADC_SQR2_SQ23_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5841f7358e28ea333fc0cd6d09a984c5">ADC_SQR2_SQ23_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab657e3587215b1bab4f7ca0cdf71f2a5">ADC_SQR2_SQ23_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf550845d76f9155066d9874604d7cf7b">ADC_SQR2_SQ24</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf05d36a671c1e22c8cf1dd88a3f7208">ADC_SQR2_SQ24_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3256f8e408a300cbbd8fef49dcb31a0">ADC_SQR2_SQ24_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae32f3823f85556b62b79202579ac7a71">ADC_SQR2_SQ24_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga594212e2cc17dd977bb41c61b196d036">ADC_SQR2_SQ24_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4b1fbcf485ed7fb7da94a0de071961">ADC_SQR2_SQ24_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161">ADC_SQR3_SQ13_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483">ADC_SQR3_SQ13_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec">ADC_SQR3_SQ13_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d">ADC_SQR3_SQ13_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa">ADC_SQR3_SQ13_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4">ADC_SQR3_SQ14_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357">ADC_SQR3_SQ14_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344">ADC_SQR3_SQ14_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0">ADC_SQR3_SQ14_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e">ADC_SQR3_SQ14_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a08949dba6f114e9f2c1c71162c4202">ADC_SQR3_SQ15</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac415254176b5e9758deac62031c63c73">ADC_SQR3_SQ15_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3f099e3100a1ec6678eaa2239a7742">ADC_SQR3_SQ15_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad57c4a839e96df75bd1dc805d0ad1810">ADC_SQR3_SQ15_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f96f90777febc615fd6d7ce64b8bec">ADC_SQR3_SQ15_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd4fc2d63ae2b873be674e9a2547839">ADC_SQR3_SQ15_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3181fc7aff4b156519d56adc6310207a">ADC_SQR3_SQ16</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec7ea52120a5a9dc2f372bbea677b102">ADC_SQR3_SQ16_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b50f6a2b9bfb580639b9a670fa59e5">ADC_SQR3_SQ16_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cfd1969c7e66a10921a4ede9b783c">ADC_SQR3_SQ16_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae366123253ab05e29a60e8450815a5">ADC_SQR3_SQ16_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c2f6b7ab5e38d0412dcc47d63c2bfed">ADC_SQR3_SQ16_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9699c4ecd8e5d379fd5edd91196fe08">ADC_SQR3_SQ17</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a69c3ea3926eab93a93da7f369a2bf4">ADC_SQR3_SQ17_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588e8d903a942a834837f3416189ee06">ADC_SQR3_SQ17_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeede8c3f2f2488f2ed01f3e9b572f6a">ADC_SQR3_SQ17_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab646aeb85ce3f4e8a809965a68c2e713">ADC_SQR3_SQ17_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321cf7b4b9e01c9c2d82448eefbd713e">ADC_SQR3_SQ17_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe95b1e2d808b2dd6267600c146cf308">ADC_SQR3_SQ18</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab05621cf822767e5f59f66f4b8982f">ADC_SQR3_SQ18_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab99c4146408643d3ae1286d691d0d43f">ADC_SQR3_SQ18_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7171c4b6e48648e077ff154d72a781c9">ADC_SQR3_SQ18_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2614b39aaea2272c0e2691f5da9adc">ADC_SQR3_SQ18_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga965e84387cabadaa202aa8b9a376d9f8">ADC_SQR3_SQ18_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6784b388e8ed44356b3101376f17f8ce">ADC_SQR4_SQ7</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga833e90c9e123fede38bb03fb9ca8356c">ADC_SQR4_SQ7_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf99a052f6b6848c9ddd80864d68a606">ADC_SQR4_SQ7_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f9959b3d8c2fbca0e3712f55917672b">ADC_SQR4_SQ7_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22cda4978d61ef8b95044460f87fc3">ADC_SQR4_SQ7_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf060c3cabf657170b65597c18b1c18e9">ADC_SQR4_SQ7_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga727faa81b02e45f6088ec52cbdd17fc6">ADC_SQR4_SQ8</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab54161c267d0e5c67b2d9560f38e1e72">ADC_SQR4_SQ8_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1705b76fdb5be09bd1aff13d3d60f3c2">ADC_SQR4_SQ8_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae672dea3dca7bca2b514256b85bf6102">ADC_SQR4_SQ8_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae68af6ac7742def83fed22dfd9c539">ADC_SQR4_SQ8_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308a424913533da05a25f3602b0302cd">ADC_SQR4_SQ8_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcfc6ab4958524619cea0091ea090d98">ADC_SQR4_SQ9</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ec0597d4514a456f9ffcde70219e01">ADC_SQR4_SQ9_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba98a41834287d644287ea3b034748cc">ADC_SQR4_SQ9_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf4c4383bc3237aa6ed18b287e9bfcd1">ADC_SQR4_SQ9_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29a0d4a6f880660cf26b39cb59c41f38">ADC_SQR4_SQ9_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f8350167490b687bef042c01a2b55b">ADC_SQR4_SQ9_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2291e9b36344e5a2b3c3bee01a57256">ADC_SQR4_SQ10</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad569b757639c8e18d6627679dd2baa63">ADC_SQR4_SQ10_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5382539b635f729cf2bab4e9ef374af2">ADC_SQR4_SQ10_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5ec71cd990f059000438871e773e76">ADC_SQR4_SQ10_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9fc736e02ad0990c34559b0de41787a">ADC_SQR4_SQ10_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947181161899c9ad2993515bf0e09949">ADC_SQR4_SQ10_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373bfa5e67dff6d54f489903fd70ffc2">ADC_SQR4_SQ11</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158f68e849077d0aceeafbab30a5c0b6">ADC_SQR4_SQ11_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23022baf8b595cf41d82011a6e9c44c0">ADC_SQR4_SQ11_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10db311c6d44f131faa2e7910bb9e693">ADC_SQR4_SQ11_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8665a7083517cbc00813334db54a7d02">ADC_SQR4_SQ11_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdab18f0926060dff760759daa0c4956">ADC_SQR4_SQ11_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dca3af614cc06addea7080a94180d7d">ADC_SQR4_SQ12</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991d67e9534f3ba27693d06eaaf0c9d6">ADC_SQR4_SQ12_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe90c7e1d5fea817a285045342f03d4">ADC_SQR4_SQ12_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cae58134b4feb58a41cfa9cf203cc6b">ADC_SQR4_SQ12_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc8f72b246f58ec0eeed66a4b5f0aa">ADC_SQR4_SQ12_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6ebd2540da770f652cbb1b2ef6a0df">ADC_SQR4_SQ12_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa0bed7683585af2d4079a81f626815">ADC_SQR5_SQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56e34aabf8d53e73aa4bb6e3b75c599f">ADC_SQR5_SQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b11d43c527a2cf645762fb7e7dec7fc">ADC_SQR5_SQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d50dc6ca741b26755dd82a1856cf53">ADC_SQR5_SQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a66193f8748453b0503ffffe6685f6a">ADC_SQR5_SQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5579b4580cdce4706fa615f64e9f96c9">ADC_SQR5_SQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5ad8afd70f9f28b4a88e386cc09cec">ADC_SQR5_SQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739ea0dec33eb0ad445d905d000c47cf">ADC_SQR5_SQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06cef57d15705909eb7f1bb37fecf25e">ADC_SQR5_SQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74c6612646d03d8fd53c8edfa4038290">ADC_SQR5_SQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga786b9443aed5508350e9bda84a097fb1">ADC_SQR5_SQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc36d94c0446bd7a7e45f1b2a7523867">ADC_SQR5_SQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21cc47dd6e091cfe7e362d3ea92ee053">ADC_SQR5_SQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68fd5161463707720627d3ed148d460d">ADC_SQR5_SQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf03153380c7947b1995af4ceffb7a9f">ADC_SQR5_SQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb60adcb4997e46789dcd056d567a8">ADC_SQR5_SQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb275820e78ec4fa0b89eea2b900ba0d">ADC_SQR5_SQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff202a53e417e424a86e9070cc05844">ADC_SQR5_SQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8271f2c544dc69679b563e5bc0c63501">ADC_SQR5_SQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90d273f9a3794cea4ae1ce554401883">ADC_SQR5_SQ5</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55fbd2e559c61002e6cf806e5efa354d">ADC_SQR5_SQ5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d54ba7312387b83825a952e3f200c3">ADC_SQR5_SQ5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc23fe907ee7f1e5f5c66ad2dab56327">ADC_SQR5_SQ5_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac924ad7abe86f80a79fe4466c25807c7">ADC_SQR5_SQ5_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22b8c36ef4145f39753847907cdfe59a">ADC_SQR5_SQ5_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72754a147002fa804b2f1943dc141b1a">ADC_SQR5_SQ6</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c53129c3e7b97f443ea6a9a27179e1">ADC_SQR5_SQ6_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e339f78ad8a541c3b3e7603669d3365">ADC_SQR5_SQ6_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6f6db546bdbb8d6b530e45d098404a4">ADC_SQR5_SQ6_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab698c700c93c937e1e6d490dbd7f1d56">ADC_SQR5_SQ6_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5620318bf1c13a50e7aba31fdffbbc3f">ADC_SQR5_SQ6_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42c066f5f48778246823d87f59493e25">ADC_SMPR3_SMP30</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72df4df060b473f2429ebe00e7ad8cb8">ADC_SMPR3_SMP30_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga572b7fc4787169fd1e0c7fef4b18191f">ADC_SMPR3_SMP30_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2568be2a152bb98295eaaaa340aabff">ADC_SMPR3_SMP30_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga329daaa958447b8b360ff3101c12bf89">ADC_SMPR3_SMP31</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e2f7e0c4128ab0989b2fb2e25d877c">ADC_SMPR3_SMP31_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad679afb6a16d000438f1b3eb5e0eb61a">ADC_SMPR3_SMP31_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5e426058610c1f4b1b9e5872d7eb6d">ADC_SMPR3_SMP31_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f13adc8261a3f8a9daade26ba345a71">ADC_CSR_ADONS1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793f677a6e13b096fb17d916bed37cef">AES_CR_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c80e8d81c50c097af9cf7de557df110">AES_CR_DATATYPE</a>&#160;&#160;&#160;((uint32_t)0x00000006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2764073cf0c876f608f91f8c14663e61">AES_CR_DATATYPE_0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga613f4a6783fc4eafef1ad142554ed74d">AES_CR_DATATYPE_1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6d9390051e249621eb513c23d12cb8">AES_CR_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000018)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa9dc6317e5abb4231933795c5a6462f">AES_CR_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2afbd18da49cf395ad0ed8d75dbc107d">AES_CR_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0480c556742416e139d9323edabfb0f">AES_CR_CHMOD</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc6e7f7797482bf5033109516c6896db">AES_CR_CHMOD_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4b9147f8228e54a153df8d8c64bf028">AES_CR_CHMOD_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba058729353aa9497c4373feb991c188">AES_CR_CCFC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb4462b7998b9fb644294b1f7fa9cf5">AES_CR_ERRC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be926131e23fcbd2e8199246cb65437">AES_CR_CCIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2c884de8c44e1389d50a592c212ddb">AES_CR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831cd81165de195754932cab9d09c98f">AES_CR_DMAINEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac31e5c71bed1ead58994864562f62d1b">AES_CR_DMAOUTEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2098ac19aa512efe6337d589236a92ff">AES_SR_CCF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00798a1b7171a2900332651f419cf45">AES_SR_RDERR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96bb31bb44f18978b4dd9e2aee509ee3">AES_SR_WRERR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab505bcce9a627fb2e2306722c128f2a6">AES_DINR</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562572001c9530f0f9c6ff42ec5ae77c">AES_DOUTR</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2553ad2e32ce799b3aa87eef6c35edb1">AES_KEYR0</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9406c2ad70ead61411fae9b3e88884">AES_KEYR1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga157c8025e6b04affd7f1a4158fb813c6">AES_KEYR2</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e084a1c01cdc48b94c0ccbf05c49519">AES_KEYR3</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cb856812f6947714e6d59bccae0e3b1">AES_IVR0</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83f2314b5d62989b83ca083854e34aa7">AES_IVR1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab213c20b767f9d2e9aa7156288c697">AES_IVR2</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9a4b4c613ced92f8c5c057d93704674">AES_IVR3</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e47bef7243bf58487191cfa1a2b92ee">COMP_CSR_10KPU</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d533e19d0355e57c31f05fa7376ae50">COMP_CSR_400KPU</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8652af41fff631fc3ccb6e29292b2792">COMP_CSR_10KPD</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63d40fb031fcecf6bf626608c5b79c9">COMP_CSR_400KPD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe77e34f0b50dd7d38b777c6495448f">COMP_CSR_CMP1EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3c12f885ef7b170df129f47f00acaa">COMP_CSR_SW1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f27dfdaa5e7261e84462f4a40a0eebd">COMP_CSR_CMP1OUT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53c3e4f4ab43d8aeeca7c58236e8a3bc">COMP_CSR_SPEED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb2aa3d0055f1246613d11407195e1d">COMP_CSR_CMP2OUT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e">COMP_CSR_VREFOUTEN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67164ea60986b0d8323dab125be2d7e0">COMP_CSR_WNDWE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad643b8237ac05f37e844c4623eee38e2">COMP_CSR_INSEL</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c878cb32e006482652690adead3e74">COMP_CSR_INSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c924a874286b31ae1854c97ebe3ad6a">COMP_CSR_INSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9163490c0de87d801562c28aee779281">COMP_CSR_INSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38311a7b049416e9eb89c4d5e1bee615">COMP_CSR_OUTSEL</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6107493783e3f6576cbbb5abf8be4b8f">COMP_CSR_OUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa5c5275916b906ea0bc1bbdb634ab6">COMP_CSR_OUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae988c09e46307cf68c8da5708ef08bba">COMP_CSR_OUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebc554efe1fbb906964fc9bfa971b834">COMP_CSR_FCH3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa55cfd36c5e8419dce09a73310d71acf">COMP_CSR_FCH8</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f3961e44566985baff979b3de49eb">COMP_CSR_RCH13</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb7a410881f0816c137867c22153987">COMP_CSR_CAIE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8693eb5905a8e66a8301965772b6163">COMP_CSR_CAIF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8464fe51ce24b7f198455dc2fb31c4f">COMP_CSR_TSUSP</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e">OPAMP_CSR_OPA1PD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef">OPAMP_CSR_S3SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a">OPAMP_CSR_S4SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9">OPAMP_CSR_S5SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b">OPAMP_CSR_S6SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3">OPAMP_CSR_OPA1CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4">OPAMP_CSR_OPA1CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a">OPAMP_CSR_OPA1LPM</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd">OPAMP_CSR_OPA2PD</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed">OPAMP_CSR_S3SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5">OPAMP_CSR_S4SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798">OPAMP_CSR_S5SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee">OPAMP_CSR_S6SEL2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414">OPAMP_CSR_OPA2CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99">OPAMP_CSR_OPA2CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f">OPAMP_CSR_OPA2LPM</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676">OPAMP_CSR_OPA3PD</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8">OPAMP_CSR_S3SEL3</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d">OPAMP_CSR_S4SEL3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2">OPAMP_CSR_S5SEL3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d">OPAMP_CSR_S6SEL3</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc">OPAMP_CSR_OPA3CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78">OPAMP_CSR_OPA3CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd">OPAMP_CSR_OPA3LPM</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439">OPAMP_CSR_ANAWSEL1</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7">OPAMP_CSR_ANAWSEL2</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691">OPAMP_CSR_ANAWSEL3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a">OPAMP_CSR_S7SEL2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4">OPAMP_CSR_AOP_RANGE</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939">OPAMP_CSR_OPA1CALOUT</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f">OPAMP_CSR_OPA2CALOUT</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c">OPAMP_CSR_OPA3CALOUT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8305bb177fa09fa517ea4b19ea3608c8">OPAMP_OTR_AO1_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad26269f17246a77eef9128141817d6fb">OPAMP_OTR_AO2_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x000FFC00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabab4f16051586e59b29f84c3b3316eca">OPAMP_OTR_AO3_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x3FF00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391">OPAMP_OTR_OT_USER</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d67d0c010127eeb9579d64ef4f50b8e">OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae84ec59f1995faa1f0018e7931cf42b6">OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x000FFC00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9e1e43bbc700b5b4f570e65803ab94">OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x3FF00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15">DAC_CR_DMAUDRIE2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0xFFF00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45">DBGMCU_APB1_FZ_DBG_TIM4_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">DBGMCU_APB1_FZ_DBG_TIM5_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b">DBGMCU_APB1_FZ_DBG_TIM7_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb">DBGMCU_APB2_FZ_DBG_TIM10_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c">DMA_CCR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9">DMA_CCR1_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262">DMA_CCR1_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4">DMA_CCR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53">DMA_CCR1_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995">DMA_CCR1_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">DMA_CCR1_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">DMA_CCR1_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06">DMA_CCR1_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707">DMA_CCR1_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f">DMA_CCR1_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc">DMA_CCR1_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb">DMA_CCR1_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358">DMA_CCR1_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70">DMA_CCR1_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375">DMA_CCR1_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8">DMA_CCR1_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47">DMA_CCR2_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17">DMA_CCR2_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1">DMA_CCR2_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005">DMA_CCR2_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3">DMA_CCR2_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043">DMA_CCR2_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34">DMA_CCR2_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb">DMA_CCR2_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487">DMA_CCR2_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5">DMA_CCR2_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4">DMA_CCR2_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a">DMA_CCR2_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930">DMA_CCR2_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984">DMA_CCR2_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87">DMA_CCR2_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd">DMA_CCR2_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116">DMA_CCR2_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8">DMA_CCR2_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f">DMA_CCR3_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c">DMA_CCR3_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b">DMA_CCR3_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">DMA_CCR3_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7">DMA_CCR3_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499">DMA_CCR3_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64">DMA_CCR3_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708">DMA_CCR3_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855">DMA_CCR3_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee">DMA_CCR3_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9">DMA_CCR3_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635">DMA_CCR3_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203">DMA_CCR3_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca">DMA_CCR3_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f">DMA_CCR3_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd">DMA_CCR3_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a">DMA_CCR3_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8">DMA_CCR3_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271">DMA_CCR4_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a">DMA_CCR4_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67">DMA_CCR4_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b">DMA_CCR4_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72">DMA_CCR4_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb">DMA_CCR4_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b">DMA_CCR4_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b">DMA_CCR4_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992">DMA_CCR4_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1">DMA_CCR4_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d">DMA_CCR4_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9">DMA_CCR4_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51">DMA_CCR4_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7">DMA_CCR4_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0">DMA_CCR4_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7">DMA_CCR4_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b">DMA_CCR4_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011">DMA_CCR4_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037">DMA_CCR5_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344">DMA_CCR5_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f">DMA_CCR5_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb">DMA_CCR5_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee">DMA_CCR5_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595">DMA_CCR5_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16">DMA_CCR5_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d">DMA_CCR5_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519">DMA_CCR5_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c">DMA_CCR5_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d">DMA_CCR5_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669">DMA_CCR5_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7">DMA_CCR5_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7">DMA_CCR5_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14">DMA_CCR5_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">DMA_CCR5_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c">DMA_CCR5_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4">DMA_CCR5_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62">DMA_CCR6_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152">DMA_CCR6_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863">DMA_CCR6_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">DMA_CCR6_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5">DMA_CCR6_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8">DMA_CCR6_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078">DMA_CCR6_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8">DMA_CCR6_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18">DMA_CCR6_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0">DMA_CCR6_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b">DMA_CCR6_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8">DMA_CCR6_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c">DMA_CCR6_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9">DMA_CCR6_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9">DMA_CCR6_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7">DMA_CCR6_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab">DMA_CCR6_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7">DMA_CCR6_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a">DMA_CCR7_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64">DMA_CCR7_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d">DMA_CCR7_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9">DMA_CCR7_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a">DMA_CCR7_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87">DMA_CCR7_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf">DMA_CCR7_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d">DMA_CCR7_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16">DMA_CCR7_PSIZE</a>&#160;&#160;&#160;,         ((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18">DMA_CCR7_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556">DMA_CCR7_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b">DMA_CCR7_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54">DMA_CCR7_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506">DMA_CCR7_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801">DMA_CCR7_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769">DMA_CCR7_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c">DMA_CCR7_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948">DMA_CCR7_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">DMA_CNDTR1_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">DMA_CNDTR2_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">DMA_CNDTR3_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">DMA_CNDTR4_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">DMA_CNDTR5_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">DMA_CNDTR6_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">DMA_CNDTR7_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">DMA_CPAR1_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">DMA_CPAR2_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">DMA_CPAR3_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">DMA_CPAR4_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">DMA_CPAR5_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">DMA_CPAR6_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">DMA_CPAR7_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">DMA_CMAR1_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">DMA_CMAR2_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">DMA_CMAR3_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">DMA_CMAR4_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">DMA_CMAR5_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">DMA_CMAR6_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">DMA_CMAR7_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91">EXTI_RTSR_TR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c">EXTI_FTSR_TR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456">EXTI_SWIER_SWIER23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7">EXTI_PR_PR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">FLASH_ACR_ACC64</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4">FLASH_ACR_SLEEP_PD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda">FLASH_ACR_RUN_PD</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128">FLASH_PECR_PELOCK</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a">FLASH_PECR_PRGLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b">FLASH_PECR_OPTLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b">FLASH_PECR_PROG</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130">FLASH_PECR_DATA</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96fabb6c304216a854d59ffda3b09051">FLASH_PECR_FTDW</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e">FLASH_PECR_ERASE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383">FLASH_PECR_FPRG</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5102bfaac2fb827781436acee8638257">FLASH_PECR_PARALLBANK</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2">FLASH_PECR_EOPIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1">FLASH_PECR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b">FLASH_PECR_OBL_LAUNCH</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21bd32bce722ad27d2a62672a0b87ff">FLASH_PDKEYR_PDKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd">FLASH_PEKEYR_PEKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad941ae0a8c092d4ca8e359acf85ea24e">FLASH_PRGKEYR_PRGKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd0141a93ef59ccddaf5b7af9bd9003a">FLASH_SR_ENHV</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f">FLASH_SR_READY</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387">FLASH_SR_SIZERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d">FLASH_SR_OPTVERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea5a1af21c2ba9b6758fa86b17df0a7">FLASH_SR_OPTVERRUSR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a>&#160;&#160;&#160;((uint16_t)0x000000AA)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7be924b0f54da2b7d2806d994e246057">FLASH_OBR_BOR_LEV</a>&#160;&#160;&#160;((uint16_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;((uint32_t)0x00700000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f75e0af64c5616887a9455e965c24e8">FLASH_OBR_nRST_BFB2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae679750359efe8ad28dabb98d5f2b849">FLASH_WRPR1_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab61ca49d4a96a6a9c46fb656eac8187">FLASH_WRPR2_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b64d47643f8d3c08c2be0722ff23b93"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER0" ref="ga7b64d47643f8d3c08c2be0722ff23b93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER0</b>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9547fc54057db093f9ee4b846fcc4723"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER0_0" ref="ga9547fc54057db093f9ee4b846fcc4723" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER0_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e77a3bc750fe2ea8e06da301c65d6ef"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER0_1" ref="ga9e77a3bc750fe2ea8e06da301c65d6ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER0_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e0597b084c911728ee92b5fc4a2ae5a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER1" ref="ga2e0597b084c911728ee92b5fc4a2ae5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER1</b>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d85123ad7c77e052b542f2df47a1371"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER1_0" ref="ga5d85123ad7c77e052b542f2df47a1371" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER1_0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9f16759689b9ac61d9c68842ac49746"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER1_1" ref="gad9f16759689b9ac61d9c68842ac49746" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER1_1</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06865341707bb4dd9671ce464d99ab2c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER2" ref="ga06865341707bb4dd9671ce464d99ab2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER2</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06e9f9713b7a822784cd2c0fa79dcff0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER2_0" ref="ga06e9f9713b7a822784cd2c0fa79dcff0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER2_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97f7959265384b2621288c8340990665"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER2_1" ref="ga97f7959265384b2621288c8340990665" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER2_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae06c9d07a091fb64ab53d0c899a9dda5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER3" ref="gae06c9d07a091fb64ab53d0c899a9dda5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER3</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4aeeac804c07e25aeff31bebf3a639f6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER3_0" ref="ga4aeeac804c07e25aeff31bebf3a639f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER3_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc09e4958f306ddcb6107942504b45e0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER3_1" ref="gafc09e4958f306ddcb6107942504b45e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER3_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52cf9361d90c863c107cdeb859bd8b41"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER4" ref="ga52cf9361d90c863c107cdeb859bd8b41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER4</b>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67276f1aa615d1af388fef7232483795"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER4_0" ref="ga67276f1aa615d1af388fef7232483795" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER4_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5203150980865199911d58af22f49567"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER4_1" ref="ga5203150980865199911d58af22f49567" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER4_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae94ab55c126ff24572bbff0da5a3f360"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER5" ref="gae94ab55c126ff24572bbff0da5a3f360" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER5</b>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62665be9bddb711eedf99c85e37bb5ad"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER5_0" ref="ga62665be9bddb711eedf99c85e37bb5ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER5_0</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5096355e22b25bd4e6324399d5764630"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER5_1" ref="ga5096355e22b25bd4e6324399d5764630" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER5_1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97a85a1bb88cf8f730e0de38cb664282"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER6" ref="ga97a85a1bb88cf8f730e0de38cb664282" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER6</b>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf45f41af21a000ab66da5b99b998deb3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER6_0" ref="gaf45f41af21a000ab66da5b99b998deb3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER6_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41dfd1f39fe849fe3707ebf2ac0d8371"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER6_1" ref="ga41dfd1f39fe849fe3707ebf2ac0d8371" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER6_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22dc08ecc39bceba020d8e5949b658e0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER7" ref="ga22dc08ecc39bceba020d8e5949b658e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER7</b>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga585ab6cb29e3763ab8c1e997c55f2b43"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER7_0" ref="ga585ab6cb29e3763ab8c1e997c55f2b43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER7_0</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b5cca014fc55f64cdbbb42ea0515e05"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER7_1" ref="ga2b5cca014fc55f64cdbbb42ea0515e05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER7_1</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac41f2174ef4444c685ea92da1258c678"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER8" ref="gac41f2174ef4444c685ea92da1258c678" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER8</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cdb8e55aa223af568ae12d316a22f8d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER8_0" ref="ga2cdb8e55aa223af568ae12d316a22f8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER8_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0729411ccd74a91cdd0f23adada25782"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER8_1" ref="ga0729411ccd74a91cdd0f23adada25782" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER8_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d4ed9018bf72565bab1d08c476fed20"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER9" ref="ga5d4ed9018bf72565bab1d08c476fed20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER9</b>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea7c7ec787b1ee1ae7e0b4da216eb418"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER9_0" ref="gaea7c7ec787b1ee1ae7e0b4da216eb418" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER9_0</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5cd33689071b7af70ece64a371645df"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER9_1" ref="gaa5cd33689071b7af70ece64a371645df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER9_1</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacbdb241d7bebde85d7d0b42c2f35563"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER10" ref="gaacbdb241d7bebde85d7d0b42c2f35563" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER10</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f4d2b18e57e7b2f600e4f5d9b17bd95"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER10_0" ref="ga6f4d2b18e57e7b2f600e4f5d9b17bd95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER10_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dcae08e0f7afc002658a4ef4a764dc4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER10_1" ref="ga9dcae08e0f7afc002658a4ef4a764dc4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER10_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf18bc295f7195fc050221287c4564474"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER11" ref="gaf18bc295f7195fc050221287c4564474" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER11</b>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4082cd576f50cd2687e45557b70d458"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER11_0" ref="gaf4082cd576f50cd2687e45557b70d458" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER11_0</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b2f611ae75f3441bad03866550f6263"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER11_1" ref="ga1b2f611ae75f3441bad03866550f6263" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER11_1</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63101c5c410b55b668ec190422dc3597"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER12" ref="ga63101c5c410b55b668ec190422dc3597" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER12</b>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa89cd8ed328ed0116cbf51810fcd8788"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER12_0" ref="gaa89cd8ed328ed0116cbf51810fcd8788" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER12_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74f91bdd676e477e4c19d30d3ea5c4c8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER12_1" ref="ga74f91bdd676e477e4c19d30d3ea5c4c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER12_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga353af246bef5dca5aadfe6fe3fd695c3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER13" ref="ga353af246bef5dca5aadfe6fe3fd695c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER13</b>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc01e2e6cf45e8ec27d3a66ff36c2cfa"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER13_0" ref="gabc01e2e6cf45e8ec27d3a66ff36c2cfa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER13_0</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71a30088f5475ae8774404ae7d41872e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER13_1" ref="ga71a30088f5475ae8774404ae7d41872e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER13_1</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18a722f9682045c1d2460fedf32b02b1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER14" ref="ga18a722f9682045c1d2460fedf32b02b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER14</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad295063c22bd981239bc1b26f2e7f9c0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER14_0" ref="gad295063c22bd981239bc1b26f2e7f9c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER14_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ff3a914796db9625d86996b6f6f5288"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER14_1" ref="ga0ff3a914796db9625d86996b6f6f5288" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER14_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefc40e6fae78c1c5c857346793f9d4c8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER15" ref="gaefc40e6fae78c1c5c857346793f9d4c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER15</b>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c4b7f270eb99d851b84b9917fe49564"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER15_0" ref="ga6c4b7f270eb99d851b84b9917fe49564" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER15_0</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9297c041f5f74aec73e6f4dd89ad819c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_MODER_MODER15_1" ref="ga9297c041f5f74aec73e6f4dd89ad819c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODER_MODER15_1</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2f02eab04f88423789f532370680305"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_0" ref="gaf2f02eab04f88423789f532370680305" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a842ad8f83c21f019f2e1e08f104a7f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_1" ref="ga8a842ad8f83c21f019f2e1e08f104a7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d3a246b6320fc51b39123249e1e6817"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_2" ref="ga3d3a246b6320fc51b39123249e1e6817" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef881bb4fa6b2dd9cecd4ee1385b6361"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_3" ref="gaef881bb4fa6b2dd9cecd4ee1385b6361" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c3cc7a0b2c9b99212879cc8d7455258"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_4" ref="ga8c3cc7a0b2c9b99212879cc8d7455258" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa0dd76857b25ae35a785cee97c8403d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_5" ref="gaaa0dd76857b25ae35a785cee97c8403d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dbea639fd4ffe59a706a11fb1ee104b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_6" ref="ga1dbea639fd4ffe59a706a11fb1ee104b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaacead96dc3377342af4aa18adf6453e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_7" ref="gaaacead96dc3377342af4aa18adf6453e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a1f64fdf2ab84c634c0fa8cb060a65f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_8" ref="ga5a1f64fdf2ab84c634c0fa8cb060a65f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5c7deea3d764bb3999578030e3158aa"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_9" ref="gaa5c7deea3d764bb3999578030e3158aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc1ef9cbe4226f9616c64bb641b44b3b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_10" ref="gadc1ef9cbe4226f9616c64bb641b44b3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd4fc33a12439fdf4ada19c04227dea7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_11" ref="gafd4fc33a12439fdf4ada19c04227dea7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24e978fcc3d4e87bed919511e1226f0c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_12" ref="ga24e978fcc3d4e87bed919511e1226f0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c5d7751cfdfaf58782f01692d8c88e8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_13" ref="ga7c5d7751cfdfaf58782f01692d8c88e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c26938a0e8c03d90a966fc33f186e50"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_14" ref="ga6c26938a0e8c03d90a966fc33f186e50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51f153263d58a45fc2ef0734fc3f73eb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_OT_15" ref="ga51f153263d58a45fc2ef0734fc3f73eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_OT_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86a137cc8e566a0da86e2fd4778938a6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR0" ref="ga86a137cc8e566a0da86e2fd4778938a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0</b>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95ff622f2b5941ce7202fe97a6e8c730"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR0_0" ref="ga95ff622f2b5941ce7202fe97a6e8c730" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a8e561180cdfcb7440a017d2aa10f59"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR0_1" ref="ga5a8e561180cdfcb7440a017d2aa10f59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR0_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9aca2c7cf73dd7a08fee8ae9a675c1d5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR1" ref="ga9aca2c7cf73dd7a08fee8ae9a675c1d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1</b>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dd10c0d3419e2d2fda1af77fbc28156"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR1_0" ref="ga5dd10c0d3419e2d2fda1af77fbc28156" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1_0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ebe740312db53a7d49ff7f78436bcb6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR1_1" ref="ga4ebe740312db53a7d49ff7f78436bcb6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR1_1</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f3dd6eabaf2dee10a45718bf9214bff"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR2" ref="ga9f3dd6eabaf2dee10a45718bf9214bff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga285b9f4328a29f624945f8fc57daab0e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR2_0" ref="ga285b9f4328a29f624945f8fc57daab0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb41ac1ecdc620a7888e9714f36611c2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR2_1" ref="gaeb41ac1ecdc620a7888e9714f36611c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR2_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3bd77104c298e2cc79608954ed8a81e6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR3" ref="ga3bd77104c298e2cc79608954ed8a81e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86ad8f39a6399526c2a06f5e481b7edd"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR3_0" ref="ga86ad8f39a6399526c2a06f5e481b7edd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cbbc6c634d9f64d2959bfce25e475e3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR3_1" ref="ga4cbbc6c634d9f64d2959bfce25e475e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR3_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae993f7764c1e10e2f5022cba2a081f97"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR4" ref="gae993f7764c1e10e2f5022cba2a081f97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4</b>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e6579b81f162ca8d4b8ee6690b258e9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR4_0" ref="ga1e6579b81f162ca8d4b8ee6690b258e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56650b0113cbb5ed50903e684abfdabc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR4_1" ref="ga56650b0113cbb5ed50903e684abfdabc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR4_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6e84a83dd64be450a33a67c9ba44add"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR5" ref="gaa6e84a83dd64be450a33a67c9ba44add" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5</b>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ee63c65224da433a0f588bdd579c88d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR5_0" ref="ga0ee63c65224da433a0f588bdd579c88d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5_0</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9feeadb829cbfbcc7f5ff5aa614e35de"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR5_1" ref="ga9feeadb829cbfbcc7f5ff5aa614e35de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR5_1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa153220faa507b53170bd49dcffcfc76"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR6" ref="gaa153220faa507b53170bd49dcffcfc76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6</b>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga314fae4f204824abf26545482246eb46"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR6_0" ref="ga314fae4f204824abf26545482246eb46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5502c629c3894c58a5e3e5e4398f92b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR6_1" ref="gad5502c629c3894c58a5e3e5e4398f92b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR6_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga187b9c0a07272ef24ff4e579c2c724a9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR7" ref="ga187b9c0a07272ef24ff4e579c2c724a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7</b>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa351c9cc66134dd2077fe4936e10068e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR7_0" ref="gaa351c9cc66134dd2077fe4936e10068e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7_0</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5824b9a56d3ab570c90c02e959f8e8a3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR7_1" ref="ga5824b9a56d3ab570c90c02e959f8e8a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR7_1</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57fdec64829712f410b7099168d03335"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR8" ref="ga57fdec64829712f410b7099168d03335" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00e257135823303b40c2dfe2054c72e6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR8_0" ref="ga00e257135823303b40c2dfe2054c72e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab026b036652fcab5dbec7fcccd8ec117"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR8_1" ref="gab026b036652fcab5dbec7fcccd8ec117" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR8_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2974e9de8b939e683976d3244f946c5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR9" ref="gaf2974e9de8b939e683976d3244f946c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9</b>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga922dc2241064ba91a32163b52dc979a1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR9_0" ref="ga922dc2241064ba91a32163b52dc979a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9_0</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8958bf41efda58bc0c216496c3523a95"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR9_1" ref="ga8958bf41efda58bc0c216496c3523a95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR9_1</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f368a4fe9f84a2a1f75127cd92de706"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR10" ref="ga7f368a4fe9f84a2a1f75127cd92de706" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad24e2db3605c0510221a5d6cc18de45d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR10_0" ref="gad24e2db3605c0510221a5d6cc18de45d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0b5fe166b79464e9419092b50a216e8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR10_1" ref="gac0b5fe166b79464e9419092b50a216e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR10_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f6fbff92ca95c7b4b49b773993af08f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR11" ref="ga6f6fbff92ca95c7b4b49b773993af08f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11</b>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7413457e1249fedd60208f6d1fe66fec"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR11_0" ref="ga7413457e1249fedd60208f6d1fe66fec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11_0</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5a0177db55f86818a42240bf188c0bc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR11_1" ref="gad5a0177db55f86818a42240bf188c0bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR11_1</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9928dcdc592ee959941c97aed702a99"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR12" ref="gac9928dcdc592ee959941c97aed702a99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12</b>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68d9034e325bf95773f70a9cc94598af"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR12_0" ref="ga68d9034e325bf95773f70a9cc94598af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga225f0a354cd3c2391ed922b08dbc0cae"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR12_1" ref="ga225f0a354cd3c2391ed922b08dbc0cae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR12_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09d3845b5e708a7636cddf01c5a30468"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR13" ref="ga09d3845b5e708a7636cddf01c5a30468" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13</b>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93ce0e08aefefa639657d0ca1a169557"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR13_0" ref="ga93ce0e08aefefa639657d0ca1a169557" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13_0</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fee18398176eeceef1a6a0229d81029"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR13_1" ref="ga2fee18398176eeceef1a6a0229d81029" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR13_1</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae956b8918d07e914a3f9861de501623f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR14" ref="gae956b8918d07e914a3f9861de501623f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcec6386ada8c016b4696b853a6d1ff1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR14_0" ref="gafcec6386ada8c016b4696b853a6d1ff1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8fb23e47faf2dd2b69a22e36c4ea56d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR14_1" ref="gae8fb23e47faf2dd2b69a22e36c4ea56d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR14_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b405fe1beed00abecfb3d83b9f94b65"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR15" ref="ga9b405fe1beed00abecfb3d83b9f94b65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15</b>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga782862d03460b05a56d3287c971aabc8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR15_0" ref="ga782862d03460b05a56d3287c971aabc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15_0</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga929ae0a4ff8f30c45042715a73ab1ad7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OSPEEDER_OSPEEDR15_1" ref="ga929ae0a4ff8f30c45042715a73ab1ad7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OSPEEDER_OSPEEDR15_1</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04d9e85c6ccb1c915142139b2fd40277"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR0" ref="ga04d9e85c6ccb1c915142139b2fd40277" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR0</b>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90ce7d30e6ae0b2faca4a6861ecc4cc6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR0_0" ref="ga90ce7d30e6ae0b2faca4a6861ecc4cc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR0_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafce37884b3fefd13f415d3d0e86cba54"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR0_1" ref="gafce37884b3fefd13f415d3d0e86cba54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR0_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fc992293f3aea2c0bfb5a04524a0f29"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR1" ref="ga2fc992293f3aea2c0bfb5a04524a0f29" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR1</b>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf102b1b4f826fdc1febfeaf42a7d8a7f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR1_0" ref="gaf102b1b4f826fdc1febfeaf42a7d8a7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR1_0</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33e13010f729b9a9555c1af45ee42bf7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR1_1" ref="ga33e13010f729b9a9555c1af45ee42bf7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR1_1</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga719f6a7905af1965aeb1d22053819ea4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR2" ref="ga719f6a7905af1965aeb1d22053819ea4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR2</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae53f1f88362bc9d12367842b2c41ac5f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR2_0" ref="gae53f1f88362bc9d12367842b2c41ac5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR2_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad00c76742cc343b8be0aef2b7a552b21"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR2_1" ref="gad00c76742cc343b8be0aef2b7a552b21" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR2_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaae9d69d2db60b442144cc0f7427455d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR3" ref="gaaae9d69d2db60b442144cc0f7427455d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR3</b>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR3_0" ref="ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR3_0</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bd409075d0271cfcf5f2a382f55af83"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR3_1" ref="ga9bd409075d0271cfcf5f2a382f55af83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR3_1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46b83340a77ca8575458294e095a1b3e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR4" ref="ga46b83340a77ca8575458294e095a1b3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR4</b>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaaa42ab206386a753e8d57b76761d787"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR4_0" ref="gaaaa42ab206386a753e8d57b76761d787" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR4_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7c19b72c8d4ebff81d9e7a6bb292d9e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR4_1" ref="gaa7c19b72c8d4ebff81d9e7a6bb292d9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR4_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga184f05795320c61aac7d5f99875aaaf3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR5" ref="ga184f05795320c61aac7d5f99875aaaf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR5</b>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga407f836cfe9440c0a9346bae50593324"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR5_0" ref="ga407f836cfe9440c0a9346bae50593324" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR5_0</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e969eee59eb13d03cecb10296f3cba3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR5_1" ref="ga6e969eee59eb13d03cecb10296f3cba3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR5_1</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga867aff49673e9c790a7c07ffc94c9426"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR6" ref="ga867aff49673e9c790a7c07ffc94c9426" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR6</b>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa74c5941b0d588bfd8334c97dd16871e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR6_0" ref="gaa74c5941b0d588bfd8334c97dd16871e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR6_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84fe57689233ae16b9b38b3db0f8b31b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR6_1" ref="ga84fe57689233ae16b9b38b3db0f8b31b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR6_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa747a73c564fc74b1b7cf597b4df2e2f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR7" ref="gaa747a73c564fc74b1b7cf597b4df2e2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR7</b>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b75312f187bed2ef764a0f244b8cd1b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR7_0" ref="ga7b75312f187bed2ef764a0f244b8cd1b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR7_0</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga284ea60cb769d74a000af43ddebfdbeb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR7_1" ref="ga284ea60cb769d74a000af43ddebfdbeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR7_1</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c9d14950ed3985ab81c13047ac0df81"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR8" ref="ga1c9d14950ed3985ab81c13047ac0df81" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR8</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76b3b97a4a27a8bb2e942c0f95f7af31"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR8_0" ref="ga76b3b97a4a27a8bb2e942c0f95f7af31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR8_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9963e91e82f1059ec170793cbf32986"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR8_1" ref="gab9963e91e82f1059ec170793cbf32986" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR8_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35b41b7cab641de2538e1e1d21562bc8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR9" ref="ga35b41b7cab641de2538e1e1d21562bc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR9</b>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45a4501a9b4ff20e5404a97031e02537"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR9_0" ref="ga45a4501a9b4ff20e5404a97031e02537" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR9_0</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef8b9bad1bc1bb219f6b51bb12c48e67"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR9_1" ref="gaef8b9bad1bc1bb219f6b51bb12c48e67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR9_1</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3ea3497ce2e90ac0e709e7a99088b09"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR10" ref="gac3ea3497ce2e90ac0e709e7a99088b09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR10</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67fd34cdbc389ee49f5a9bf1271d7dd9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR10_0" ref="ga67fd34cdbc389ee49f5a9bf1271d7dd9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR10_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08ac8e25da27d1b6c97647fd18b3a335"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR10_1" ref="ga08ac8e25da27d1b6c97647fd18b3a335" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR10_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa93fd3e658c07a9daf9c8016fb4cf46"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR11" ref="gaaa93fd3e658c07a9daf9c8016fb4cf46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR11</b>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18b3ea6ccb52b072cb19d6677b610831"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR11_0" ref="ga18b3ea6ccb52b072cb19d6677b610831" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR11_0</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78a3508e309b9acfa99c3a4301dfb0d8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR11_1" ref="ga78a3508e309b9acfa99c3a4301dfb0d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR11_1</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ae4262e6f46de65ce93149a20e0d006"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR12" ref="ga9ae4262e6f46de65ce93149a20e0d006" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR12</b>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a0cd6d85037a7ae0d19806a7dc428a0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR12_0" ref="ga9a0cd6d85037a7ae0d19806a7dc428a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR12_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga460b8f9029d8703782110e118fd6ccdb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR12_1" ref="ga460b8f9029d8703782110e118fd6ccdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR12_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63ee70f61bc9df40d9b38af69f93a7e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR13" ref="gaa63ee70f61bc9df40d9b38af69f93a7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR13</b>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae29eccc9daf15c787ebfc26af3fb3194"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR13_0" ref="gae29eccc9daf15c787ebfc26af3fb3194" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR13_0</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80eddbf0106ccf71413851269315125d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR13_1" ref="ga80eddbf0106ccf71413851269315125d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR13_1</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62f533a38f324be7e3e68f5c0f2b3570"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR14" ref="ga62f533a38f324be7e3e68f5c0f2b3570" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR14</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8521ddc4fa71b57540b61ec7803e77f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR14_0" ref="gad8521ddc4fa71b57540b61ec7803e77f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR14_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5bcc6307af9a6e5f578dfcb4fda49b3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR14_1" ref="gac5bcc6307af9a6e5f578dfcb4fda49b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR14_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac266bda493b96f1200bc0f7ae05a7475"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR15" ref="gac266bda493b96f1200bc0f7ae05a7475" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR15</b>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b6f6a720852e3791433148aab8b722c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR15_0" ref="ga0b6f6a720852e3791433148aab8b722c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR15_0</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d827196cbbdebdf82554c8c04a1db6f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_PUPDR_PUPDR15_1" ref="ga0d827196cbbdebdf82554c8c04a1db6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PUPDR_PUPDR15_1</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7691154d734ec08089eb3dc28a369726"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_0" ref="ga7691154d734ec08089eb3dc28a369726" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4b3e9ceaa683b7cbc89f2507ef0f110"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_1" ref="gad4b3e9ceaa683b7cbc89f2507ef0f110" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf32691b8213a6b9c7ddb164bcc66af7f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_2" ref="gaf32691b8213a6b9c7ddb164bcc66af7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga172dc9a76f772c8e386ac0162e0a52fa"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_3" ref="ga172dc9a76f772c8e386ac0162e0a52fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5aded5247a4fa0834a311679c593fcd7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_4" ref="ga5aded5247a4fa0834a311679c593fcd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e7bf44f34ab51218a24b6b9467e9166"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_5" ref="ga4e7bf44f34ab51218a24b6b9467e9166" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6aa5a3c8353ab0ce15d6500baf902e8b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_6" ref="ga6aa5a3c8353ab0ce15d6500baf902e8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeccc9232d1758570c7dd9d8733d9f5b6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_7" ref="gaeccc9232d1758570c7dd9d8733d9f5b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b5f3c629daa6d4dd3ace095a127f9e1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_8" ref="ga2b5f3c629daa6d4dd3ace095a127f9e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd452f85fa151363ffbf1d263185ef0d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_9" ref="gacd452f85fa151363ffbf1d263185ef0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff38e1078878bdd79375295e7ab829b5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_10" ref="gaff38e1078878bdd79375295e7ab829b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84c3f48e386abf1f6d97e4fb86cbaa7c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_11" ref="ga84c3f48e386abf1f6d97e4fb86cbaa7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec151d78711f0274d3ab5b239884e645"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_12" ref="gaec151d78711f0274d3ab5b239884e645" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6771a14a3c52f397295737e509633b05"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_13" ref="ga6771a14a3c52f397295737e509633b05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0b8882f4473b5d65266792ed631f0bb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_14" ref="gae0b8882f4473b5d65266792ed631f0bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fa9b2bca3451f0be4560333692fb5a4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_IDR_IDR_15" ref="ga5fa9b2bca3451f0be4560333692fb5a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5485fbd720ed7ddb22eb3ec11245efbc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_0" ref="ga5485fbd720ed7ddb22eb3ec11245efbc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_0</b>&#160;&#160;&#160;GPIO_IDR_IDR_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf13669e5ac3f49834766cd99be03a0d7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_1" ref="gaf13669e5ac3f49834766cd99be03a0d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_1</b>&#160;&#160;&#160;GPIO_IDR_IDR_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3936b414ffd9d8a7a546ecf5bee71c3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_2" ref="gad3936b414ffd9d8a7a546ecf5bee71c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_2</b>&#160;&#160;&#160;GPIO_IDR_IDR_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba6136975598a69ca053a924534829f2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_3" ref="gaba6136975598a69ca053a924534829f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_3</b>&#160;&#160;&#160;GPIO_IDR_IDR_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4b22966bfccc5de30156b87a60db42a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_4" ref="gab4b22966bfccc5de30156b87a60db42a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_4</b>&#160;&#160;&#160;GPIO_IDR_IDR_4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga503034ab19d01c3c5535208dbdaa5160"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_5" ref="ga503034ab19d01c3c5535208dbdaa5160" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_5</b>&#160;&#160;&#160;GPIO_IDR_IDR_5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6b972f5d1e519823d58098533346aa2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_6" ref="gad6b972f5d1e519823d58098533346aa2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_6</b>&#160;&#160;&#160;GPIO_IDR_IDR_6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1360495ee0a8ee3f1a6e858744b76693"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_7" ref="ga1360495ee0a8ee3f1a6e858744b76693" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_7</b>&#160;&#160;&#160;GPIO_IDR_IDR_7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0999b31939326c4558ff7383fb1d45c3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_8" ref="ga0999b31939326c4558ff7383fb1d45c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_8</b>&#160;&#160;&#160;GPIO_IDR_IDR_8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86496faba77364680e3abb58b99636b3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_9" ref="ga86496faba77364680e3abb58b99636b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_9</b>&#160;&#160;&#160;GPIO_IDR_IDR_9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38f82a10903250be4e628771b0276761"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_10" ref="ga38f82a10903250be4e628771b0276761" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_10</b>&#160;&#160;&#160;GPIO_IDR_IDR_10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b3d81079aa482c4670efbe56da9c827"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_11" ref="ga4b3d81079aa482c4670efbe56da9c827" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_11</b>&#160;&#160;&#160;GPIO_IDR_IDR_11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf53e6338143d8457b3db5c6846349910"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_12" ref="gaf53e6338143d8457b3db5c6846349910" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_12</b>&#160;&#160;&#160;GPIO_IDR_IDR_12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5afdc7a368dcf575096f85deaea5ef01"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_13" ref="ga5afdc7a368dcf575096f85deaea5ef01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_13</b>&#160;&#160;&#160;GPIO_IDR_IDR_13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ecbcd9d656d45bb5de5da1506ed1234"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_14" ref="ga2ecbcd9d656d45bb5de5da1506ed1234" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_14</b>&#160;&#160;&#160;GPIO_IDR_IDR_14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63220a77d16ca7e1475c67cfdf1ad8fd"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_IDR_15" ref="ga63220a77d16ca7e1475c67cfdf1ad8fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_IDR_15</b>&#160;&#160;&#160;GPIO_IDR_IDR_15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42386f40895bc86ff49eefe80708bbc6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_0" ref="ga42386f40895bc86ff49eefe80708bbc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7680b11616859cd0f462703224511fb2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_1" ref="ga7680b11616859cd0f462703224511fb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae93b86fd4c1bfcfafc42bf820c17c019"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_2" ref="gae93b86fd4c1bfcfafc42bf820c17c019" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fffcd41fa6347ce4b61e6abbae55c7a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_3" ref="ga3fffcd41fa6347ce4b61e6abbae55c7a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9b5f55a1f9dda2285576a276d0fb0e2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_4" ref="gac9b5f55a1f9dda2285576a276d0fb0e2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6723e4adf0b6b333f74e15e00a60a4db"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_5" ref="ga6723e4adf0b6b333f74e15e00a60a4db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga202234d8f40086f6343e30597b52c838"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_6" ref="ga202234d8f40086f6343e30597b52c838" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c713b846aa56d5a31b2e4525d705679"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_7" ref="ga3c713b846aa56d5a31b2e4525d705679" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabe9c0b33000bbfe71f107cce0af0eb2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_8" ref="gaabe9c0b33000bbfe71f107cce0af0eb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25f53481a7575ebb0eb5477950673188"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_9" ref="ga25f53481a7575ebb0eb5477950673188" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e2817e62685ec81d3ca6674d8e75187"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_10" ref="ga5e2817e62685ec81d3ca6674d8e75187" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6022058342e528d097d2d352ccb3210c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_11" ref="ga6022058342e528d097d2d352ccb3210c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6df2c7bfa97e4536c3c112fa6dc00992"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_12" ref="ga6df2c7bfa97e4536c3c112fa6dc00992" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7a51e706f1931e6ac3ddd117242da23"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_13" ref="gab7a51e706f1931e6ac3ddd117242da23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga090cea405c38fd8c48f77e561deaaa07"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_14" ref="ga090cea405c38fd8c48f77e561deaaa07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga527b7d78707f17edfe826be72aa59fdc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_ODR_ODR_15" ref="ga527b7d78707f17edfe826be72aa59fdc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29dbb08cef82cec8fac9a0044f80d31b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_0" ref="ga29dbb08cef82cec8fac9a0044f80d31b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_0</b>&#160;&#160;&#160;GPIO_ODR_ODR_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94b10e532cafe20fe2c2e7afa91150b3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_1" ref="ga94b10e532cafe20fe2c2e7afa91150b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_1</b>&#160;&#160;&#160;GPIO_ODR_ODR_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0d55284e587dfd6357e124fc8ab4014"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_2" ref="gae0d55284e587dfd6357e124fc8ab4014" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_2</b>&#160;&#160;&#160;GPIO_ODR_ODR_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00f7272497c2d79c2651812c716f5f00"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_3" ref="ga00f7272497c2d79c2651812c716f5f00" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_3</b>&#160;&#160;&#160;GPIO_ODR_ODR_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d1b9031a6c8ae6e1c1b7f8affb5689e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_4" ref="ga4d1b9031a6c8ae6e1c1b7f8affb5689e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_4</b>&#160;&#160;&#160;GPIO_ODR_ODR_4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cd860ae29854fe80c9e410e7e6cc957"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_5" ref="ga8cd860ae29854fe80c9e410e7e6cc957" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_5</b>&#160;&#160;&#160;GPIO_ODR_ODR_5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75b2cd9cf5cae35759f2b38cc0020a06"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_6" ref="ga75b2cd9cf5cae35759f2b38cc0020a06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_6</b>&#160;&#160;&#160;GPIO_ODR_ODR_6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a6427032856cd00e7a0b87279cf8e85"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_7" ref="ga3a6427032856cd00e7a0b87279cf8e85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_7</b>&#160;&#160;&#160;GPIO_ODR_ODR_7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f30b73464b5d452c0217349b5294fe2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_8" ref="ga3f30b73464b5d452c0217349b5294fe2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_8</b>&#160;&#160;&#160;GPIO_ODR_ODR_8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20b3f0dd86d1dd8edbe20c09412e2297"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_9" ref="ga20b3f0dd86d1dd8edbe20c09412e2297" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_9</b>&#160;&#160;&#160;GPIO_ODR_ODR_9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf471b28dec1fdf0916e7beaa87d902a4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_10" ref="gaf471b28dec1fdf0916e7beaa87d902a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_10</b>&#160;&#160;&#160;GPIO_ODR_ODR_10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ac73a7dd714babf1ab5894b4460dacc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_11" ref="ga3ac73a7dd714babf1ab5894b4460dacc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_11</b>&#160;&#160;&#160;GPIO_ODR_ODR_11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabcfc202ec3ee578aee32375a092a23d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_12" ref="gaabcfc202ec3ee578aee32375a092a23d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_12</b>&#160;&#160;&#160;GPIO_ODR_ODR_12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4f9a8a4dcf381e58a0ab84c3744d063"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_13" ref="gad4f9a8a4dcf381e58a0ab84c3744d063" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_13</b>&#160;&#160;&#160;GPIO_ODR_ODR_13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38b35b661a670ae2afd11258398b7fb1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_14" ref="ga38b35b661a670ae2afd11258398b7fb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_14</b>&#160;&#160;&#160;GPIO_ODR_ODR_14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga267734cd2559e9cbf5c4041720e16d1e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_OTYPER_ODR_15" ref="ga267734cd2559e9cbf5c4041720e16d1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_OTYPER_ODR_15</b>&#160;&#160;&#160;GPIO_ODR_ODR_15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b69748fd2f5e2890e784bc0970b31d5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_0" ref="ga4b69748fd2f5e2890e784bc0970b31d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa887cd170c757a2954ae8384908d030a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_1" ref="gaa887cd170c757a2954ae8384908d030a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa59c6fcfc63587ebe3cbf640cc74776a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_2" ref="gaa59c6fcfc63587ebe3cbf640cc74776a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac41aaeaf32b8837f8f6e29e09ed92152"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_3" ref="gac41aaeaf32b8837f8f6e29e09ed92152" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga002773af2697ddca1bac26831cfbf231"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_4" ref="ga002773af2697ddca1bac26831cfbf231" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9f2671eae81f28d0054b62ca5e2f763"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_5" ref="gaf9f2671eae81f28d0054b62ca5e2f763" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dab92d27518649b3807aa4c8ef376b6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_6" ref="ga5dab92d27518649b3807aa4c8ef376b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac4945b022950bdb9570e744279a0dd6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_7" ref="gaac4945b022950bdb9570e744279a0dd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga648026b2f11d992bb0e3383644be4eb9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_8" ref="ga648026b2f11d992bb0e3383644be4eb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9db2ccea6361f65c6bf156aa57cd4b88"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_9" ref="ga9db2ccea6361f65c6bf156aa57cd4b88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa58e335b962fc81af70d19dbd09d9137"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_10" ref="gaa58e335b962fc81af70d19dbd09d9137" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5744153a68c73330e2ebe9a9a0ef8036"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_11" ref="ga5744153a68c73330e2ebe9a9a0ef8036" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78652a72a05249db1d343735d1764208"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_12" ref="ga78652a72a05249db1d343735d1764208" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6367e64393bc954efa6fdce80e94f1be"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_13" ref="ga6367e64393bc954efa6fdce80e94f1be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8c5c56ab4bc16dd7341203c73899e41"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_14" ref="gaa8c5c56ab4bc16dd7341203c73899e41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66c0c77c304415bdccf47a0f08b58e4d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BS_15" ref="ga66c0c77c304415bdccf47a0f08b58e4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS_15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga831554de814ae2941c7f527ed6b0a742"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_0" ref="ga831554de814ae2941c7f527ed6b0a742" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cf488fcb38fc660f7e3d1820a12ae07"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_1" ref="ga6cf488fcb38fc660f7e3d1820a12ae07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fe0f9386b50b899fdf1f9008c54f893"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_2" ref="ga7fe0f9386b50b899fdf1f9008c54f893" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42b377f0c5f564fb39480afe43ee8796"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_3" ref="ga42b377f0c5f564fb39480afe43ee8796" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab723c0327da5fb41fe366416b7d61d88"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_4" ref="gab723c0327da5fb41fe366416b7d61d88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_4</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d6d8644953029e183eda4404fe9bd27"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_5" ref="ga0d6d8644953029e183eda4404fe9bd27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_5</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59e4a03667e8a750fd2e775edc44ecbe"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_6" ref="ga59e4a03667e8a750fd2e775edc44ecbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_6</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafca85d377fe820e5099d870342d634a8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_7" ref="gafca85d377fe820e5099d870342d634a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_7</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab02c6e6e879085fd8912facf86d822cd"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_8" ref="gab02c6e6e879085fd8912facf86d822cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_8</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47ff03b3d52a7f40ae15cc167b34cc58"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_9" ref="ga47ff03b3d52a7f40ae15cc167b34cc58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_9</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c14a1c84cc91ff1d21b6802cda7d7ef"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_10" ref="ga7c14a1c84cc91ff1d21b6802cda7d7ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_10</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga498185a76dcc2305113c5d168c2844d9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_11" ref="ga498185a76dcc2305113c5d168c2844d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_11</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga222460b26eaba7d333bb4d4ae9426aff"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_12" ref="ga222460b26eaba7d333bb4d4ae9426aff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_12</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca2dc3bd09745f8de6c6788fb1d106af"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_13" ref="gaca2dc3bd09745f8de6c6788fb1d106af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_13</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67c96f72bdd15516e22097a3a3dad5f1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_14" ref="ga67c96f72bdd15516e22097a3a3dad5f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_14</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6eaa59f6afa3fcebaf2a27c31ae38544"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_BSRR_BR_15" ref="ga6eaa59f6afa3fcebaf2a27c31ae38544" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR_15</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6ae6b6d787a6af758bfde54b6ae934f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK0" ref="gaf6ae6b6d787a6af758bfde54b6ae934f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga627d088ded79e6da761eaa880582372a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK1" ref="ga627d088ded79e6da761eaa880582372a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5a17a7348d45dbe2b2ea41a0908d7de"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK2" ref="gac5a17a7348d45dbe2b2ea41a0908d7de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1597c1b50d32ed0229c38811656ba402"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK3" ref="ga1597c1b50d32ed0229c38811656ba402" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga723577475747d2405d86b1ab28767cb5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK4" ref="ga723577475747d2405d86b1ab28767cb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c2446bfe50cbd04617496c30eda6c18"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK5" ref="ga7c2446bfe50cbd04617496c30eda6c18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga606249f4cc3ac14cf8133b76f3c7edd7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK6" ref="ga606249f4cc3ac14cf8133b76f3c7edd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf998da536594af780718084cee0d22a4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK7" ref="gaf998da536594af780718084cee0d22a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab00a81afcf4d92f6f5644724803b7404"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK8" ref="gab00a81afcf4d92f6f5644724803b7404" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9aa0442c88bc17eaf07c55dd84910ea"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK9" ref="gab9aa0442c88bc17eaf07c55dd84910ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK9</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae055f5848967c7929f47e848b2ed812"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK10" ref="gaae055f5848967c7929f47e848b2ed812" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK10</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4de971426a1248621733a9b78ef552ab"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK11" ref="ga4de971426a1248621733a9b78ef552ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK11</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38e8685790aea3fb09194683d1f58508"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK12" ref="ga38e8685790aea3fb09194683d1f58508" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK12</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0279fa554731160a9115c21d95312a5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK13" ref="gae0279fa554731160a9115c21d95312a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK13</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8bf290cecb54b6b68ac42a544b87dcee"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK14" ref="ga8bf290cecb54b6b68ac42a544b87dcee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK14</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47c3114c8cd603d8aee022d0b426bf04"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCK15" ref="ga47c3114c8cd603d8aee022d0b426bf04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK15</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa2a83bf31ef76ee3857c7cb0a90c4d9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_LCKR_LCKK" ref="gafa2a83bf31ef76ee3857c7cb0a90c4d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCKK</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4af89daf61c25562733d281e9acde3d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRL_AFRL0" ref="gaf4af89daf61c25562733d281e9acde3d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL0</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga122cbed720d27776f0cfa6dab1fbc84c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRL_AFRL1" ref="ga122cbed720d27776f0cfa6dab1fbc84c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL1</b>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafda8ce333741832561e1e3e76abcee7a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRL_AFRL2" ref="gafda8ce333741832561e1e3e76abcee7a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL2</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee969704e28b7b0159838a8aec5f1e65"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRL_AFRL3" ref="gaee969704e28b7b0159838a8aec5f1e65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL3</b>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac862d4f115fd881871356418943a4446"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRL_AFRL4" ref="gac862d4f115fd881871356418943a4446" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL4</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga481f4065077c16365632e6a647cdcb4e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRL_AFRL5" ref="ga481f4065077c16365632e6a647cdcb4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL5</b>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac87a55d05f6d16cbfbce6e04a2c6888e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRL_AFRL6" ref="gac87a55d05f6d16cbfbce6e04a2c6888e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL6</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97a41237468859702de7ea91dad62ed8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRL_AFRL7" ref="ga97a41237468859702de7ea91dad62ed8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRL_AFRL7</b>&#160;&#160;&#160;((uint32_t)0xF0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6888198fb99ec0f18ee808e166f630da"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRH_AFRH8" ref="ga6888198fb99ec0f18ee808e166f630da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH8</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d569348a34ee28090031b8ba45e9b8c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRH_AFRH9" ref="ga4d569348a34ee28090031b8ba45e9b8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH9</b>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d16da35e0bfef60d147333e103ca406"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRH_AFRH10" ref="ga9d16da35e0bfef60d147333e103ca406" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH10</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5def5b1dabf13941103b4afd4d6894bf"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRH_AFRH11" ref="ga5def5b1dabf13941103b4afd4d6894bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH11</b>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5cbe0dd88b78edd0fc1551c5c28efb3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRH_AFRH12" ref="gaa5cbe0dd88b78edd0fc1551c5c28efb3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH12</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2a1f6a41c5bdd6d0e7d2e7e81119376"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRH_AFRH13" ref="gaf2a1f6a41c5bdd6d0e7d2e7e81119376" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH13</b>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b5da3946f08bb9044ec074df47b9ebd"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRH_AFRH14" ref="ga1b5da3946f08bb9044ec074df47b9ebd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH14</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga110d7b4dea2bfc6208c5a48afc558583"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::GPIO_AFRH_AFRH15" ref="ga110d7b4dea2bfc6208c5a48afc558583" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_AFRH_AFRH15</b>&#160;&#160;&#160;((uint32_t)0xF0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;((uint16_t)0x00FE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;((uint8_t)0xFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed">LCD_CR_LCDEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1">LCD_CR_VSEL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794">LCD_CR_DUTY</a>&#160;&#160;&#160;((uint32_t)0x0000001C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d">LCD_CR_DUTY_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba">LCD_CR_DUTY_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da">LCD_CR_DUTY_2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5">LCD_CR_BIAS</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c">LCD_CR_BIAS_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75">LCD_CR_BIAS_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0">LCD_CR_MUX_SEG</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd">LCD_FCR_HD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf">LCD_FCR_SOFIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d">LCD_FCR_UDDIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e">LCD_FCR_PON</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116">LCD_FCR_PON_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68">LCD_FCR_PON_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5">LCD_FCR_PON_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61">LCD_FCR_DEAD</a>&#160;&#160;&#160;((uint32_t)0x00000380)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38">LCD_FCR_DEAD_0</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6">LCD_FCR_DEAD_1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8">LCD_FCR_DEAD_2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109">LCD_FCR_CC</a>&#160;&#160;&#160;((uint32_t)0x00001C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e">LCD_FCR_CC_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01">LCD_FCR_CC_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837">LCD_FCR_CC_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502">LCD_FCR_BLINKF</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e">LCD_FCR_BLINKF_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e">LCD_FCR_BLINKF_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391">LCD_FCR_BLINKF_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9">LCD_FCR_BLINK</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f">LCD_FCR_BLINK_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de">LCD_FCR_BLINK_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064">LCD_FCR_DIV</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f">LCD_FCR_PS</a>&#160;&#160;&#160;((uint32_t)0x03C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7">LCD_SR_ENS</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e">LCD_SR_SOF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317">LCD_SR_UDR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c">LCD_SR_UDD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9">LCD_SR_RDY</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90">LCD_SR_FCRSR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90">LCD_CLR_SOFC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f">LCD_CLR_UDDC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca">LCD_RAM_SEGMENT_DATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79">PWR_CR_LPSDSR</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;((uint16_t)0x00A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03">PWR_CR_ULP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8">PWR_CR_FWU</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad">PWR_CR_LPRUN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">PWR_CSR_VREFINTRDYF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7">PWR_CSR_REGLPF</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">PWR_CSR_EWUP3</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>&#160;&#160;&#160;((uint32_t)0x60000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">RCC_CR_RTCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">RCC_CR_RTCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>&#160;&#160;&#160;((uint32_t)0x00001F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">RCC_ICSCR_MSIRANGE_0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">RCC_ICSCR_MSIRANGE_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">RCC_ICSCR_MSIRANGE_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">RCC_ICSCR_MSIRANGE_3</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">RCC_ICSCR_MSIRANGE_4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">RCC_ICSCR_MSIRANGE_5</a>&#160;&#160;&#160;((uint32_t)0x0000A000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">RCC_ICSCR_MSIRANGE_6</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">RCC_CFGR_SWS_MSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00002800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">RCC_CFGR_PLLSRC_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">RCC_CFGR_PLLMUL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">RCC_CFGR_PLLMUL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">RCC_CFGR_PLLMUL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">RCC_CFGR_PLLMUL_3</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a>&#160;&#160;&#160;((uint32_t)0x00140000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">RCC_CFGR_PLLMUL24</a>&#160;&#160;&#160;((uint32_t)0x00180000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">RCC_CFGR_PLLMUL32</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">RCC_CFGR_PLLMUL48</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a">RCC_CFGR_PLLDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b">RCC_CFGR_PLLDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5669c495ac2762698d349448b22a2be5">RCC_CFGR_PLLDIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">RCC_CFGR_PLLDIV2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">RCC_CFGR_PLLDIV4</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">RCC_CFGR_MCO_MSI</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;((uint32_t)0x05000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;((uint32_t)0x06000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;((uint32_t)0x70000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6">RCC_CFGR_MCO_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5de45047037537d2dc34f99caba9d69e">RCC_CFGR_MCO_DIV2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0ff81e3f81e83e9250d3bb2934012e8">RCC_CFGR_MCO_DIV4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a">RCC_CFGR_MCO_DIV8</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c">RCC_CFGR_MCO_DIV16</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9045f799b03300b7178862ff3f599dd">RCC_CIR_LSECSS</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1eab92132d47cb315a38d66c5cb806d">RCC_CIR_LSECSSIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6bfe7da86191d3c531151727dcb58">RCC_CIR_MSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1955e781a884122a3f426cf50485e38e">RCC_CIR_LSECSSC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611">RCC_AHBRSTR_GPIOERST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfdb99f798146b522d736f74f32b9693">RCC_AHBRSTR_GPIOGRST</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1443b5b3b8808f0b619597431f4acfe7">RCC_AHBRSTR_DMA2RST</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13c85410e6181343c5e0591d0e0a14fc">RCC_AHBRSTR_AESRST</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6d5b3a4fe1beddcef4be6700702b06e">RCC_AHBRSTR_FSMCRST</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede">RCC_APB1RSTR_LCDRST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b">RCC_APB1RSTR_UART4RST</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee">RCC_APB1RSTR_UART5RST</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7">RCC_AHBENR_GPIOEEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e8871667788c394be6b1f1f6fc011c">RCC_AHBENR_GPIOGEN</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984">RCC_AHBENR_DMA2EN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga524cc652e296826620c38dcfd6c47e33">RCC_AHBENR_AESEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea">RCC_AHBENR_FSMCEN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12">RCC_APB1ENR_LCDEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac3d2e5547dc444ed2f7c9341a2f169">RCC_AHBLPENR_GPIOELPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf09da13567020955294a1038b1a06">RCC_AHBLPENR_GPIOFLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3acb185874ae6fa030ad69bea267c63">RCC_AHBLPENR_GPIOGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed1d1c5701ec18542e7a22c429a1cee8">RCC_AHBLPENR_SRAMLPEN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae56b87b993eaa2db8ed40878f5eb09b1">RCC_AHBLPENR_DMA2LPEN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe15cd310356d563c7f8b2080426cc4">RCC_AHBLPENR_AESLPEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5cb3be5b5487c88828749216b1d90fa">RCC_AHBLPENR_FSMCLPEN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15ead8015b411490cdf8fb7a2355716">RCC_APB1LPENR_LCDLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493">RCC_CSR_RTCSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d">RCC_CSR_RTCSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446">RCC_CSR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3152952ac385ee1ce8dd868978d3fce9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_PM" ref="ga3152952ac385ee1ce8dd868978d3fce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_PM</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad42435e015e9f5052245c366ae08d655"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_HT" ref="gad42435e015e9f5052245c366ae08d655" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HT</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c9af54381689d893ba1b11eb33cd866"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_HT_0" ref="ga1c9af54381689d893ba1b11eb33cd866" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b3ba2cc471b86d041df3c2a1a9ef121"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_HT_1" ref="ga7b3ba2cc471b86d041df3c2a1a9ef121" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8211df481853649722383e0d8fb06d5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_HU" ref="gac8211df481853649722383e0d8fb06d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddad920d5681960fa702b988ef1f82be"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_HU_0" ref="gaddad920d5681960fa702b988ef1f82be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6206d385d3b3e127b1e63be48f83a63"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_HU_1" ref="gae6206d385d3b3e127b1e63be48f83a63" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e264504542ec2d9b06036e938f7f79d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_HU_2" ref="ga6e264504542ec2d9b06036e938f7f79d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40763d3ed48e9f707784bdfd65a9c3ca"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_HU_3" ref="ga40763d3ed48e9f707784bdfd65a9c3ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_HU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64cf91576871a8108d6ee2f48970bb4a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNT" ref="ga64cf91576871a8108d6ee2f48970bb4a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT</b>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga752747aa90bf35bd57b16bffc7294dfc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNT_0" ref="ga752747aa90bf35bd57b16bffc7294dfc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1837f65a11192dd9b8bf249c31ccef7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNT_1" ref="gaa1837f65a11192dd9b8bf249c31ccef7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f27fb43718df0797664acd2d9c95c1a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNT_2" ref="ga5f27fb43718df0797664acd2d9c95c1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNT_2</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84e86f4fc04232fd0294966434708e06"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNU" ref="ga84e86f4fc04232fd0294966434708e06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad91d7700822050a352e53aff372a697b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNU_0" ref="gad91d7700822050a352e53aff372a697b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9c3087e3d4cd490af8334e99467f1dc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNU_1" ref="gad9c3087e3d4cd490af8334e99467f1dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac01a9e4b358ea062bf1c66069a28c126"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNU_2" ref="gac01a9e4b358ea062bf1c66069a28c126" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75b76249e63af249061c0c5532a2a4e5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_MNU_3" ref="ga75b76249e63af249061c0c5532a2a4e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_MNU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae39b22025a36d1e4e185e4be2bf326f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_ST" ref="gaae39b22025a36d1e4e185e4be2bf326f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST</b>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0a53dc60816e0790ba69eaff3e87cb0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_ST_0" ref="gaf0a53dc60816e0790ba69eaff3e87cb0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga948beb7166b70f1fa9e9148a8b6bd3f9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_ST_1" ref="ga948beb7166b70f1fa9e9148a8b6bd3f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d5f0413990c26a5cf9a857d10243e9b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_ST_2" ref="ga4d5f0413990c26a5cf9a857d10243e9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_ST_2</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga747711823db36121b78c0eebb6140ca1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_SU" ref="ga747711823db36121b78c0eebb6140ca1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4132b0e9d72ff72df7e0062a1e081ca3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_SU_0" ref="ga4132b0e9d72ff72df7e0062a1e081ca3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6eef03c1de3719d801c970eec53e7500"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_SU_1" ref="ga6eef03c1de3719d801c970eec53e7500" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbe7e738c8adaaf24f6faca467d6fde2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_SU_2" ref="gabbe7e738c8adaaf24f6faca467d6fde2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab44e19720b6691f63ba4f0c38a1fd7f3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TR_SU_3" ref="gab44e19720b6691f63ba4f0c38a1fd7f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TR_SU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14d55b6d841825ec65736e08c09b1d83"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YT" ref="ga14d55b6d841825ec65736e08c09b1d83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT</b>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a733698a85cc8f26d346ec8c61c7937"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YT_0" ref="ga4a733698a85cc8f26d346ec8c61c7937" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa48c7c9f31a74b6d3b04443ce0414ce9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YT_1" ref="gaa48c7c9f31a74b6d3b04443ce0414ce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c15cd22daf2ef6f9ea6f7341897a435"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YT_2" ref="ga5c15cd22daf2ef6f9ea6f7341897a435" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_2</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e7cf7875d489f89d949178e0294d555"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YT_3" ref="ga4e7cf7875d489f89d949178e0294d555" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YT_3</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd1bdc8fad3fdeb14058c9158f39ae9e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YU" ref="gafd1bdc8fad3fdeb14058c9158f39ae9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeda03e9857e9009b6212df5f97a5d09f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YU_0" ref="gaeda03e9857e9009b6212df5f97a5d09f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb0b5f7684e31cb1665a848b91601249"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YU_1" ref="gadb0b5f7684e31cb1665a848b91601249" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01f200469dbc8159adc3b4f25375b601"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YU_2" ref="ga01f200469dbc8159adc3b4f25375b601" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga592372ccddc93b10e81ed705c9c0f9bc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_YU_3" ref="ga592372ccddc93b10e81ed705c9c0f9bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_YU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f46c349f75a31973e094729fe96543f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_WDU" ref="ga6f46c349f75a31973e094729fe96543f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU</b>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30cb803b191670a41aea89a91e53fe61"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_WDU_0" ref="ga30cb803b191670a41aea89a91e53fe61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU_0</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd26d3601bf8b119af8f96a65a1de60e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_WDU_1" ref="gabd26d3601bf8b119af8f96a65a1de60e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU_1</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77e907e5efced7628e9933e7cfb4cac6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_WDU_2" ref="ga77e907e5efced7628e9933e7cfb4cac6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_WDU_2</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26f0d3ce1c6c6785bd8fbae556f68b31"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_MT" ref="ga26f0d3ce1c6c6785bd8fbae556f68b31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MT</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9221f60ccf3581f3c543fdedddf4372"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_MU" ref="gac9221f60ccf3581f3c543fdedddf4372" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54f64678df9fe08a2afd732c275ae7a0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_MU_0" ref="ga54f64678df9fe08a2afd732c275ae7a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7845ded502c4cc9faeeb6215955f6f1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_MU_1" ref="gac7845ded502c4cc9faeeb6215955f6f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47a14479cfe6791d300b9a556d158abe"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_MU_2" ref="ga47a14479cfe6791d300b9a556d158abe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a420b221dec229c053295c44bcac1b1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_MU_3" ref="ga2a420b221dec229c053295c44bcac1b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_MU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52e40cec8161ee20176d92d547fef350"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_DT" ref="ga52e40cec8161ee20176d92d547fef350" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DT</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8823ee9be7a191912aeef8252517b8a6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_DT_0" ref="ga8823ee9be7a191912aeef8252517b8a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DT_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga546b218e45c1297e39a586204268cf9d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_DT_1" ref="ga546b218e45c1297e39a586204268cf9d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DT_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba04cbc99cf442c7e6155bef625c5663"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_DU" ref="gaba04cbc99cf442c7e6155bef625c5663" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ffd9b610a0ba3f1caad707ff2fb0a3f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_DU_0" ref="ga0ffd9b610a0ba3f1caad707ff2fb0a3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79b5d9f674be2ecf85c964da6ac0a2a4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_DU_1" ref="ga79b5d9f674be2ecf85c964da6ac0a2a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1668f84ec4ddec10f6bcff65983df05b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_DU_2" ref="ga1668f84ec4ddec10f6bcff65983df05b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad54e249241aebdda778618f35dce9f66"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_DR_DU_3" ref="gad54e249241aebdda778618f35dce9f66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DR_DU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cdfa862acfa6068b7ba847f77269d60"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_COE" ref="ga3cdfa862acfa6068b7ba847f77269d60" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_COE</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f81115ef3fd366de73e84ab667d369b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_OSEL" ref="ga8f81115ef3fd366de73e84ab667d369b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSEL</b>&#160;&#160;&#160;((uint32_t)0x00600000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe506838823e3b172a9ed4a3fec7321a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_OSEL_0" ref="gabe506838823e3b172a9ed4a3fec7321a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSEL_0</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15fb33aaad62c71bbba2f96652eefb8c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_OSEL_1" ref="ga15fb33aaad62c71bbba2f96652eefb8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_OSEL_1</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53f21b5adadbcc5eb255683d5decc9cb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_POL" ref="ga53f21b5adadbcc5eb255683d5decc9cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_POL</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga197c587884b9c1dcb2970e9ec2589b41"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_COSEL" ref="ga197c587884b9c1dcb2970e9ec2589b41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_COSEL</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a793580db48c66a98e44cbda6e0daef"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_BCK" ref="ga2a793580db48c66a98e44cbda6e0daef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BCK</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga220cf6237eac208acc8ae4c55e0b5e6f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_SUB1H" ref="ga220cf6237eac208acc8ae4c55e0b5e6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_SUB1H</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae1a8439d08e28289398dcf3c2b4b47b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_ADD1H" ref="gaae1a8439d08e28289398dcf3c2b4b47b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ADD1H</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf376dffb9f2777ef275f23410e35600d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_TSIE" ref="gaf376dffb9f2777ef275f23410e35600d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSIE</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e0a1419830a16667cea4f6454913226"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_WUTIE" ref="ga5e0a1419830a16667cea4f6454913226" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUTIE</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6269c9dd5cee650024ede0b0c42e87d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_ALRBIE" ref="gac6269c9dd5cee650024ede0b0c42e87d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRBIE</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9138f75267bd93f8de6738225217d583"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_ALRAIE" ref="ga9138f75267bd93f8de6738225217d583" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRAIE</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94fa98ca8cac9078b9bb82c89593d3c0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_TSE" ref="ga94fa98ca8cac9078b9bb82c89593d3c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSE</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga061be0d3cdea721e5cb695cda0699bc3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_WUTE" ref="ga061be0d3cdea721e5cb695cda0699bc3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUTE</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17d0850002ed42742ff75a82dc4e8586"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_ALRBE" ref="ga17d0850002ed42742ff75a82dc4e8586" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRBE</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a8cdeac61f06e4737800b64a901d584"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_ALRAE" ref="ga8a8cdeac61f06e4737800b64a901d584" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_ALRAE</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ce7cb8b575142e125863d61ea4765ba"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_DCE" ref="ga4ce7cb8b575142e125863d61ea4765ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_DCE</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2706e31a1bc8d95b682fe47611e0dd3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_FMT" ref="gab2706e31a1bc8d95b682fe47611e0dd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_FMT</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34d50a3eff3364e6da4fefed9962a054"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_BYPSHAD" ref="ga34d50a3eff3364e6da4fefed9962a054" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_BYPSHAD</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga646ef1071cacc2d30bbef5597c817021"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_REFCKON" ref="ga646ef1071cacc2d30bbef5597c817021" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_REFCKON</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad076bde34be7d24f088fd2c003b7a7f7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_TSEDGE" ref="gad076bde34be7d24f088fd2c003b7a7f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_TSEDGE</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54a2d55571417d9dfb05826b40d997b0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_WUCKSEL" ref="ga54a2d55571417d9dfb05826b40d997b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUCKSEL</b>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f03056e9aa78c133af90b60af72ba79"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_WUCKSEL_0" ref="ga6f03056e9aa78c133af90b60af72ba79" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUCKSEL_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga360f7ccf7a89c5091f4affe6d1019215"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_WUCKSEL_1" ref="ga360f7ccf7a89c5091f4affe6d1019215" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUCKSEL_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad247ac722f6900744cdc16f8f45ed923"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CR_WUCKSEL_2" ref="gad247ac722f6900744cdc16f8f45ed923" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CR_WUCKSEL_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05189137cfd0e73903d9b70d071656b9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_RECALPF" ref="ga05189137cfd0e73903d9b70d071656b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_RECALPF</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cbbb7637689d5396c719a6ddb04fe2b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_TAMP3F" ref="ga9cbbb7637689d5396c719a6ddb04fe2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TAMP3F</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdb176578e53b2d8e24a94c8d0212845"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_TAMP2F" ref="gabdb176578e53b2d8e24a94c8d0212845" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TAMP2F</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae738b22f6a8123026921a1d14f9547c0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_TAMP1F" ref="gae738b22f6a8123026921a1d14f9547c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TAMP1F</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga766c238f964072decba204c7fce850ff"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_TSOVF" ref="ga766c238f964072decba204c7fce850ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TSOVF</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68c0a60dbfc5f1570a48afe450395484"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_TSF" ref="ga68c0a60dbfc5f1570a48afe450395484" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_TSF</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4eb5960300a402210e5378d78ce22766"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_WUTF" ref="ga4eb5960300a402210e5378d78ce22766" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_WUTF</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7976972a5fc6705fede85536520367d6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_ALRBF" ref="ga7976972a5fc6705fede85536520367d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRBF</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96605e50a347507b7f274e9cd894a02c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_ALRAF" ref="ga96605e50a347507b7f274e9cd894a02c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRAF</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0eb2f998cd3e7325974347cb2a3d25a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_INIT" ref="gae0eb2f998cd3e7325974347cb2a3d25a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INIT</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab16dcc6973c611e087030cdb15203972"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_INITF" ref="gab16dcc6973c611e087030cdb15203972" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INITF</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bd683e789841f7d3f138709ffdbfbf8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_RSF" ref="ga9bd683e789841f7d3f138709ffdbfbf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_RSF</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b229bace5ba0c0b48bfeb5efc445292"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_INITS" ref="ga7b229bace5ba0c0b48bfeb5efc445292" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_INITS</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c4536a874336778ac11109f14573eb9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_SHPF" ref="ga1c4536a874336778ac11109f14573eb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_SHPF</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e753321211e19bc48736fe0d30a7f40"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_WUTWF" ref="ga0e753321211e19bc48736fe0d30a7f40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_WUTWF</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a0c34bff6dc9fce29e2be35d32d9d05"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_ALRBWF" ref="ga5a0c34bff6dc9fce29e2be35d32d9d05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRBWF</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d420b5c3f8623cf1116d42fa164be7e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ISR_ALRAWF" ref="ga4d420b5c3f8623cf1116d42fa164be7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ISR_ALRAWF</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad248dca1e9532ba31f98d3ec9d2f8711"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_PRER_PREDIV_A" ref="gad248dca1e9532ba31f98d3ec9d2f8711" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRER_PREDIV_A</b>&#160;&#160;&#160;((uint32_t)0x007F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17bbd4e569a76446df089752cb41b1cb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_PRER_PREDIV_S" ref="ga17bbd4e569a76446df089752cb41b1cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRER_PREDIV_S</b>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e412c1448a7e20974f5b46129799eeb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_WUTR_WUT" ref="ga2e412c1448a7e20974f5b46129799eeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_WUTR_WUT</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63841fd7262fd307f211ee8e9e8a6f0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALIBR_DCS" ref="gaa63841fd7262fd307f211ee8e9e8a6f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALIBR_DCS</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5523cf582ebc0a987c6a2c2007bc10d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALIBR_DC" ref="gab5523cf582ebc0a987c6a2c2007bc10d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALIBR_DC</b>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ed557e4451ffd3e869bb9ca393d47f9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MSK4" ref="ga8ed557e4451ffd3e869bb9ca393d47f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK4</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a7fdc1719b3159e099c3979da26dd92"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_WDSEL" ref="ga5a7fdc1719b3159e099c3979da26dd92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_WDSEL</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga934ea7910b5f5988f6c46ae4703dc29b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_DT" ref="ga934ea7910b5f5988f6c46ae4703dc29b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DT</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cb880cece843ba5314120abcf14e9fc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_DT_0" ref="ga0cb880cece843ba5314120abcf14e9fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DT_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e2e76ce2645d0c9d2587d4172edcd58"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_DT_1" ref="ga6e2e76ce2645d0c9d2587d4172edcd58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DT_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga784589946bdf3ca0d675cc22d9bafbbf"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_DU" ref="ga784589946bdf3ca0d675cc22d9bafbbf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga687a85ed4e7623bdb60196f706ab62e9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_DU_0" ref="ga687a85ed4e7623bdb60196f706ab62e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d2ec65de047fdece20083f030cc6cfd"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_DU_1" ref="ga8d2ec65de047fdece20083f030cc6cfd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb0050d5e8d64e4f684e325446ea173a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_DU_2" ref="gaeb0050d5e8d64e4f684e325446ea173a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79a55db963d0707fc0ae14bffc51c297"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_DU_3" ref="ga79a55db963d0707fc0ae14bffc51c297" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_DU_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga337fba397cab4beb204f4f6e6ddc4bf3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MSK3" ref="ga337fba397cab4beb204f4f6e6ddc4bf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK3</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab68dc30427951b19aecf399b0ae2900"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_PM" ref="gaab68dc30427951b19aecf399b0ae2900" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_PM</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55bc04190e9eaa916144fa2d1777cbfb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_HT" ref="ga55bc04190e9eaa916144fa2d1777cbfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HT</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4165b904cdf6bdf4ed6c892d73953453"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_HT_0" ref="ga4165b904cdf6bdf4ed6c892d73953453" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab50f98903ad0183c52c40375d45d4d77"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_HT_1" ref="gab50f98903ad0183c52c40375d45d4d77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga491fda42cfad244596737347fe157142"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_HU" ref="ga491fda42cfad244596737347fe157142" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga756c2c137f6d1f89bba95347245b014c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_HU_0" ref="ga756c2c137f6d1f89bba95347245b014c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2068b4116fca73a63b1c98f51902acef"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_HU_1" ref="ga2068b4116fca73a63b1c98f51902acef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7642e83ff425a1fe2695d1100ce7c35"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_HU_2" ref="gab7642e83ff425a1fe2695d1100ce7c35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f516916142b3ea6110619e8dc600d2a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_HU_3" ref="ga9f516916142b3ea6110619e8dc600d2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_HU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga478d62d55a42779c558e9ba16aec74cc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MSK2" ref="ga478d62d55a42779c558e9ba16aec74cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK2</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02edb2d87b7fe9936a0cffa96d4a7297"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNT" ref="ga02edb2d87b7fe9936a0cffa96d4a7297" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT</b>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0dab36fbc475b7ec4442020f159601c6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNT_0" ref="ga0dab36fbc475b7ec4442020f159601c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6782f11cc7f8edf401dec2ff436d7968"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNT_1" ref="ga6782f11cc7f8edf401dec2ff436d7968" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf766f39637efe114b38a1aceb352328d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNT_2" ref="gaf766f39637efe114b38a1aceb352328d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNT_2</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22d67ff770aa27509d79afde1865c845"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNU" ref="ga22d67ff770aa27509d79afde1865c845" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb5ead84647f92b0d1efcf8decb0dd8f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNU_0" ref="gaeb5ead84647f92b0d1efcf8decb0dd8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga656311cb5632dbc9b4fb5dd2288a6e66"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNU_1" ref="ga656311cb5632dbc9b4fb5dd2288a6e66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc164d7ff70842858281cfaff5f29374"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNU_2" ref="gadc164d7ff70842858281cfaff5f29374" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e1199b4140613e8a1dbe283dd89c772"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MNU_3" ref="ga4e1199b4140613e8a1dbe283dd89c772" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MNU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8862250866a358ff3095852f45a160c1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_MSK1" ref="ga8862250866a358ff3095852f45a160c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_MSK1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b623884457edb89f48a2a100aff183a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_ST" ref="ga0b623884457edb89f48a2a100aff183a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST</b>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae5c1ad41702da26788f5ef52c0d05ca"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_ST_0" ref="gaae5c1ad41702da26788f5ef52c0d05ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e771d8055c52a1186d3f47dd567457a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_ST_1" ref="ga2e771d8055c52a1186d3f47dd567457a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fdfe4a92c7ab0c326dc9f2638318f97"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_ST_2" ref="ga7fdfe4a92c7ab0c326dc9f2638318f97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_ST_2</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8ec4171be73457bc3dba78bd246e35b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_SU" ref="gab8ec4171be73457bc3dba78bd246e35b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaaf99585af681202a201178f8156dffe"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_SU_0" ref="gaaaf99585af681202a201178f8156dffe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d7edbd0609415ca3a328f8498c4a63c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_SU_1" ref="ga9d7edbd0609415ca3a328f8498c4a63c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga485a8c274aa56f705dc1363484d7085f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_SU_2" ref="ga485a8c274aa56f705dc1363484d7085f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9d41833996dbd77a0bfbcd9889957a2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMAR_SU_3" ref="gad9d41833996dbd77a0bfbcd9889957a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMAR_SU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga934df96e83f72268528e62c55c03b50d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MSK4" ref="ga934df96e83f72268528e62c55c03b50d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MSK4</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3acc5db599b055a0c1eca04024bf0285"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_WDSEL" ref="ga3acc5db599b055a0c1eca04024bf0285" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_WDSEL</b>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f8662da4b5f9f0dc0cdd8eac037052b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_DT" ref="ga9f8662da4b5f9f0dc0cdd8eac037052b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DT</b>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34531fadcc9d2a702b3b7138831fb4c8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_DT_0" ref="ga34531fadcc9d2a702b3b7138831fb4c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DT_0</b>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabeb8410cfd578e600049846a694dc00d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_DT_1" ref="gabeb8410cfd578e600049846a694dc00d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DT_1</b>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0beeb5e7c9237d688d5784dba0a5c671"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_DU" ref="ga0beeb5e7c9237d688d5784dba0a5c671" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9886cb39e9c89c40ddc33c6e7659db5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_DU_0" ref="gaf9886cb39e9c89c40ddc33c6e7659db5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga121e8284bdc7ebd634f71e5810dc4f85"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_DU_1" ref="ga121e8284bdc7ebd634f71e5810dc4f85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78b99f99d3666212ab673dbc9f7f3192"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_DU_2" ref="ga78b99f99d3666212ab673dbc9f7f3192" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8551995a404be9f58511ea22dca71f1a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_DU_3" ref="ga8551995a404be9f58511ea22dca71f1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_DU_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca7cd93178102c8769d0874d5b8394c4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MSK3" ref="gaca7cd93178102c8769d0874d5b8394c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MSK3</b>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fc947f41bd2a091b13ffeff4312b67b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_PM" ref="ga4fc947f41bd2a091b13ffeff4312b67b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_PM</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga552fbb873fbab8cefd1c5c3536d0989d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_HT" ref="ga552fbb873fbab8cefd1c5c3536d0989d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HT</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbddfb1b1ff41f1b76f5ccfb6eb29362"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_HT_0" ref="gabbddfb1b1ff41f1b76f5ccfb6eb29362" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3219c5b314ca459c8dcb93c140b210cb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_HT_1" ref="ga3219c5b314ca459c8dcb93c140b210cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a01e42db93b9bc9097766d7ccf2d21d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_HU" ref="ga1a01e42db93b9bc9097766d7ccf2d21d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0223058b7ae0a4ae57a7a7997440385e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_HU_0" ref="ga0223058b7ae0a4ae57a7a7997440385e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a7c34c4e83f374790e3ed27a3e23443"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_HU_1" ref="ga9a7c34c4e83f374790e3ed27a3e23443" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5e6d673134918e74d9a0f06ca4dc479"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_HU_2" ref="gad5e6d673134918e74d9a0f06ca4dc479" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae538b44aa24031a294442dc47f6849f5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_HU_3" ref="gae538b44aa24031a294442dc47f6849f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_HU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga124c24eb148681777758f1298776f5a1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MSK2" ref="ga124c24eb148681777758f1298776f5a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MSK2</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05e2ef0960c04023b98a104202f44571"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNT" ref="ga05e2ef0960c04023b98a104202f44571" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNT</b>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1170e6bedeafe4da96568080fe3bbe3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNT_0" ref="gaf1170e6bedeafe4da96568080fe3bbe3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNT_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56977652001bc709e4c37fce5647eb40"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNT_1" ref="ga56977652001bc709e4c37fce5647eb40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNT_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbdfd2b2b1fc039fe8efdd6df612b220"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNT_2" ref="gafbdfd2b2b1fc039fe8efdd6df612b220" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNT_2</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ca0feaf431b9f9dde4a9d97cae39056"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNU" ref="ga3ca0feaf431b9f9dde4a9d97cae39056" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93830709da4736a2e8da1cf3a3596dda"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNU_0" ref="ga93830709da4736a2e8da1cf3a3596dda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9cab4a9df6a1e45e2a3212b357e1bef"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNU_1" ref="gae9cab4a9df6a1e45e2a3212b357e1bef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga869e14a514b3d140a2dcad669e2ab3e0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNU_2" ref="ga869e14a514b3d140a2dcad669e2ab3e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec666ddc3d2c205d46d4e1e5bdcf9243"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MNU_3" ref="gaec666ddc3d2c205d46d4e1e5bdcf9243" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MNU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa472193eb2ace80c95874c850236b489"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_MSK1" ref="gaa472193eb2ace80c95874c850236b489" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_MSK1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7a6c70156cd32b6aa855e4f2e32406c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_ST" ref="gad7a6c70156cd32b6aa855e4f2e32406c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_ST</b>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2514a54011c9ff7b48939e9cbd13f859"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_ST_0" ref="ga2514a54011c9ff7b48939e9cbd13f859" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_ST_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6b6e10efeaeac2898a754e2a360fb27"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_ST_1" ref="gad6b6e10efeaeac2898a754e2a360fb27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_ST_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga423e1673ab928b5e43e9fa9b65d2122c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_ST_2" ref="ga423e1673ab928b5e43e9fa9b65d2122c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_ST_2</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2fdd1ad6a4b7db36ece6145cba49ccf"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_SU" ref="gae2fdd1ad6a4b7db36ece6145cba49ccf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1aa325b93084bf6fdc494842e1f0b652"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_SU_0" ref="ga1aa325b93084bf6fdc494842e1f0b652" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72ed3dd8ae6a59462a99f8c3d8c316e5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_SU_1" ref="ga72ed3dd8ae6a59462a99f8c3d8c316e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac21f97b7b207139ffb0d1e6ede81bb91"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_SU_2" ref="gac21f97b7b207139ffb0d1e6ede81bb91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b548175b400ee92c11c2c446d6d129b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBR_SU_3" ref="ga9b548175b400ee92c11c2c446d6d129b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBR_SU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d21f29da0e92b2744719aab37278b07"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_WPR_KEY" ref="ga2d21f29da0e92b2744719aab37278b07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_WPR_KEY</b>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3881f27b6c7a5c7609b1393682144aed"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_SSR_SS" ref="ga3881f27b6c7a5c7609b1393682144aed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SSR_SS</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6131eb8c293b98bc5a6c7a4bb1920450"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_SHIFTR_SUBFS" ref="ga6131eb8c293b98bc5a6c7a4bb1920450" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SHIFTR_SUBFS</b>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fee932563d21382db9ecad458356af2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_SHIFTR_ADD1S" ref="ga8fee932563d21382db9ecad458356af2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_SHIFTR_ADD1S</b>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84b3d044be3e63573a5f0d4d14d8e3b0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_PM" ref="ga84b3d044be3e63573a5f0d4d14d8e3b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_PM</b>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5765274cda5284899563191cb505235a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_HT" ref="ga5765274cda5284899563191cb505235a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HT</b>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b682daaa79917786d55c2bf44a80325"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_HT_0" ref="ga3b682daaa79917786d55c2bf44a80325" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HT_0</b>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a35c1a1f98f2aeb73235d940922f9cf"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_HT_1" ref="ga9a35c1a1f98f2aeb73235d940922f9cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HT_1</b>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf12107fe82e4f9de5ae4fdd6c169a846"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_HU" ref="gaf12107fe82e4f9de5ae4fdd6c169a846" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU</b>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a235fd8965c706e7f57327f6e5ce72d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_HU_0" ref="ga1a235fd8965c706e7f57327f6e5ce72d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_0</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56f2bc31a8d01d7621de40d146b15fb7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_HU_1" ref="ga56f2bc31a8d01d7621de40d146b15fb7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_1</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d848f11cf3130bb6560d117f97b7da3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_HU_2" ref="ga5d848f11cf3130bb6560d117f97b7da3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_2</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga703c813d88b2c9ab350cb0218ff4bbe7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_HU_3" ref="ga703c813d88b2c9ab350cb0218ff4bbe7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_HU_3</b>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9743a3843868c712945a7c408183ad73"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNT" ref="ga9743a3843868c712945a7c408183ad73" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT</b>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf04bea9e3f4645257b8bd955f3ba80ce"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNT_0" ref="gaf04bea9e3f4645257b8bd955f3ba80ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT_0</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf30459ae8455ad0fb382dd866446c83"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNT_1" ref="gadf30459ae8455ad0fb382dd866446c83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT_1</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga513f78562b18cfc36f52e80be9cb20d5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNT_2" ref="ga513f78562b18cfc36f52e80be9cb20d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNT_2</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64b186af486822cc015cfec613f5cba9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNU" ref="ga64b186af486822cc015cfec613f5cba9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8ff1f79f2ab33d00a979979d486bc44"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNU_0" ref="gab8ff1f79f2ab33d00a979979d486bc44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga506d192fef16558c9b0b7ed9e1a9147c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNU_1" ref="ga506d192fef16558c9b0b7ed9e1a9147c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga407a93c758b95a1ebf3c41c36fb6f07e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNU_2" ref="ga407a93c758b95a1ebf3c41c36fb6f07e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac55cd85d2e58a819637d15f70f7179a0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_MNU_3" ref="gac55cd85d2e58a819637d15f70f7179a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_MNU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fbdebcd1da2ea191cca51c222345f15"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_ST" ref="ga9fbdebcd1da2ea191cca51c222345f15" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST</b>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90d733a561ad71ee4c63c4e0a3ed5f32"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_ST_0" ref="ga90d733a561ad71ee4c63c4e0a3ed5f32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga807073dc98612721530a79df5b5c265a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_ST_1" ref="ga807073dc98612721530a79df5b5c265a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee05d278bdd457b4f61d797e45520d13"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_ST_2" ref="gaee05d278bdd457b4f61d797e45520d13" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_ST_2</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0d8fa76d45faccfe931d6227b29565a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_SU" ref="gac0d8fa76d45faccfe931d6227b29565a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8990f4d1d493012289778e854c52e97e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_SU_0" ref="ga8990f4d1d493012289778e854c52e97e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab6f4275d2a15e7307363124c03a64a4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_SU_1" ref="gaab6f4275d2a15e7307363124c03a64a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5610b3103a8a6653204f4fe7e9ea8587"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_SU_2" ref="ga5610b3103a8a6653204f4fe7e9ea8587" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28790ae937a50ba6fb4aff5a9f5afbcb"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSTR_SU_3" ref="ga28790ae937a50ba6fb4aff5a9f5afbcb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSTR_SU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c76ea431470b87f22e7854bd5438d2f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_WDU" ref="ga4c76ea431470b87f22e7854bd5438d2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU</b>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e9cbf062e41eecacccde522e24452c1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_WDU_0" ref="ga4e9cbf062e41eecacccde522e24452c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU_0</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44259df3c6dc88e8168c7dcd5e6abf91"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_WDU_1" ref="ga44259df3c6dc88e8168c7dcd5e6abf91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU_1</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f2add59486679cc53f521c139d72852"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_WDU_2" ref="ga7f2add59486679cc53f521c139d72852" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_WDU_2</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bce43482443f2038a8eebc681067dd7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_MT" ref="ga7bce43482443f2038a8eebc681067dd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MT</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a5912337df16624b4703d2065c5fdf4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_MU" ref="ga2a5912337df16624b4703d2065c5fdf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU</b>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cf9d23d49e121268a25445a7eed2f35"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_MU_0" ref="ga9cf9d23d49e121268a25445a7eed2f35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49093134e4ead8b4990e5e1628db0692"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_MU_1" ref="ga49093134e4ead8b4990e5e1628db0692" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7f31eb674f5a67402b6a3eb578b70a5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_MU_2" ref="gad7f31eb674f5a67402b6a3eb578b70a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad67666c54ef1be79a500484a5e755827"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_MU_3" ref="gad67666c54ef1be79a500484a5e755827" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_MU_3</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39c9ff61f3b622b829aa9354ca84e44e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_DT" ref="ga39c9ff61f3b622b829aa9354ca84e44e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DT</b>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81e02a917946bddaa027a04538576533"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_DT_0" ref="ga81e02a917946bddaa027a04538576533" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DT_0</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga886739ae0e8c0f6144dbd774c203ed5f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_DT_1" ref="ga886739ae0e8c0f6144dbd774c203ed5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DT_1</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace7ca73ebca21ed3a17315f06757042a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_DU" ref="gace7ca73ebca21ed3a17315f06757042a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU</b>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08b7eccac0c3cd20a3f3cd8bce1693ad"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_DU_0" ref="ga08b7eccac0c3cd20a3f3cd8bce1693ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa43ed53b8109ff32755885127ba987ce"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_DU_1" ref="gaa43ed53b8109ff32755885127ba987ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b3d774b7df9cff6e6eecafa7c42a059"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_DU_2" ref="ga1b3d774b7df9cff6e6eecafa7c42a059" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga209573a43dd1f21ef569d75593ad03f8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSDR_DU_3" ref="ga209573a43dd1f21ef569d75593ad03f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSDR_DU_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fb913ce5f1c0e341b308d9b5858bfa9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TSSSR_SS" ref="ga2fb913ce5f1c0e341b308d9b5858bfa9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TSSSR_SS</b>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b13b9724302c25fbca76684f5968528"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALP" ref="ga9b13b9724302c25fbca76684f5968528" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALP</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28f8c7f5f5bf772c81170a2eab055557"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALW8" ref="ga28f8c7f5f5bf772c81170a2eab055557" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALW8</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70857526590d6f7e25d9551187105583"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALW16" ref="ga70857526590d6f7e25d9551187105583" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALW16</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44fcacd12e1cfc1fa823c798cb6a7663"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM" ref="ga44fcacd12e1cfc1fa823c798cb6a7663" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM</b>&#160;&#160;&#160;((uint32_t)0x000001FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeffec95cc4cbbdbc77e907818b8c7ebd"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_0" ref="gaeffec95cc4cbbdbc77e907818b8c7ebd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_0</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b908b77786838e5e2e8a1ee2cbbeeff"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_1" ref="ga4b908b77786838e5e2e8a1ee2cbbeeff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_1</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad09f14c1ff24a01d51d5b6c0bba220d6"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_2" ref="gad09f14c1ff24a01d51d5b6c0bba220d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_2</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9146fbef6a53896f3160c89ed651b90"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_3" ref="gac9146fbef6a53896f3160c89ed651b90" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_3</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fe04fc9762d3f680f9145a50898c27b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_4" ref="ga5fe04fc9762d3f680f9145a50898c27b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_4</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc4966c71cab83be4069e0566222d375"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_5" ref="gadc4966c71cab83be4069e0566222d375" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_5</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae240b185d0c9c6e314a456627e6e4834"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_6" ref="gae240b185d0c9c6e314a456627e6e4834" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_6</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8880325073e167137366402f15d5683"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_7" ref="gab8880325073e167137366402f15d5683" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_7</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8381cc75166acfc4b4c686ad7e5e599a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_CALR_CALM_8" ref="ga8381cc75166acfc4b4c686ad7e5e599a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CALR_CALM_8</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d9515fd74e3bcf03f4e62d8c7e1b070"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_ALARMOUTTYPE" ref="ga8d9515fd74e3bcf03f4e62d8c7e1b070" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_ALARMOUTTYPE</b>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ef294e75771913e4a47386f42a23f72"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPPUDIS" ref="ga9ef294e75771913e4a47386f42a23f72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPUDIS</b>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b73d2b8da78967a6f594dbffe58c222"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPPRCH" ref="ga7b73d2b8da78967a6f594dbffe58c222" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPRCH</b>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae010ed965c1e968cc14f988d50662546"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPPRCH_0" ref="gae010ed965c1e968cc14f988d50662546" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPRCH_0</b>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16f0faa59aa4490d696d1fec767aae41"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPPRCH_1" ref="ga16f0faa59aa4490d696d1fec767aae41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPPRCH_1</b>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1cb37c43747c779f7db2842a2582e67"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPFLT" ref="gab1cb37c43747c779f7db2842a2582e67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFLT</b>&#160;&#160;&#160;((uint32_t)0x00001800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa356fb5db5ab398728afef0ae39214c4"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPFLT_0" ref="gaa356fb5db5ab398728afef0ae39214c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFLT_0</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga472efa1bd3c9462cbd058d73a7d6525e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPFLT_1" ref="ga472efa1bd3c9462cbd058d73a7d6525e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFLT_1</b>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ad84446486b8c9f640fa54d50ecc0e1"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPFREQ" ref="ga8ad84446486b8c9f640fa54d50ecc0e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ</b>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54e7f69e04759d1b0667e56830a6f2ea"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPFREQ_0" ref="ga54e7f69e04759d1b0667e56830a6f2ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ_0</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb533067640fcf87ad77027ce936e9b7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPFREQ_1" ref="gabb533067640fcf87ad77027ce936e9b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ_1</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf532e727bfe6c7fc7822d15f9436e1b5"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPFREQ_2" ref="gaf532e727bfe6c7fc7822d15f9436e1b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPFREQ_2</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac929fab94fdca2d1b3b3cf7c93fe6e49"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPTS" ref="gac929fab94fdca2d1b3b3cf7c93fe6e49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPTS</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga890a7b3d51af77fd381528eb6639aaf2"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMP3TRG" ref="ga890a7b3d51af77fd381528eb6639aaf2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP3TRG</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e8b2b80932b84a1bc7d399fba1a311e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMP3E" ref="ga4e8b2b80932b84a1bc7d399fba1a311e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP3E</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2c4d227971b56e3160c71b7479c769d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMP2TRG" ref="gad2c4d227971b56e3160c71b7479c769d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP2TRG</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e98a0062ef81bcbc790a8d77720a61c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMP2E" ref="ga7e98a0062ef81bcbc790a8d77720a61c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP2E</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0fb33b24d2ebc19e7fe52f0661a3085"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMPIE" ref="gaa0fb33b24d2ebc19e7fe52f0661a3085" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMPIE</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76f85925873bcd3f795417053bfc5f33"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMP1TRG" ref="ga76f85925873bcd3f795417053bfc5f33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP1TRG</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa68c195cf709d18cd426560302b97852"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_TAFCR_TAMP1E" ref="gaa68c195cf709d18cd426560302b97852" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_TAFCR_TAMP1E</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b0550ccc175ff54e560cc5fb96fbb2c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMASSR_MASKSS" ref="ga7b0550ccc175ff54e560cc5fb96fbb2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeebbc0dfc0a20887ef3582feaa5f1c2b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMASSR_MASKSS_0" ref="gaeebbc0dfc0a20887ef3582feaa5f1c2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbdb202f388835593843f480c3b3af57"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMASSR_MASKSS_1" ref="gabbdb202f388835593843f480c3b3af57" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95feb5de45a74d7c75c1fc6515c32870"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMASSR_MASKSS_2" ref="ga95feb5de45a74d7c75c1fc6515c32870" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae94c65876a1baf0984a6f85aa836b8d0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMASSR_MASKSS_3" ref="gae94c65876a1baf0984a6f85aa836b8d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_MASKSS_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a6b683531fded4e2a77d047da7eb203"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMASSR_SS" ref="ga4a6b683531fded4e2a77d047da7eb203" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMASSR_SS</b>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf287b0ec7dbf8e9d436cb78da287b244"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBSSR_MASKSS" ref="gaf287b0ec7dbf8e9d436cb78da287b244" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS</b>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4d60185d1ac432b24b0a95e2918902f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBSSR_MASKSS_0" ref="gad4d60185d1ac432b24b0a95e2918902f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS_0</b>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9763a1a382e40cc2ebfa6d84369580df"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBSSR_MASKSS_1" ref="ga9763a1a382e40cc2ebfa6d84369580df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS_1</b>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga598283f8a8926f0dcb7916a2224f79bc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBSSR_MASKSS_2" ref="ga598283f8a8926f0dcb7916a2224f79bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS_2</b>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf017c71fc7eb34519de3945a028677b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBSSR_MASKSS_3" ref="gadf017c71fc7eb34519de3945a028677b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_MASKSS_3</b>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33ae74f38392431aa631d397a7e7c305"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_ALRMBSSR_SS" ref="ga33ae74f38392431aa631d397a7e7c305" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRMBSSR_SS</b>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0d7c3115465079f04cfb97a7faabc59"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP0R" ref="gae0d7c3115465079f04cfb97a7faabc59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP0R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbc4b6dfeff87332124f271b86eb0c56"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP1R" ref="gafbc4b6dfeff87332124f271b86eb0c56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP1R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34fda9ee6115f0de9588e22c46602d89"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP2R" ref="ga34fda9ee6115f0de9588e22c46602d89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP2R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90403ff99c08f0abc379447823e5e841"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP3R" ref="ga90403ff99c08f0abc379447823e5e841" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP3R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeed1b338e9526d817a1fd01304b8851c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP4R" ref="gaeed1b338e9526d817a1fd01304b8851c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP4R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e8954ab0ead8bb788d5d8eebf2f5c4c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP5R" ref="ga4e8954ab0ead8bb788d5d8eebf2f5c4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP5R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b9ee9eb5d024ccd5809fcc20fd51f5b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP6R" ref="ga4b9ee9eb5d024ccd5809fcc20fd51f5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP6R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0f1ae07f7b1815bf58b464dc7366731"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP7R" ref="gab0f1ae07f7b1815bf58b464dc7366731" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP7R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bd10acb9e5ce5225af4ff895bd3bb82"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP8R" ref="ga2bd10acb9e5ce5225af4ff895bd3bb82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP8R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP9R" ref="ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP9R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2179063a3078a211c3b697ce012ab5a0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP10R" ref="ga2179063a3078a211c3b697ce012ab5a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP10R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab250f9423dee41b165aa8f02d2fc1fe7"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP11R" ref="gab250f9423dee41b165aa8f02d2fc1fe7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP11R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefe1b6108ac49197b28c9bee31bbaf3b"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP12R" ref="gaefe1b6108ac49197b28c9bee31bbaf3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP12R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e77435e16bdebf3491eb0e30bd10b0d"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP13R" ref="ga0e77435e16bdebf3491eb0e30bd10b0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP13R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f07ee6d227deaa11e0ae035121185b0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP14R" ref="ga5f07ee6d227deaa11e0ae035121185b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP14R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae543b0dd58f03c2f70bb6b3b65232863"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP15R" ref="gae543b0dd58f03c2f70bb6b3b65232863" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP15R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0add0c768094f0de71bb4e50fbcce6e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP16R" ref="gaf0add0c768094f0de71bb4e50fbcce6e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP16R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga059aaedb55963f39e8724d50d55d5282"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP17R" ref="ga059aaedb55963f39e8724d50d55d5282" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP17R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66154eb091275e87a4bd53e87ef9214e"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP18R" ref="ga66154eb091275e87a4bd53e87ef9214e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP18R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa4c31e33d851fde2715059ea28dac6f"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP19R" ref="gafa4c31e33d851fde2715059ea28dac6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP19R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga557a1b70122ed12292c1f816028f2d83"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP20R" ref="ga557a1b70122ed12292c1f816028f2d83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP20R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60ae069ac90beeb733c4620b17f45fe8"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP21R" ref="ga60ae069ac90beeb733c4620b17f45fe8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP21R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga568e2225a3b5c5666a729a17189648a3"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP22R" ref="ga568e2225a3b5c5666a729a17189648a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP22R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42e40cb790b7431f723d5caec93d3cfc"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP23R" ref="ga42e40cb790b7431f723d5caec93d3cfc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP23R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1e457275021edcaba95f52d7566ee16"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP24R" ref="gab1e457275021edcaba95f52d7566ee16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP24R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8257964f1f6451fd00400415480bf89c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP25R" ref="ga8257964f1f6451fd00400415480bf89c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP25R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35d06ba20491492c8f98d1bee11144c9"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP26R" ref="ga35d06ba20491492c8f98d1bee11144c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP26R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f341f31bf0ae28240b71994c2752766"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP27R" ref="ga0f341f31bf0ae28240b71994c2752766" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP27R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e8c2a2e55941ecf3e1571969310993a"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP28R" ref="ga4e8c2a2e55941ecf3e1571969310993a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP28R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7c9d5556c654f13b2eefba1f1b556d0"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP29R" ref="gaf7c9d5556c654f13b2eefba1f1b556d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP29R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99266fb92cace8daf6cdc0271ec0471c"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP30R" ref="ga99266fb92cace8daf6cdc0271ec0471c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP30R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e4a6af93f8286429d9f388dab8de1ad"></a><!-- doxytag: member="Peripheral_Registers_Bits_Definition::RTC_BKP31R" ref="ga1e4a6af93f8286429d9f388dab8de1ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP31R</b>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</a>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</a>&#160;&#160;&#160;((uint16_t)0x003F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint16_t)0x0038)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b">SYSCFG_MEMRMP_BOOT_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2">SYSCFG_MEMRMP_BOOT_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa10e1a3a5f7c6fd4a6f53c3c9b38945">SYSCFG_MEMRMP_BOOT_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e">SYSCFG_PMC_USB_PU</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration.  <a href="#ga6de6aa8e32ae5cd07fd69e42e7226bd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</a>&#160;&#160;&#160;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">SYSCFG_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration.  <a href="#gaf4b78c30e4ef4fa441582eb3c102865d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</a>&#160;&#160;&#160;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">SYSCFG_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration.  <a href="#ga4096f472e87e021f4d4c94457ddaf5f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</a>&#160;&#160;&#160;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">SYSCFG_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration.  <a href="#ga45ed24773c389f4477944c2c43d106c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">SYSCFG_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration.  <a href="#ga51147f1747daf48dbcfad03285ae8889"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">SYSCFG_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration.  <a href="#gafb9581c515a4bdf1ed88fe96d8c24794"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">SYSCFG_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration.  <a href="#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">SYSCFG_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration.  <a href="#ga2f1bfd3af524288b6ce54d7f9aef410a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">SYSCFG_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration.  <a href="#gae1c6843a871f1a06ca25c0de50048b10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">SYSCFG_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration.  <a href="#ga93e284e59c4ff887b2e79851ac0a81c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">SYSCFG_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration.  <a href="#ga25acdbb9e916c440c41a060d861130ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">SYSCFG_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration.  <a href="#ga0ca8a85d4512677eff6ed2aac897a366"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">SYSCFG_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration.  <a href="#ga3ceaa63866465faa8145ce0c5d9a44d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">SYSCFG_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration.  <a href="#ga0514aaa894c9be44ba47c1346756f90b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">SYSCFG_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration.  <a href="#ga7ad140a68e3e4e0406a182a504679ea9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">SYSCFG_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration.  <a href="#gae2f28920677dd99f9132ed28f7b1d5e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">SYSCFG_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c4ed51eda0dbe6e489ba45e15fcdac7">RI_ICR_IC1Z</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7e84a9bb47672a7532a4dcf6a9c50">RI_ICR_IC1Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66d91cac4331afc91f298978e8a7dd2b">RI_ICR_IC1Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad27b39fcad1770a4d33e8f99a7b23b1f">RI_ICR_IC1Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd1f2b67fd6c3b2d72e1486de9d425b">RI_ICR_IC1Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c9a4b7c3f5085b3be28e23c9cbaa89f">RI_ICR_IC2Z</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec81a7255893ee36f4487275a8c9140b">RI_ICR_IC2Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e9edba4778ad3bf04ad3ff8457b2af2">RI_ICR_IC2Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e479532bf0094e3f436be072494a2a8">RI_ICR_IC2Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1c48dea156d5696889b4ba9f82d9695">RI_ICR_IC2Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f76ef9a9fb8b9cf79d42526f1f0be8">RI_ICR_IC3Z</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed61348da4976d7e3cf9b70a698b9c4">RI_ICR_IC3Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a5adb06fbf7a62ceebd9add536a832">RI_ICR_IC3Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa7133aa480ef791b6de6919c7eb5887">RI_ICR_IC3Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac131ef535ebcd3e37a85da3c37bebfcc">RI_ICR_IC3Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb742e8b9ba11524fe099080d9fd7fdb">RI_ICR_IC4Z</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142fb2425508dcc371893a33c14fa9d7">RI_ICR_IC4Z_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8596997cebcd91b568951f6ee0ba6352">RI_ICR_IC4Z_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75687ea3d22ff8d7e5f7a27fe23d95c4">RI_ICR_IC4Z_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga725d99c1c8a1a14160a7d705209eab59">RI_ICR_IC4Z_3</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2db345cf0c0710bb1ef69148383eaa">RI_ICR_TIM</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca">RI_ICR_TIM_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74">RI_ICR_TIM_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e">RI_ICR_IC1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968">RI_ICR_IC2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e">RI_ICR_IC3</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883">RI_ICR_IC4</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b94fcb22e97f18851a932d73ec4fb6">RI_ASCR1_CH</a>&#160;&#160;&#160;((uint32_t)0x03FCFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf">RI_ASCR1_CH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84">RI_ASCR1_CH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6">RI_ASCR1_CH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a">RI_ASCR1_CH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659">RI_ASCR1_CH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16">RI_ASCR1_CH_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0">RI_ASCR1_CH_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2">RI_ASCR1_CH_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc">RI_ASCR1_CH_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d">RI_ASCR1_CH_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d">RI_ASCR1_CH_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842">RI_ASCR1_CH_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11">RI_ASCR1_CH_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1">RI_ASCR1_CH_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9">RI_ASCR1_CH_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275">RI_ASCR1_CH_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37b233d88f4434ce1f30c8dce56c2d2">RI_ASCR1_CH_31</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d">RI_ASCR1_CH_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e">RI_ASCR1_CH_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534">RI_ASCR1_CH_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d">RI_ASCR1_CH_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf815cb08076563c90563eec1b746d11a">RI_ASCR1_CH_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d">RI_ASCR1_CH_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8">RI_ASCR1_CH_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308">RI_ASCR1_CH_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7">RI_ASCR1_VCOMP</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dffddd190fb552db214a90c03132d03">RI_ASCR1_CH_27</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43c535a50ffe57ece70e3c97138fec7">RI_ASCR1_CH_28</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaefe723849bf88ffc4871aed375a711">RI_ASCR1_CH_29</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5680ce5a4a987095d840a7ac96b6599">RI_ASCR1_CH_30</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236">RI_ASCR1_SCM</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640">RI_ASCR2_GR10_1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51">RI_ASCR2_GR10_2</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22">RI_ASCR2_GR10_3</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3">RI_ASCR2_GR10_4</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82">RI_ASCR2_GR6_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631">RI_ASCR2_GR6_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99">RI_ASCR2_GR5_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6">RI_ASCR2_GR5_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3">RI_ASCR2_GR5_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541">RI_ASCR2_GR4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47">RI_ASCR2_GR4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b">RI_ASCR2_GR4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c0a6a82ac65715c9850a41e55a81e6">RI_ASCR2_GR4_4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbca2c060a0bc77d7e782a406359b15">RI_ASCR2_CH0b</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f85a52b8922645b25897826c37d4f9">RI_ASCR2_CH1b</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59889a973a900265d90d6b1a577790ce">RI_ASCR2_CH2b</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc7700ba4ef7829dc69bcaffd71541d">RI_ASCR2_CH3b</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbce23f848b4474aab1ca803fcf26da">RI_ASCR2_CH6b</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d87fca98be04ab0903d7273780ed7f">RI_ASCR2_CH7b</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa40b4c38672fbbc691d279c4af216b0">RI_ASCR2_CH8b</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1993e2371b816f5454213653d3e48842">RI_ASCR2_CH9b</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53e7f2013c0ccbbe7f6ad23134f4331a">RI_ASCR2_CH10b</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b585e25bf053bd342713566374c0bf0">RI_ASCR2_CH11b</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b26d554353a13de0060912aab90acc9">RI_ASCR2_CH12b</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f32ad9d722774eafb4bf6f1f808c33e">RI_ASCR2_GR6_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65214f3d0d79db1018117035a0acc5f">RI_ASCR2_GR6_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7fa10064241e2519be1ad8d6ca74c0f">RI_ASCR2_GR5_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5145ba33aafcf98f7f6e04ea85cfe79c">RI_HYSCR1_PA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c7061b2387d9774d4a29dfb9da7bc6">RI_HYSCR1_PA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e30e44855e8a02b007781e0b821b432">RI_HYSCR1_PA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a18ea4423a8d86d64fe4096ce99da73">RI_HYSCR1_PA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f47312df1081b99cb7bb37108025d1">RI_HYSCR1_PA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b753c36a11a65522b6085696e0fbce4">RI_HYSCR1_PA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga852c79796eb5e7b6072d28ac37d54826">RI_HYSCR1_PA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98d5931fd04092018c0d4b2218e993">RI_HYSCR1_PA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb5bae81d4bad89eb9bea27f462136ed">RI_HYSCR1_PA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cefe1a3a06f8448c4eb82a70e13e031">RI_HYSCR1_PA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9390916e40fc545763f727d8afdb9d">RI_HYSCR1_PA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b03d5607623e958e5230c4f62926bf">RI_HYSCR1_PA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01cb50708f61052800d6a79b314cf14c">RI_HYSCR1_PA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb78dab941bba89432af056a1b46175">RI_HYSCR1_PA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf321b0ca350e01de8cdfcb8ca98dcebf">RI_HYSCR1_PA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa89b9f6aed39f7ce36538a0b4386dee5">RI_HYSCR1_PA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc8a0f64fb157ae732ae2aee67ba1e00">RI_HYSCR1_PA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14b6c6b02074440c8117040dab96ad00">RI_HYSCR1_PB</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8867699d64da05d6da35f70aa36410">RI_HYSCR1_PB_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dacaf57911add1790db2d6c7e19705e">RI_HYSCR1_PB_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48f5d561a7216b3eb37335823337f4c6">RI_HYSCR1_PB_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3eff836fb151eb75a68e69412cc40e">RI_HYSCR1_PB_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab140dac35d8483090b7d9a1c0d98878e">RI_HYSCR1_PB_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c3845ade7b349c5ab47f66262e25fd8">RI_HYSCR1_PB_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043770a538224eb1e668769514d746ec">RI_HYSCR1_PB_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd4ba620e0f539ffd571def4e349132d">RI_HYSCR1_PB_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1913163432c3add1cba4d291a159daf6">RI_HYSCR1_PB_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93361a0c779c6e7daabd0dd58613337a">RI_HYSCR1_PB_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9546ac3971f865f5701c62d0cca5a2">RI_HYSCR1_PB_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79cc2722419b25b769d8487038f28628">RI_HYSCR1_PB_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab605e2258c53879ca5772ecb183004ca">RI_HYSCR1_PB_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a219c42ca050e7fa03eb3749002dbb">RI_HYSCR1_PB_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8372d0faca5d921d6396789947e4768">RI_HYSCR1_PB_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d46a1d121ba077559e59d3f979c34a">RI_HYSCR1_PB_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09b5ddac48ee180dc7ddb1e734a66db">RI_HYSCR2_PC</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e78082b66f117d190267df32208f74">RI_HYSCR2_PC_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fd01d50074e253029d67b6c5e841c8a">RI_HYSCR2_PC_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c52c01282fdad197229b803c46b0461">RI_HYSCR2_PC_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86584cd3651a985c3d7de1362dd3a88c">RI_HYSCR2_PC_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab15e23dd1870a5ccb225a000b5e4aec1">RI_HYSCR2_PC_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae56ff6827a6bee06fdd301a2bdc28">RI_HYSCR2_PC_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa84aee46eaa71bb7ed9e0bece7c6562a">RI_HYSCR2_PC_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7233eb70e2930bad6a761ea6f144266c">RI_HYSCR2_PC_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c4528b8056bbba163a718436de96b1">RI_HYSCR2_PC_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga610abf0d56c15a4449bceac4b003815a">RI_HYSCR2_PC_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ec3d47c2b42b7af4f67f114b9e33c6">RI_HYSCR2_PC_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bcc79e86da6f06ecbf44ec7d2dc09ed">RI_HYSCR2_PC_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad365b14b80d22074a5eacfc853201a00">RI_HYSCR2_PC_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbe822bac8cb0a89132cc5ade5d60f6f">RI_HYSCR2_PC_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c762dbe6431125074802f7c6b4ff92f">RI_HYSCR2_PC_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaf32949a92f0bb4f85c141992018f20">RI_HYSCR2_PC_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga312f30d2666209812bf94f22986b0035">RI_HYSCR2_PD</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3565abfc787c3198f41f6292b7f3e01">RI_HYSCR2_PD_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64aabec0b817ee30ac063f4f0406c75b">RI_HYSCR2_PD_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5efc8b87f26b5e628301292499cbcd5">RI_HYSCR2_PD_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b94eeb5e5dc65827737a0fb508c0562">RI_HYSCR2_PD_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a5e8b8513a97e22df2e63be47c5a0b">RI_HYSCR2_PD_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913f2fee0cfe1cca981a00f63a854f80">RI_HYSCR2_PD_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5c54871159135db05a19d83c6c4b05">RI_HYSCR2_PD_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5c5492cdae87d9bac8e7e6fecf7aaa">RI_HYSCR2_PD_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3dad96e4b6db07c99508d333b9da85a">RI_HYSCR2_PD_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1d439f38d8e356869a07144d9d81b21">RI_HYSCR2_PD_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb420ed8e7af3c7392f1c9546a1a2ce">RI_HYSCR2_PD_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1702f6d00435aea63b648186c5b6005">RI_HYSCR2_PD_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff99a77f97d3856313b5cc1b4167455c">RI_HYSCR2_PD_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b13b9120ac43b601cf0a2c7ac49e359">RI_HYSCR2_PD_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a78aa687b92e98ff67cc79ce336f1a">RI_HYSCR2_PD_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4db744a01131eca82ee5a647f39fcea4">RI_HYSCR2_PD_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga792b1c16c7bfb2bfb5f8d56e809ea718">RI_HYSCR2_PE</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782521b1f6ff5b136ab45922e153ef99">RI_HYSCR2_PE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa30146760c544270745bfb202a35dee7">RI_HYSCR2_PE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bced107c2e03044800c283724a74534">RI_HYSCR2_PE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556b74a8e3ae7438b271d0bcd50b919d">RI_HYSCR2_PE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae62fd7e854bc430ac153f180142885ae">RI_HYSCR2_PE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ddcdd8a95ab82fc65229dfd6a4d36df">RI_HYSCR2_PE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58be3365ae479ad5d5dca245c944c62">RI_HYSCR2_PE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e59c500201fba14716416639b8ac7e8">RI_HYSCR2_PE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63fd2625bcc049069cf3cedaa368e0f7">RI_HYSCR2_PE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4b2b5583d856563fd3eb1c6a81eb856">RI_HYSCR2_PE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81cfa91a6032715459c05e87748cfcdc">RI_HYSCR2_PE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aaf2ecd34bce4d007df53d0a12ba3e4">RI_HYSCR2_PE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de5322d82ba33ed474659eeaa5b8189">RI_HYSCR2_PE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada47a00621a168573f1dc222f2458a56">RI_HYSCR2_PE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c97b2662f8f4270f25ef75884eb0cb6">RI_HYSCR2_PE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec51abda99307513c9f3902472e5241c">RI_HYSCR2_PE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c653c0a973eba715adbcbe16fbf1f2c">RI_HYSCR3_PF</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga399db9aab5e9563cc63ea113417da5a1">RI_HYSCR3_PF_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b0d114d395de05c2cb0f1cfe4fcd5df">RI_HYSCR3_PF_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd9b5b1f358db80d682d55413b17fe1">RI_HYSCR3_PF_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb51a0832304c92e6b002b6a7de5175c">RI_HYSCR3_PF_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f5eff42e415d7f15cc8e3f0a24797d">RI_HYSCR3_PF_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0713b973dcd009708f653da8ba94c332">RI_HYSCR3_PF_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8ab3d3057fe54fd821d93b5503b7a1">RI_HYSCR3_PF_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa0cdce4d4f9fc0415bb97950700c861">RI_HYSCR3_PF_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34added43063e839702bd256247b8ab3">RI_HYSCR3_PF_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70bd595efa4a91f34bde1f4c7558ed09">RI_HYSCR3_PF_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152d20bb4fcc24a7fd3dbf89d97a2fd">RI_HYSCR3_PF_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad339f6b9b4408f6b285eac72e8c2a10b">RI_HYSCR3_PF_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18385d948755306dca6836c3b1a26e6c">RI_HYSCR3_PF_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad22e69f33e497edd10c70d8c6a84c9e9">RI_HYSCR3_PF_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd1dabc88c3850ac790b3f7274ded5fb">RI_HYSCR3_PF_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc0044525c75a349c03f060d10195c12">RI_HYSCR3_PF_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45ca49f69da225d66e99e033be85e02">RI_HYSCR4_PG</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3008d6daa946183f827dd5a70ef9fc7d">RI_HYSCR4_PG_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c2a38bbbdd9eb287404ecfd3573f3c1">RI_HYSCR4_PG_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f7e582f62a85ca1fb5da0e40d602e12">RI_HYSCR4_PG_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f15fce3d39f9bca6c3ec51783af844b">RI_HYSCR4_PG_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9c5c6a551c9589fd7325d955d19330">RI_HYSCR4_PG_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5451537366230d21b7ea68197b6ddb2e">RI_HYSCR4_PG_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6589df9d1bfb0200394d76ffa22f7d8">RI_HYSCR4_PG_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90fef21b5c43b576cfe26f189a1e5f94">RI_HYSCR4_PG_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20912f004b0787b789e197646ddd395">RI_HYSCR4_PG_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7d25e49037ab39023785c82aafcc8a">RI_HYSCR4_PG_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f5180b88ab5c117b63502e3683ca7b">RI_HYSCR4_PG_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53e738bdf522ad90af3f1b78cb3bc3af">RI_HYSCR4_PG_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12d3594dbc456fcf50fdcec0fc0c28f2">RI_HYSCR4_PG_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2629e5e701a4f355b1bf7769f50d1dd5">RI_HYSCR4_PG_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada698fa4d7cf12deef037bc282bc8ac0">RI_HYSCR4_PG_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae76b5b44a75a91bd2a8ea32e80e49fd">RI_HYSCR4_PG_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint16_t)0x001F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint16_t)0x1F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06e0dfcaeb7a7be254b71b1d4c3fd44">TIM_OR_TI1RMP</a>&#160;&#160;&#160;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f9ba136b3dca26c39de5da6eca8fbc1">TIM_OR_TI1RMP_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf91cb3077c1904d1e039c99725297bdb">TIM_OR_TI1RMP_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">USART_BRR_DIV_FRACTION</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">USART_BRR_DIV_MANTISSA</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">USB_CNTR_LP_MODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;((uint16_t)0x07FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;((uint16_t)0x1800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</a>&#160;&#160;&#160;((uint16_t)0xFFF8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</a>&#160;&#160;&#160;((uint16_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</a>&#160;&#160;&#160;((uint16_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint16_t)0x007F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint16_t)0x0180)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">SysTick_CTRL_ENABLE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">SysTick_CTRL_TICKINT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">SysTick_CTRL_CLKSOURCE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">SysTick_CTRL_COUNTFLAG</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">SysTick_LOAD_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">SysTick_VAL_CURRENT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">SysTick_CALIB_TENMS</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">SysTick_CALIB_SKEW</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">SysTick_CALIB_NOREF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">NVIC_ISER_SETENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">NVIC_ISER_SETENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">NVIC_ISER_SETENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">NVIC_ISER_SETENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">NVIC_ISER_SETENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">NVIC_ISER_SETENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">NVIC_ISER_SETENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">NVIC_ISER_SETENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">NVIC_ISER_SETENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">NVIC_ISER_SETENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">NVIC_ISER_SETENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">NVIC_ISER_SETENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">NVIC_ISER_SETENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">NVIC_ISER_SETENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">NVIC_ISER_SETENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">NVIC_ISER_SETENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">NVIC_ISER_SETENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">NVIC_ISER_SETENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">NVIC_ISER_SETENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">NVIC_ISER_SETENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">NVIC_ISER_SETENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">NVIC_ISER_SETENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">NVIC_ISER_SETENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">NVIC_ISER_SETENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">NVIC_ISER_SETENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">NVIC_ISER_SETENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">NVIC_ISER_SETENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">NVIC_ISER_SETENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">NVIC_ISER_SETENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">NVIC_ISER_SETENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">NVIC_ISER_SETENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">NVIC_ISER_SETENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">NVIC_ISER_SETENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">NVIC_ICER_CLRENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">NVIC_ICER_CLRENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">NVIC_ICER_CLRENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">NVIC_ICER_CLRENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">NVIC_ICER_CLRENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">NVIC_ICER_CLRENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">NVIC_ICER_CLRENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">NVIC_ICER_CLRENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">NVIC_ICER_CLRENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">NVIC_ICER_CLRENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">NVIC_ICER_CLRENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">NVIC_ICER_CLRENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">NVIC_ICER_CLRENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">NVIC_ICER_CLRENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">NVIC_ICER_CLRENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">NVIC_ICER_CLRENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">NVIC_ICER_CLRENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">NVIC_ICER_CLRENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">NVIC_ICER_CLRENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">NVIC_ICER_CLRENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">NVIC_ICER_CLRENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">NVIC_ICER_CLRENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">NVIC_ICER_CLRENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">NVIC_ICER_CLRENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">NVIC_ICER_CLRENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">NVIC_ICER_CLRENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">NVIC_ICER_CLRENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">NVIC_ICER_CLRENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">NVIC_ICER_CLRENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">NVIC_ICER_CLRENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">NVIC_ICER_CLRENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">NVIC_ICER_CLRENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">NVIC_ICER_CLRENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">NVIC_ISPR_SETPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">NVIC_ISPR_SETPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">NVIC_ISPR_SETPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">NVIC_ISPR_SETPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">NVIC_ISPR_SETPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">NVIC_ISPR_SETPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">NVIC_ISPR_SETPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">NVIC_ISPR_SETPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">NVIC_ISPR_SETPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">NVIC_ISPR_SETPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">NVIC_ISPR_SETPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">NVIC_ISPR_SETPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">NVIC_ISPR_SETPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">NVIC_ISPR_SETPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">NVIC_ISPR_SETPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">NVIC_ISPR_SETPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">NVIC_ISPR_SETPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">NVIC_ISPR_SETPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">NVIC_ISPR_SETPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">NVIC_ISPR_SETPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">NVIC_ISPR_SETPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">NVIC_ISPR_SETPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">NVIC_ISPR_SETPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">NVIC_ISPR_SETPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">NVIC_ISPR_SETPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">NVIC_ISPR_SETPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">NVIC_ISPR_SETPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">NVIC_ISPR_SETPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">NVIC_ISPR_SETPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">NVIC_ISPR_SETPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">NVIC_ISPR_SETPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">NVIC_ISPR_SETPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">NVIC_ISPR_SETPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">NVIC_ICPR_CLRPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">NVIC_ICPR_CLRPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">NVIC_ICPR_CLRPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">NVIC_ICPR_CLRPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">NVIC_ICPR_CLRPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">NVIC_ICPR_CLRPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">NVIC_ICPR_CLRPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">NVIC_ICPR_CLRPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">NVIC_ICPR_CLRPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">NVIC_ICPR_CLRPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">NVIC_ICPR_CLRPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">NVIC_ICPR_CLRPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">NVIC_ICPR_CLRPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">NVIC_ICPR_CLRPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">NVIC_ICPR_CLRPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">NVIC_ICPR_CLRPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">NVIC_ICPR_CLRPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">NVIC_ICPR_CLRPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">NVIC_ICPR_CLRPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">NVIC_ICPR_CLRPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">NVIC_ICPR_CLRPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">NVIC_ICPR_CLRPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">NVIC_ICPR_CLRPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">NVIC_ICPR_CLRPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">NVIC_ICPR_CLRPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">NVIC_ICPR_CLRPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">NVIC_ICPR_CLRPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">NVIC_ICPR_CLRPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">NVIC_ICPR_CLRPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">NVIC_ICPR_CLRPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">NVIC_ICPR_CLRPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">NVIC_ICPR_CLRPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">NVIC_ICPR_CLRPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">NVIC_IABR_ACTIVE</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">NVIC_IABR_ACTIVE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">NVIC_IABR_ACTIVE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">NVIC_IABR_ACTIVE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">NVIC_IABR_ACTIVE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">NVIC_IABR_ACTIVE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">NVIC_IABR_ACTIVE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">NVIC_IABR_ACTIVE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">NVIC_IABR_ACTIVE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">NVIC_IABR_ACTIVE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">NVIC_IABR_ACTIVE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">NVIC_IABR_ACTIVE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">NVIC_IABR_ACTIVE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">NVIC_IABR_ACTIVE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">NVIC_IABR_ACTIVE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">NVIC_IABR_ACTIVE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">NVIC_IABR_ACTIVE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">NVIC_IABR_ACTIVE_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">NVIC_IABR_ACTIVE_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">NVIC_IABR_ACTIVE_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">NVIC_IABR_ACTIVE_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">NVIC_IABR_ACTIVE_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">NVIC_IABR_ACTIVE_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">NVIC_IABR_ACTIVE_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">NVIC_IABR_ACTIVE_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">NVIC_IABR_ACTIVE_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">NVIC_IABR_ACTIVE_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">NVIC_IABR_ACTIVE_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">NVIC_IABR_ACTIVE_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">NVIC_IABR_ACTIVE_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">NVIC_IABR_ACTIVE_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">NVIC_IABR_ACTIVE_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">NVIC_IABR_ACTIVE_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">NVIC_IPR0_PRI_0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">NVIC_IPR0_PRI_1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">NVIC_IPR0_PRI_2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">NVIC_IPR0_PRI_3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">NVIC_IPR1_PRI_4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">NVIC_IPR1_PRI_5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">NVIC_IPR1_PRI_6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">NVIC_IPR1_PRI_7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">NVIC_IPR2_PRI_8</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">NVIC_IPR2_PRI_9</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">NVIC_IPR2_PRI_10</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">NVIC_IPR2_PRI_11</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">NVIC_IPR3_PRI_12</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">NVIC_IPR3_PRI_13</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">NVIC_IPR3_PRI_14</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">NVIC_IPR3_PRI_15</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">NVIC_IPR4_PRI_16</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">NVIC_IPR4_PRI_17</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">NVIC_IPR4_PRI_18</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">NVIC_IPR4_PRI_19</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">NVIC_IPR5_PRI_20</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">NVIC_IPR5_PRI_21</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">NVIC_IPR5_PRI_22</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">NVIC_IPR5_PRI_23</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">NVIC_IPR6_PRI_24</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">NVIC_IPR6_PRI_25</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">NVIC_IPR6_PRI_26</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">NVIC_IPR6_PRI_27</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">NVIC_IPR7_PRI_28</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">NVIC_IPR7_PRI_29</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">NVIC_IPR7_PRI_30</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">NVIC_IPR7_PRI_31</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">SCB_CPUID_REVISION</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">SCB_CPUID_PARTNO</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">SCB_CPUID_Constant</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">SCB_CPUID_VARIANT</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">SCB_CPUID_IMPLEMENTER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">SCB_ICSR_VECTACTIVE</a>&#160;&#160;&#160;((uint32_t)0x000001FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">SCB_ICSR_RETTOBASE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">SCB_ICSR_VECTPENDING</a>&#160;&#160;&#160;((uint32_t)0x003FF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">SCB_ICSR_ISRPENDING</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">SCB_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">SCB_ICSR_PENDSTCLR</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">SCB_ICSR_PENDSTSET</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">SCB_ICSR_PENDSVCLR</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">SCB_ICSR_PENDSVSET</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">SCB_ICSR_NMIPENDSET</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">SCB_VTOR_TBLOFF</a>&#160;&#160;&#160;((uint32_t)0x1FFFFF80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">SCB_VTOR_TBLBASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">SCB_AIRCR_VECTRESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">SCB_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">SCB_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">SCB_AIRCR_PRIGROUP</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">SCB_AIRCR_PRIGROUP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">SCB_AIRCR_PRIGROUP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">SCB_AIRCR_PRIGROUP_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">SCB_AIRCR_PRIGROUP0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">SCB_AIRCR_PRIGROUP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">SCB_AIRCR_PRIGROUP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">SCB_AIRCR_PRIGROUP3</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">SCB_AIRCR_PRIGROUP4</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">SCB_AIRCR_PRIGROUP5</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">SCB_AIRCR_PRIGROUP6</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">SCB_AIRCR_PRIGROUP7</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">SCB_AIRCR_ENDIANESS</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">SCB_AIRCR_VECTKEY</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">SCB_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">SCB_SCR_SEVONPEND</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">SCB_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">SCB_CCR_USERSETMPEND</a>&#160;&#160;&#160;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">SCB_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">SCB_CCR_DIV_0_TRP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">SCB_CCR_BFHFNMIGN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">SCB_CCR_STKALIGN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">SCB_SHPR_PRI_N</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">SCB_SHPR_PRI_N1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">SCB_SHPR_PRI_N2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">SCB_SHPR_PRI_N3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">SCB_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">SCB_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">SCB_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">SCB_SHCSR_SVCALLACT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">SCB_SHCSR_MONITORACT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">SCB_SHCSR_PENDSVACT</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">SCB_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">SCB_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">SCB_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">SCB_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">SCB_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">SCB_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">SCB_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">SCB_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">SCB_CFSR_IACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">SCB_CFSR_DACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">SCB_CFSR_MUNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">SCB_CFSR_MSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">SCB_CFSR_MMARVALID</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">SCB_CFSR_IBUSERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">SCB_CFSR_PRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">SCB_CFSR_IMPRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">SCB_CFSR_UNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">SCB_CFSR_STKERR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">SCB_CFSR_BFARVALID</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">SCB_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">SCB_CFSR_INVSTATE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">SCB_CFSR_INVPC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">SCB_CFSR_NOCP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">SCB_CFSR_UNALIGNED</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">SCB_CFSR_DIVBYZERO</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">SCB_HFSR_VECTTBL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">SCB_HFSR_FORCED</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">SCB_HFSR_DEBUGEVT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">SCB_DFSR_HALTED</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">SCB_DFSR_BKPT</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">SCB_DFSR_DWTTRAP</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">SCB_DFSR_VCATCH</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">SCB_DFSR_EXTERNAL</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">SCB_MMFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">SCB_BFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">SCB_AFSR_IMPDEF</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga3a2ee019aef4c64fffc72141f7aaab2c"></a><!-- doxytag: member="stm32l1xx.h::ADC_CCR_ADCPRE" ref="ga3a2ee019aef4c64fffc72141f7aaab2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC prescaler </p>

</div>
</div>
<a class="anchor" id="gaf3108cc8fb81f6efd1e93fa5f82ac313"></a><!-- doxytag: member="stm32l1xx.h::ADC_CCR_ADCPRE_0" ref="gaf3108cc8fb81f6efd1e93fa5f82ac313" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafa090830d2d359db04f365d46c6644d5"></a><!-- doxytag: member="stm32l1xx.h::ADC_CCR_ADCPRE_1" ref="gafa090830d2d359db04f365d46c6644d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafc020d85a8740491ce3f218a0706f1dc"></a><!-- doxytag: member="stm32l1xx.h::ADC_CCR_TSVREFE" ref="gafc020d85a8740491ce3f218a0706f1dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Temperature Sensor and VREFINT Enable </p>

</div>
</div>
<a class="anchor" id="gad8bb755c7059bb2d4f5e2e999d2a2677"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDCH" ref="gad8bb755c7059bb2d4f5e2e999d2a2677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AWDCH[4:0] bits (Analog watchdog channel select bits) </p>

</div>
</div>
<a class="anchor" id="ga18725d77c35c173cdb5bdab658d9dace"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDCH_0" ref="ga18725d77c35c173cdb5bdab658d9dace" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafcd37244d74db7c9a34a4f08b94301ae"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDCH_1" ref="gafcd37244d74db7c9a34a4f08b94301ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga625eebdc95937325cad90a151853f5a0"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDCH_2" ref="ga625eebdc95937325cad90a151853f5a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafb768d4aafbabc114d4650cf962392ec"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDCH_3" ref="gafb768d4aafbabc114d4650cf962392ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf37f3c0d7c72192803d0772e076cf8ee"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDCH_4" ref="gaf37f3c0d7c72192803d0772e076cf8ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga6e006d43fcb9fe1306745c95a1bdd651"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDEN" ref="ga6e006d43fcb9fe1306745c95a1bdd651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog enable on regular channels </p>

</div>
</div>
<a class="anchor" id="gacd44f86b189696d5a3780342516de722"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDIE" ref="gacd44f86b189696d5a3780342516de722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog Watchdog interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga5c9fc31f19c04033dfa98e982519c451"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_AWDSGL" ref="ga5c9fc31f19c04033dfa98e982519c451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable the watchdog on a single channel in scan mode </p>

</div>
</div>
<a class="anchor" id="gabd690297fc73fca40d797f4c90800b9a"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_DISCEN" ref="gabd690297fc73fca40d797f4c90800b9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Discontinuous mode on regular channels </p>

</div>
</div>
<a class="anchor" id="gaeaa416a291023449ae82e7ef39844075"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_DISCNUM" ref="gaeaa416a291023449ae82e7ef39844075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DISCNUM[2:0] bits (Discontinuous mode channel count) </p>

</div>
</div>
<a class="anchor" id="ga59ff81db7def261f0e84d5dbb6cca1ce"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_DISCNUM_0" ref="ga59ff81db7def261f0e84d5dbb6cca1ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga39940d3611126052f4f748934c629ebf"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_DISCNUM_1" ref="ga39940d3611126052f4f748934c629ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab73d5fdf276f5ef3965afdda78ac9e1e"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_DISCNUM_2" ref="gab73d5fdf276f5ef3965afdda78ac9e1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa39fee2e812a7ca45998cccf32e90aea"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_EOCIE" ref="gaa39fee2e812a7ca45998cccf32e90aea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt enable for EOC </p>

</div>
</div>
<a class="anchor" id="ga6353cb0d564410358b3a086dd0241f8c"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_JAUTO" ref="ga6353cb0d564410358b3a086dd0241f8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Automatic injected group conversion </p>

</div>
</div>
<a class="anchor" id="ga4886de74bcd3a1e545094089f76fd0b3"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_JAWDEN" ref="ga4886de74bcd3a1e545094089f76fd0b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog enable on injected channels </p>

</div>
</div>
<a class="anchor" id="gacd06a2840346bf45ff335707db0b6e30"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_JDISCEN" ref="gacd06a2840346bf45ff335707db0b6e30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Discontinuous mode on injected channels </p>

</div>
</div>
<a class="anchor" id="ga5c46fc1dc6c63acf88821f46a8f6d5e7"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_JEOCIE" ref="ga5c46fc1dc6c63acf88821f46a8f6d5e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt enable for injected channels </p>

</div>
</div>
<a class="anchor" id="gaa892fda7c204bf18a33a059f28be0fba"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_OVRIE" ref="gaa892fda7c204bf18a33a059f28be0fba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Overrun interrupt enable </p>

</div>
</div>
<a class="anchor" id="gae4fd2bb84d93f32bb0a0ac1ea2270433"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_PDD" ref="gae4fd2bb84d93f32bb0a0ac1ea2270433" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae4fd2bb84d93f32bb0a0ac1ea2270433">ADC_CR1_PDD</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down during Delay phase </p>

</div>
</div>
<a class="anchor" id="ga2476fa628e5eea4039bb8c9e92305b60"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_PDI" ref="ga2476fa628e5eea4039bb8c9e92305b60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2476fa628e5eea4039bb8c9e92305b60">ADC_CR1_PDI</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down during Idle phase </p>

</div>
</div>
<a class="anchor" id="ga71e4a4c233895a2e7b6dd3ca6ca849e5"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_RES" ref="ga71e4a4c233895a2e7b6dd3ca6ca849e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RES[1:0] bits (Resolution) </p>

</div>
</div>
<a class="anchor" id="gacfc432ddbd2140a92d877f6d9dc52417"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_RES_0" ref="gacfc432ddbd2140a92d877f6d9dc52417" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga674904864f540043692a5b5ead9fae10"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_RES_1" ref="ga674904864f540043692a5b5ead9fae10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaeab75ece0c73dd97e8f21911ed22d06"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR1_SCAN" ref="gaaeab75ece0c73dd97e8f21911ed22d06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Scan mode </p>

</div>
</div>
<a class="anchor" id="ga89b646f092b052d8488d2016f6290f0e"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_ADON" ref="ga89b646f092b052d8488d2016f6290f0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>A/D Converter ON / OFF </p>

</div>
</div>
<a class="anchor" id="gaf5950b5a7438a447584f6dd86c343362"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_ALIGN" ref="gaf5950b5a7438a447584f6dd86c343362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Alignment </p>

</div>
</div>
<a class="anchor" id="ga5b8796715fcbed90834aa3d1cc91326a"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_CFG" ref="ga5b8796715fcbed90834aa3d1cc91326a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b8796715fcbed90834aa3d1cc91326a">ADC_CR2_CFG</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC Configuration </p>

</div>
</div>
<a class="anchor" id="ga49bb71a868c9d88a0f7bbe48918b2140"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_CONT" ref="ga49bb71a868c9d88a0f7bbe48918b2140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Continuous Conversion </p>

</div>
</div>
<a class="anchor" id="ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_DDS" ref="ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA disable selection (Single ADC) </p>

</div>
</div>
<a class="anchor" id="ga70d08cda9c1473839b560b33ff6fd672"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_DELS" ref="ga70d08cda9c1473839b560b33ff6fd672" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70d08cda9c1473839b560b33ff6fd672">ADC_CR2_DELS</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DELS[2:0] bits (Delay selection) </p>

</div>
</div>
<a class="anchor" id="ga2675f3571f7d741e309256904cac0e2e"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_DELS_0" ref="ga2675f3571f7d741e309256904cac0e2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2675f3571f7d741e309256904cac0e2e">ADC_CR2_DELS_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga175b298af75da04802dbf0521e66a01c"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_DELS_1" ref="ga175b298af75da04802dbf0521e66a01c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga175b298af75da04802dbf0521e66a01c">ADC_CR2_DELS_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga81458a570d3d988d89673b426eebbedd"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_DELS_2" ref="ga81458a570d3d988d89673b426eebbedd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81458a570d3d988d89673b426eebbedd">ADC_CR2_DELS_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga017309ac4b532bc8c607388f4e2cbbec"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_DMA" ref="ga017309ac4b532bc8c607388f4e2cbbec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direct Memory access mode </p>

</div>
</div>
<a class="anchor" id="gaf9dac2004ab20295e04012060ab24aeb"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EOCS" ref="gaf9dac2004ab20295e04012060ab24aeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of conversion selection </p>

</div>
</div>
<a class="anchor" id="ga574b4d8e90655d0432882d620e629234"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EXTEN" ref="ga574b4d8e90655d0432882d620e629234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTEN[1:0] bits (External Trigger Conversion mode for regular channels) </p>

</div>
</div>
<a class="anchor" id="ga3519da0cc6fbd31444a16244c70232e6"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EXTEN_0" ref="ga3519da0cc6fbd31444a16244c70232e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga17e37edddbb6ad791bffb350cca23d4d"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EXTEN_1" ref="ga17e37edddbb6ad791bffb350cca23d4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6d1054d6cd017e305cf6e8a864ce96c8"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EXTSEL" ref="ga6d1054d6cd017e305cf6e8a864ce96c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTSEL[3:0] bits (External Event Select for regular group) </p>

</div>
</div>
<a class="anchor" id="ga9410c7fd93f6d0b157ede745ee269d7b"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EXTSEL_0" ref="ga9410c7fd93f6d0b157ede745ee269d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5a6725419743a8d01b4a223609952893"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EXTSEL_1" ref="ga5a6725419743a8d01b4a223609952893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5c2322988b5fff19d012d9179d412ad0"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EXTSEL_2" ref="ga5c2322988b5fff19d012d9179d412ad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga387de6160834197888efa43e164c2db9"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_EXTSEL_3" ref="ga387de6160834197888efa43e164c2db9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga07330f702208792faca3a563dc4fd9c6"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JEXTEN" ref="ga07330f702208792faca3a563dc4fd9c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JEXTEN[1:0] bits (External Trigger Conversion mode for injected channels) </p>

</div>
</div>
<a class="anchor" id="ga0b3c99510de210ff3137ff8de328889b"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JEXTEN_0" ref="ga0b3c99510de210ff3137ff8de328889b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga949c70fdf36a32a6afcbf44fec123832"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JEXTEN_1" ref="ga949c70fdf36a32a6afcbf44fec123832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaab3aa5d0e2a4b77960ec8f3b425a3eac"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JEXTSEL" ref="gaab3aa5d0e2a4b77960ec8f3b425a3eac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JEXTSEL[3:0] bits (External event select for injected group) </p>

</div>
</div>
<a class="anchor" id="gaa70c1f30e2101e2177ce564440203ba3"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JEXTSEL_0" ref="gaa70c1f30e2101e2177ce564440203ba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga99fa4a240d34ce231d6d0543bac7fd9b"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JEXTSEL_1" ref="ga99fa4a240d34ce231d6d0543bac7fd9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga571bb97f950181fedbc0d4756482713d"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JEXTSEL_2" ref="ga571bb97f950181fedbc0d4756482713d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gae34f5dda7a153ffd927c9cd38999f822"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JEXTSEL_3" ref="gae34f5dda7a153ffd927c9cd38999f822" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gac12fe8a6cc24eef2ed2e1f1525855678"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_JSWSTART" ref="gac12fe8a6cc24eef2ed2e1f1525855678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Conversion of injected channels </p>

</div>
</div>
<a class="anchor" id="ga5eae65bad1a6c975e1911eb5ba117468"></a><!-- doxytag: member="stm32l1xx.h::ADC_CR2_SWSTART" ref="ga5eae65bad1a6c975e1911eb5ba117468" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Conversion of regular channels </p>

</div>
</div>
<a class="anchor" id="ga8f13adc8261a3f8a9daade26ba345a71"></a><!-- doxytag: member="stm32l1xx.h::ADC_CSR_ADONS1" ref="ga8f13adc8261a3f8a9daade26ba345a71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f13adc8261a3f8a9daade26ba345a71">ADC_CSR_ADONS1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADON status of ADC1 </p>

</div>
</div>
<a class="anchor" id="ga3e640f7443f14d01a37e29cff004223f"></a><!-- doxytag: member="stm32l1xx.h::ADC_CSR_AWD1" ref="ga3e640f7443f14d01a37e29cff004223f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 Analog watchdog flag </p>

</div>
</div>
<a class="anchor" id="ga715bcb019d713187aacd46f4482fa5f9"></a><!-- doxytag: member="stm32l1xx.h::ADC_CSR_EOC1" ref="ga715bcb019d713187aacd46f4482fa5f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 End of conversion </p>

</div>
</div>
<a class="anchor" id="ga1a8a134d8b946f3549390294ef94b8d6"></a><!-- doxytag: member="stm32l1xx.h::ADC_CSR_JEOC1" ref="ga1a8a134d8b946f3549390294ef94b8d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 Injected channel end of conversion </p>

</div>
</div>
<a class="anchor" id="ga3f1e6578b14d71c6d972c6d6f6d48eaa"></a><!-- doxytag: member="stm32l1xx.h::ADC_CSR_JSTRT1" ref="ga3f1e6578b14d71c6d972c6d6f6d48eaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 Injected channel Start flag </p>

</div>
</div>
<a class="anchor" id="ga52c109fe013835222183c22b26d6edec"></a><!-- doxytag: member="stm32l1xx.h::ADC_CSR_OVR1" ref="ga52c109fe013835222183c22b26d6edec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">ADC_CSR_OVR1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 overrun flag </p>

</div>
</div>
<a class="anchor" id="ga78ff468cfaa299ef62ab7b8b9910e142"></a><!-- doxytag: member="stm32l1xx.h::ADC_CSR_STRT1" ref="ga78ff468cfaa299ef62ab7b8b9910e142" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 Regular channel Start flag </p>

</div>
</div>
<a class="anchor" id="gada596183c4087696c486546e88176038"></a><!-- doxytag: member="stm32l1xx.h::ADC_DR_DATA" ref="gada596183c4087696c486546e88176038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Regular data </p>

</div>
</div>
<a class="anchor" id="gad685f031174465e636ef75a5bd7b637d"></a><!-- doxytag: member="stm32l1xx.h::ADC_HTR_HT" ref="gad685f031174465e636ef75a5bd7b637d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog high threshold </p>

</div>
</div>
<a class="anchor" id="gad02fcd8fd97b2f7d70a5a04fed60b558"></a><!-- doxytag: member="stm32l1xx.h::ADC_JDR1_JDATA" ref="gad02fcd8fd97b2f7d70a5a04fed60b558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a class="anchor" id="ga9fbd8801b9c60269ca477062985a08e8"></a><!-- doxytag: member="stm32l1xx.h::ADC_JDR2_JDATA" ref="ga9fbd8801b9c60269ca477062985a08e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a class="anchor" id="gaae84e9e5928bb9ed1aef6c83089fb5ef"></a><!-- doxytag: member="stm32l1xx.h::ADC_JDR3_JDATA" ref="gaae84e9e5928bb9ed1aef6c83089fb5ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a class="anchor" id="ga48d8fafdad1fb1bb0f761fd833e7b0c1"></a><!-- doxytag: member="stm32l1xx.h::ADC_JDR4_JDATA" ref="ga48d8fafdad1fb1bb0f761fd833e7b0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected data </p>

</div>
</div>
<a class="anchor" id="gad76f97130b391455094605a6c803026c"></a><!-- doxytag: member="stm32l1xx.h::ADC_JOFR1_JOFFSET1" ref="gad76f97130b391455094605a6c803026c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data offset for injected channel 1 </p>

</div>
</div>
<a class="anchor" id="ga1b15a9e9ce10303e233059c1de6d956c"></a><!-- doxytag: member="stm32l1xx.h::ADC_JOFR2_JOFFSET2" ref="ga1b15a9e9ce10303e233059c1de6d956c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data offset for injected channel 2 </p>

</div>
</div>
<a class="anchor" id="ga743e4c3a7cefc1a193146e77791c3985"></a><!-- doxytag: member="stm32l1xx.h::ADC_JOFR3_JOFFSET3" ref="ga743e4c3a7cefc1a193146e77791c3985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data offset for injected channel 3 </p>

</div>
</div>
<a class="anchor" id="gada0937f2f6a64bd6b7531ad553471b8d"></a><!-- doxytag: member="stm32l1xx.h::ADC_JOFR4_JOFFSET4" ref="gada0937f2f6a64bd6b7531ad553471b8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data offset for injected channel 4 </p>

</div>
</div>
<a class="anchor" id="gaa624d1fe34014b88873e2dfa91f79232"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JL" ref="gaa624d1fe34014b88873e2dfa91f79232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JL[1:0] bits (Injected Sequence length) </p>

</div>
</div>
<a class="anchor" id="ga117a6719241f20dbd765bc34f9ffcd58"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JL_0" ref="ga117a6719241f20dbd765bc34f9ffcd58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1f82ef3b6e6350b9e52e622daeaa3e6e"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JL_1" ref="ga1f82ef3b6e6350b9e52e622daeaa3e6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad7fa15dfe51b084b36cb5df2fbf44bb2"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ1" ref="gad7fa15dfe51b084b36cb5df2fbf44bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JSQ1[4:0] bits (1st conversion in injected sequence) </p>

</div>
</div>
<a class="anchor" id="gaf3ea38b080462c4571524b5fcbfed292"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ1_0" ref="gaf3ea38b080462c4571524b5fcbfed292" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gabae36d7655fb1dce11e60ffa8e57b509"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ1_1" ref="gabae36d7655fb1dce11e60ffa8e57b509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad3e7a96d33f640444b40b70e9ee28671"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ1_2" ref="gad3e7a96d33f640444b40b70e9ee28671" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6066a6aef47f317a5df0c9bbf59121fb"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ1_3" ref="ga6066a6aef47f317a5df0c9bbf59121fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf2c4baf98380a477cebb01be3e8f0594"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ1_4" ref="gaf2c4baf98380a477cebb01be3e8f0594" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3e8446a5857e5379cff8cadf822e15d4"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ2" ref="ga3e8446a5857e5379cff8cadf822e15d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JSQ2[4:0] bits (2nd conversion in injected sequence) </p>

</div>
</div>
<a class="anchor" id="gaabf0889d056b56e4a113142b3694166d"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ2_0" ref="gaabf0889d056b56e4a113142b3694166d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga048f97e9e332adb21eca27b647af1378"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ2_1" ref="ga048f97e9e332adb21eca27b647af1378" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga18bee187ed94e73b16eeea7501394581"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ2_2" ref="ga18bee187ed94e73b16eeea7501394581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga78b031d11b56e49b2c28c1a79136b48a"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ2_3" ref="ga78b031d11b56e49b2c28c1a79136b48a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga064d6ccde30a22430c658b8efc431e59"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ2_4" ref="ga064d6ccde30a22430c658b8efc431e59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gae2fbdc1b854a54c4288402c2d3a7fca9"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ3" ref="gae2fbdc1b854a54c4288402c2d3a7fca9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JSQ3[4:0] bits (3rd conversion in injected sequence) </p>

</div>
</div>
<a class="anchor" id="ga12fbc27c3543f23125f632dfa60fdc98"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ3_0" ref="ga12fbc27c3543f23125f632dfa60fdc98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga169ec7d371e3ee897b73c3ad84b6ed32"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ3_1" ref="ga169ec7d371e3ee897b73c3ad84b6ed32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga693542d5a536304f364476589ba0bec9"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ3_2" ref="ga693542d5a536304f364476589ba0bec9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga139ddd01c0faf219dca844477453149e"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ3_3" ref="ga139ddd01c0faf219dca844477453149e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gac1452b8cf4acc90fb522d90751043aac"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ3_4" ref="gac1452b8cf4acc90fb522d90751043aac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga39a279051ef198ee34cad73743b996f4"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ4" ref="ga39a279051ef198ee34cad73743b996f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>JSQ4[4:0] bits (4th conversion in injected sequence) </p>

</div>
</div>
<a class="anchor" id="ga13e250d329673c02f7a0d24d25e83649"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ4_0" ref="ga13e250d329673c02f7a0d24d25e83649" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga30dad81d708c35136e2da4e96cfe07b7"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ4_1" ref="ga30dad81d708c35136e2da4e96cfe07b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6ceab97acb95b31cb7448c9da38fc11a"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ4_2" ref="ga6ceab97acb95b31cb7448c9da38fc11a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga52f6571e7efed6a0f72df19c66d3c917"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ4_3" ref="ga52f6571e7efed6a0f72df19c66d3c917" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaede3a17ef541039943d9dcd85df223ca"></a><!-- doxytag: member="stm32l1xx.h::ADC_JSQR_JSQ4_4" ref="gaede3a17ef541039943d9dcd85df223ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gac7ac18b970378acf726f04ae68232c24"></a><!-- doxytag: member="stm32l1xx.h::ADC_LTR_LT" ref="gac7ac18b970378acf726f04ae68232c24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog low threshold </p>

</div>
</div>
<a class="anchor" id="ga94ce8599a79e518e0ec8681f0b894581"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP20" ref="ga94ce8599a79e518e0ec8681f0b894581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga94ce8599a79e518e0ec8681f0b894581">ADC_SMPR1_SMP20</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP20[2:0] bits (Channel 20 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga5240f091b5816edb81ea5a89708898d5"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP20_0" ref="ga5240f091b5816edb81ea5a89708898d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5240f091b5816edb81ea5a89708898d5">ADC_SMPR1_SMP20_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga52e5e657dbe912b9c1bcf8e6a6a8c675"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP20_1" ref="ga52e5e657dbe912b9c1bcf8e6a6a8c675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52e5e657dbe912b9c1bcf8e6a6a8c675">ADC_SMPR1_SMP20_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac1d391344f05036ce05074fe649ec774"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP20_2" ref="gac1d391344f05036ce05074fe649ec774" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1d391344f05036ce05074fe649ec774">ADC_SMPR1_SMP20_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2e266f2559667a55159dadee0913c434"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP21" ref="ga2e266f2559667a55159dadee0913c434" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e266f2559667a55159dadee0913c434">ADC_SMPR1_SMP21</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP21[2:0] bits (Channel 21 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga3536f74ed57c7bbe45a7362e127f6410"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP21_0" ref="ga3536f74ed57c7bbe45a7362e127f6410" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3536f74ed57c7bbe45a7362e127f6410">ADC_SMPR1_SMP21_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga183a993d5c3dfe7a1a8f11c7d15108ae"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP21_1" ref="ga183a993d5c3dfe7a1a8f11c7d15108ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga183a993d5c3dfe7a1a8f11c7d15108ae">ADC_SMPR1_SMP21_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf9910f4acb5be82338efb683eaa374ba"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP21_2" ref="gaf9910f4acb5be82338efb683eaa374ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9910f4acb5be82338efb683eaa374ba">ADC_SMPR1_SMP21_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9748941993ba4e228e7c0e13fb669f76"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP22" ref="ga9748941993ba4e228e7c0e13fb669f76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9748941993ba4e228e7c0e13fb669f76">ADC_SMPR1_SMP22</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP22[2:0] bits (Channel 22 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga1595fb13e55eb5496a955e461959fcb4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP22_0" ref="ga1595fb13e55eb5496a955e461959fcb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1595fb13e55eb5496a955e461959fcb4">ADC_SMPR1_SMP22_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4d62bd8853a3f7e084b12cb0f9816382"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP22_1" ref="ga4d62bd8853a3f7e084b12cb0f9816382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d62bd8853a3f7e084b12cb0f9816382">ADC_SMPR1_SMP22_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP22_2" ref="ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966">ADC_SMPR1_SMP22_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5cfda2168e008fcd7f33117bc8090d58"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP23" ref="ga5cfda2168e008fcd7f33117bc8090d58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfda2168e008fcd7f33117bc8090d58">ADC_SMPR1_SMP23</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP23[2:0] bits (Channel 23 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga7f80ec27cf6899fb8707067137344e0a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP23_0" ref="ga7f80ec27cf6899fb8707067137344e0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f80ec27cf6899fb8707067137344e0a">ADC_SMPR1_SMP23_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad50c684de50b42c13417b5e34054cf85"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP23_1" ref="gad50c684de50b42c13417b5e34054cf85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad50c684de50b42c13417b5e34054cf85">ADC_SMPR1_SMP23_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6594243a3138309b48a7d9c85e74c1ec"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP23_2" ref="ga6594243a3138309b48a7d9c85e74c1ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6594243a3138309b48a7d9c85e74c1ec">ADC_SMPR1_SMP23_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga364d9bf92d314f8c9c2309931205e316"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP24" ref="ga364d9bf92d314f8c9c2309931205e316" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga364d9bf92d314f8c9c2309931205e316">ADC_SMPR1_SMP24</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP24[2:0] bits (Channel 24 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gacf9618d9583c2395a00f22ffec1e886d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP24_0" ref="gacf9618d9583c2395a00f22ffec1e886d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf9618d9583c2395a00f22ffec1e886d">ADC_SMPR1_SMP24_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga77cd0cf502d62db128e37b89a2ee1398"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP24_1" ref="ga77cd0cf502d62db128e37b89a2ee1398" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77cd0cf502d62db128e37b89a2ee1398">ADC_SMPR1_SMP24_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga66d94d9e926cf45e366616b11d39b96f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP24_2" ref="ga66d94d9e926cf45e366616b11d39b96f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66d94d9e926cf45e366616b11d39b96f">ADC_SMPR1_SMP24_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9d1ca3fd62aa8b5dda8d64fa27aacea7"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP25" ref="ga9d1ca3fd62aa8b5dda8d64fa27aacea7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d1ca3fd62aa8b5dda8d64fa27aacea7">ADC_SMPR1_SMP25</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP25[2:0] bits (Channel 25 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gaa6a08f70b96017a882f77f295eed6230"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP25_0" ref="gaa6a08f70b96017a882f77f295eed6230" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a08f70b96017a882f77f295eed6230">ADC_SMPR1_SMP25_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadcd5c87e953dd49b409b021640793216"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP25_1" ref="gadcd5c87e953dd49b409b021640793216" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd5c87e953dd49b409b021640793216">ADC_SMPR1_SMP25_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga80af133ab4f6347828c8042295370641"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP25_2" ref="ga80af133ab4f6347828c8042295370641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80af133ab4f6347828c8042295370641">ADC_SMPR1_SMP25_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1066d0cdec3bb382d7fc504beceeb62e"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP26" ref="ga1066d0cdec3bb382d7fc504beceeb62e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1066d0cdec3bb382d7fc504beceeb62e">ADC_SMPR1_SMP26</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP26[2:0] bits (Channel 26 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gaa0067b8f615cb3d7408aa4f7988261a8"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP26_0" ref="gaa0067b8f615cb3d7408aa4f7988261a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0067b8f615cb3d7408aa4f7988261a8">ADC_SMPR1_SMP26_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8ff5110c382c7f8697667c483f1b5f4c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP26_1" ref="ga8ff5110c382c7f8697667c483f1b5f4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ff5110c382c7f8697667c483f1b5f4c">ADC_SMPR1_SMP26_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0fbefecf0c3b7a5e9f362e8c947e48d2"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP26_2" ref="ga0fbefecf0c3b7a5e9f362e8c947e48d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fbefecf0c3b7a5e9f362e8c947e48d2">ADC_SMPR1_SMP26_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7780c8d76093303f2766d0d596d087a5"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP27" ref="ga7780c8d76093303f2766d0d596d087a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7780c8d76093303f2766d0d596d087a5">ADC_SMPR1_SMP27</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP27[2:0] bits (Channel 27 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gae8ca4f20b2e74dbd9546097852ea7761"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP27_0" ref="gae8ca4f20b2e74dbd9546097852ea7761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8ca4f20b2e74dbd9546097852ea7761">ADC_SMPR1_SMP27_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2d66197e5e8b0fad6e58e029ecb8bc70"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP27_1" ref="ga2d66197e5e8b0fad6e58e029ecb8bc70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d66197e5e8b0fad6e58e029ecb8bc70">ADC_SMPR1_SMP27_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9ff7f459fc9b2e2c7a49cf8caa664d8c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP27_2" ref="ga9ff7f459fc9b2e2c7a49cf8caa664d8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ff7f459fc9b2e2c7a49cf8caa664d8c">ADC_SMPR1_SMP27_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab13dc2eaac7a61c58316bac3f7973c61"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP28" ref="gab13dc2eaac7a61c58316bac3f7973c61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab13dc2eaac7a61c58316bac3f7973c61">ADC_SMPR1_SMP28</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP28[2:0] bits (Channel 28 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga87181a0497cb739030fc732933bd8a38"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP28_0" ref="ga87181a0497cb739030fc732933bd8a38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87181a0497cb739030fc732933bd8a38">ADC_SMPR1_SMP28_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga86eb34f3521951149531782dba6ef155"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP28_1" ref="ga86eb34f3521951149531782dba6ef155" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86eb34f3521951149531782dba6ef155">ADC_SMPR1_SMP28_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga35b3981d8fd244b956af88ad41cb5d4d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP28_2" ref="ga35b3981d8fd244b956af88ad41cb5d4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35b3981d8fd244b956af88ad41cb5d4d">ADC_SMPR1_SMP28_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7959fa14122001cba894bb2b2356e67b"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP29" ref="ga7959fa14122001cba894bb2b2356e67b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7959fa14122001cba894bb2b2356e67b">ADC_SMPR1_SMP29</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP29[2:0] bits (Channel 29 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga2a3232b844a062a19c0099ea9c998711"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP29_0" ref="ga2a3232b844a062a19c0099ea9c998711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3232b844a062a19c0099ea9c998711">ADC_SMPR1_SMP29_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga21c16aedf1fd499b2899adf03bbe97f0"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP29_1" ref="ga21c16aedf1fd499b2899adf03bbe97f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21c16aedf1fd499b2899adf03bbe97f0">ADC_SMPR1_SMP29_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4f376ed513d39f6dd3359ea6c99e9f36"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR1_SMP29_2" ref="ga4f376ed513d39f6dd3359ea6c99e9f36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f376ed513d39f6dd3359ea6c99e9f36">ADC_SMPR1_SMP29_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4510ca275d466ec70aea9351b7a2d812"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP10" ref="ga4510ca275d466ec70aea9351b7a2d812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP10[2:0] bits (Channel 10 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gaaa90001b735c95ca06dca6bf700d0173"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP10_0" ref="gaaa90001b735c95ca06dca6bf700d0173" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173">ADC_SMPR2_SMP10_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga05587e25c61d14798d00d8a30bc6c498"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP10_1" ref="ga05587e25c61d14798d00d8a30bc6c498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498">ADC_SMPR2_SMP10_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga70984308f512e9b7a10011e63ca65c2a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP10_2" ref="ga70984308f512e9b7a10011e63ca65c2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a">ADC_SMPR2_SMP10_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga4b05a6e02802852a24805db90b978344"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP11" ref="ga4b05a6e02802852a24805db90b978344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP11[2:0] bits (Channel 11 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga265fe139ce6dfd47ca4473c4d80ddc90"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP11_0" ref="ga265fe139ce6dfd47ca4473c4d80ddc90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90">ADC_SMPR2_SMP11_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaefecb9bb78651cc7b304c36d263548db"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP11_1" ref="gaefecb9bb78651cc7b304c36d263548db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db">ADC_SMPR2_SMP11_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga988324f5396237f5e76b523722bf1310"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP11_2" ref="ga988324f5396237f5e76b523722bf1310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310">ADC_SMPR2_SMP11_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga414f0cdd54936a333a38594a0391f257"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP12" ref="ga414f0cdd54936a333a38594a0391f257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP12[2:0] bits (Channel 12 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gacd4c718978f3e26a8d84047b04bd47f9"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP12_0" ref="gacd4c718978f3e26a8d84047b04bd47f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9">ADC_SMPR2_SMP12_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga86495f5aa7af0df7da24d8b5711f1185"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP12_1" ref="ga86495f5aa7af0df7da24d8b5711f1185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185">ADC_SMPR2_SMP12_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6355cb0de0cdb69fdd30e659287f6f8f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP12_2" ref="ga6355cb0de0cdb69fdd30e659287f6f8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f">ADC_SMPR2_SMP12_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3b518835d8add9dd1c4abf2d66cc60aa"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP13" ref="ga3b518835d8add9dd1c4abf2d66cc60aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP13[2:0] bits (Channel 13 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gac7e510b90fb498bf5b23ee65bdc53daf"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP13_0" ref="gac7e510b90fb498bf5b23ee65bdc53daf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf">ADC_SMPR2_SMP13_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf38dc5713a9c0fbc671cad145f249353"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP13_1" ref="gaf38dc5713a9c0fbc671cad145f249353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353">ADC_SMPR2_SMP13_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga56a3d0de3e5accfef6b5850887c8612f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP13_2" ref="ga56a3d0de3e5accfef6b5850887c8612f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f">ADC_SMPR2_SMP13_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga80aef43bf273a0b1c1c8c95ea2a05997"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP14" ref="ga80aef43bf273a0b1c1c8c95ea2a05997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP14[2:0] bits (Channel 14 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga353f788547b29e390721512e38d76c91"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP14_0" ref="ga353f788547b29e390721512e38d76c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91">ADC_SMPR2_SMP14_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaabc05ded1a51181e5ea311a63a188f50"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP14_1" ref="gaabc05ded1a51181e5ea311a63a188f50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50">ADC_SMPR2_SMP14_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3b820831ec934100caaddc5afca4d7fc"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP14_2" ref="ga3b820831ec934100caaddc5afca4d7fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc">ADC_SMPR2_SMP14_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab1b0faa04d1e41f0527e6a756c59cdb3"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP15" ref="gab1b0faa04d1e41f0527e6a756c59cdb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP15[2:0] bits (Channel 5 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga487ac9b7be501d6d8801ccc524bfe2ee"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP15_0" ref="ga487ac9b7be501d6d8801ccc524bfe2ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee">ADC_SMPR2_SMP15_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadbbf3e72ec6d557a5116fa5a54e95249"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP15_1" ref="gadbbf3e72ec6d557a5116fa5a54e95249" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249">ADC_SMPR2_SMP15_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0ddc4d71510edde082b2dd4c22e5cda1"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP15_2" ref="ga0ddc4d71510edde082b2dd4c22e5cda1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1">ADC_SMPR2_SMP15_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga57d8954f0fea7b23d0706547b888770e"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP16" ref="ga57d8954f0fea7b23d0706547b888770e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP16[2:0] bits (Channel 16 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga60e469c8aeddeb27c558976d051e6307"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP16_0" ref="ga60e469c8aeddeb27c558976d051e6307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307">ADC_SMPR2_SMP16_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2513f71a928fa3e62ea36f09c5585195"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP16_1" ref="ga2513f71a928fa3e62ea36f09c5585195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195">ADC_SMPR2_SMP16_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9e3edcfd7d8090fec74aa35bbeadf0e1"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP16_2" ref="ga9e3edcfd7d8090fec74aa35bbeadf0e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1">ADC_SMPR2_SMP16_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6e2d39fb0029e1ad687a974e951c3ccf"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP17" ref="ga6e2d39fb0029e1ad687a974e951c3ccf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP17[2:0] bits (Channel 17 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gad9448346fb447544652f1a518f0ea645"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP17_0" ref="gad9448346fb447544652f1a518f0ea645" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645">ADC_SMPR2_SMP17_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1989f93787121ae0a6cd2257143b723d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP17_1" ref="ga1989f93787121ae0a6cd2257143b723d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d">ADC_SMPR2_SMP17_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0bdc1745e62f43cc5959880378f56b60"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP17_2" ref="ga0bdc1745e62f43cc5959880378f56b60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60">ADC_SMPR2_SMP17_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga34e96250f583a5233b45f03e30b74562"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP18" ref="ga34e96250f583a5233b45f03e30b74562" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP18[2:0] bits (Channel 18 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gac13baec4186c21c810aeb72bfe17f89d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP18_0" ref="gac13baec4186c21c810aeb72bfe17f89d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d">ADC_SMPR2_SMP18_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae385bc553afb94e021ec9ae9f5e12c11"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP18_1" ref="gae385bc553afb94e021ec9ae9f5e12c11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11">ADC_SMPR2_SMP18_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac59c1ccdac1dac3bedcc4a119ed65128"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP18_2" ref="gac59c1ccdac1dac3bedcc4a119ed65128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128">ADC_SMPR2_SMP18_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga18dd6093f66a6675977468d4c0abb3ee"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP19" ref="ga18dd6093f66a6675977468d4c0abb3ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga18dd6093f66a6675977468d4c0abb3ee">ADC_SMPR2_SMP19</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP19[2:0] bits (Channel 19 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga139b18b618432467916564a9154f1c95"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP19_0" ref="ga139b18b618432467916564a9154f1c95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga139b18b618432467916564a9154f1c95">ADC_SMPR2_SMP19_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9e1df1aa76a0b39bbda11de92cb5c084"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP19_1" ref="ga9e1df1aa76a0b39bbda11de92cb5c084" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1df1aa76a0b39bbda11de92cb5c084">ADC_SMPR2_SMP19_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1ac66887b4b40b5d852cb3ca5d782594"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR2_SMP19_2" ref="ga1ac66887b4b40b5d852cb3ca5d782594" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac66887b4b40b5d852cb3ca5d782594">ADC_SMPR2_SMP19_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga89f3fbb1bb3c2690c536209f4e9d35cd"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP0" ref="ga89f3fbb1bb3c2690c536209f4e9d35cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89f3fbb1bb3c2690c536209f4e9d35cd">ADC_SMPR3_SMP0</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP0[2:0] bits (Channel 0 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gadf138bd8fbaf39642716d014799f4c85"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP0_0" ref="gadf138bd8fbaf39642716d014799f4c85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf138bd8fbaf39642716d014799f4c85">ADC_SMPR3_SMP0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac3c009d8ba490ce850028b7bff9c5a8f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP0_1" ref="gac3c009d8ba490ce850028b7bff9c5a8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3c009d8ba490ce850028b7bff9c5a8f">ADC_SMPR3_SMP0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab186002e7254bf71029ad9486b2f4cfd"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP0_2" ref="gab186002e7254bf71029ad9486b2f4cfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab186002e7254bf71029ad9486b2f4cfd">ADC_SMPR3_SMP0_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaadb05029ef87300bd7adba79b4418709"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP1" ref="gaadb05029ef87300bd7adba79b4418709" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaadb05029ef87300bd7adba79b4418709">ADC_SMPR3_SMP1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP1[2:0] bits (Channel 1 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gad522233d526dcdc7abae016ca296e881"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP1_0" ref="gad522233d526dcdc7abae016ca296e881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad522233d526dcdc7abae016ca296e881">ADC_SMPR3_SMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaac97cf2a2b290427fe49d5e17f266389"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP1_1" ref="gaac97cf2a2b290427fe49d5e17f266389" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac97cf2a2b290427fe49d5e17f266389">ADC_SMPR3_SMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga59453a7b9fb32d1d1dd208427da89b7d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP1_2" ref="ga59453a7b9fb32d1d1dd208427da89b7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59453a7b9fb32d1d1dd208427da89b7d">ADC_SMPR3_SMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga68566e46093c6a0d23e56d3e8449a42c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP2" ref="ga68566e46093c6a0d23e56d3e8449a42c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68566e46093c6a0d23e56d3e8449a42c">ADC_SMPR3_SMP2</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP2[2:0] bits (Channel 2 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga8305544b5f923feed87ab73808c1d8ed"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP2_0" ref="ga8305544b5f923feed87ab73808c1d8ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8305544b5f923feed87ab73808c1d8ed">ADC_SMPR3_SMP2_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2836884a8f76bfc0d9c219d07b3bea43"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP2_1" ref="ga2836884a8f76bfc0d9c219d07b3bea43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836884a8f76bfc0d9c219d07b3bea43">ADC_SMPR3_SMP2_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac5219a0c61763b1a6651787f43bee17f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP2_2" ref="gac5219a0c61763b1a6651787f43bee17f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5219a0c61763b1a6651787f43bee17f">ADC_SMPR3_SMP2_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0caa456e31ced70cbd8e17dcf25ffffa"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP3" ref="ga0caa456e31ced70cbd8e17dcf25ffffa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0caa456e31ced70cbd8e17dcf25ffffa">ADC_SMPR3_SMP3</a>&#160;&#160;&#160;((uint32_t)0x00000E00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP3[2:0] bits (Channel 3 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga42c066f5f48778246823d87f59493e25"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP30" ref="ga42c066f5f48778246823d87f59493e25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42c066f5f48778246823d87f59493e25">ADC_SMPR3_SMP30</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP30[2:0] bits (Channel 30 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga72df4df060b473f2429ebe00e7ad8cb8"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP30_0" ref="ga72df4df060b473f2429ebe00e7ad8cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72df4df060b473f2429ebe00e7ad8cb8">ADC_SMPR3_SMP30_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga572b7fc4787169fd1e0c7fef4b18191f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP30_1" ref="ga572b7fc4787169fd1e0c7fef4b18191f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga572b7fc4787169fd1e0c7fef4b18191f">ADC_SMPR3_SMP30_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa2568be2a152bb98295eaaaa340aabff"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP30_2" ref="gaa2568be2a152bb98295eaaaa340aabff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2568be2a152bb98295eaaaa340aabff">ADC_SMPR3_SMP30_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga329daaa958447b8b360ff3101c12bf89"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP31" ref="ga329daaa958447b8b360ff3101c12bf89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga329daaa958447b8b360ff3101c12bf89">ADC_SMPR3_SMP31</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP31[2:0] bits (Channel 31 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga72e2f7e0c4128ab0989b2fb2e25d877c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP31_0" ref="ga72e2f7e0c4128ab0989b2fb2e25d877c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72e2f7e0c4128ab0989b2fb2e25d877c">ADC_SMPR3_SMP31_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad679afb6a16d000438f1b3eb5e0eb61a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP31_1" ref="gad679afb6a16d000438f1b3eb5e0eb61a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad679afb6a16d000438f1b3eb5e0eb61a">ADC_SMPR3_SMP31_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3b5e426058610c1f4b1b9e5872d7eb6d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP31_2" ref="ga3b5e426058610c1f4b1b9e5872d7eb6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5e426058610c1f4b1b9e5872d7eb6d">ADC_SMPR3_SMP31_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8ba55938b11192e66c32ba04687ed6ea"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP3_0" ref="ga8ba55938b11192e66c32ba04687ed6ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ba55938b11192e66c32ba04687ed6ea">ADC_SMPR3_SMP3_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaef643a09d28868623d268624e55cdc8c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP3_1" ref="gaef643a09d28868623d268624e55cdc8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef643a09d28868623d268624e55cdc8c">ADC_SMPR3_SMP3_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8f0303bf73d1d8a9d4ffd94ff0dc719b"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP3_2" ref="ga8f0303bf73d1d8a9d4ffd94ff0dc719b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0303bf73d1d8a9d4ffd94ff0dc719b">ADC_SMPR3_SMP3_2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6f18d43671470a8b5a21d91794e053e0"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP4" ref="ga6f18d43671470a8b5a21d91794e053e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f18d43671470a8b5a21d91794e053e0">ADC_SMPR3_SMP4</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP4[2:0] bits (Channel 4 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga91f94a7ce359e57a86f0001b38289943"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP4_0" ref="ga91f94a7ce359e57a86f0001b38289943" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91f94a7ce359e57a86f0001b38289943">ADC_SMPR3_SMP4_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad87c4bf5e7302fee4b23e93c85b5dc22"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP4_1" ref="gad87c4bf5e7302fee4b23e93c85b5dc22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad87c4bf5e7302fee4b23e93c85b5dc22">ADC_SMPR3_SMP4_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga14ca1940ade8125104ca66f6c417dd8d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP4_2" ref="ga14ca1940ade8125104ca66f6c417dd8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14ca1940ade8125104ca66f6c417dd8d">ADC_SMPR3_SMP4_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga87961edb13b57cf64d96d667bb3d1420"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP5" ref="ga87961edb13b57cf64d96d667bb3d1420" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87961edb13b57cf64d96d667bb3d1420">ADC_SMPR3_SMP5</a>&#160;&#160;&#160;((uint32_t)0x00038000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP5[2:0] bits (Channel 5 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gaf27fca222a840b497362eda26e72706d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP5_0" ref="gaf27fca222a840b497362eda26e72706d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf27fca222a840b497362eda26e72706d">ADC_SMPR3_SMP5_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1d3a11f46d1c3c7c2987a4b729da8eef"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP5_1" ref="ga1d3a11f46d1c3c7c2987a4b729da8eef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3a11f46d1c3c7c2987a4b729da8eef">ADC_SMPR3_SMP5_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf3c280eb7f7b42258eb091626cd18fb7"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP5_2" ref="gaf3c280eb7f7b42258eb091626cd18fb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c280eb7f7b42258eb091626cd18fb7">ADC_SMPR3_SMP5_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7e77be26793acc81f968a5890467dca0"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP6" ref="ga7e77be26793acc81f968a5890467dca0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e77be26793acc81f968a5890467dca0">ADC_SMPR3_SMP6</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP6[2:0] bits (Channel 6 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gae8bca378266b165ff1d753e90cf39771"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP6_0" ref="gae8bca378266b165ff1d753e90cf39771" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8bca378266b165ff1d753e90cf39771">ADC_SMPR3_SMP6_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga88c2892eb483aa6ec7faa99d13f87269"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP6_1" ref="ga88c2892eb483aa6ec7faa99d13f87269" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88c2892eb483aa6ec7faa99d13f87269">ADC_SMPR3_SMP6_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga00f5d9171cfe128af6a657a6c731ca57"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP6_2" ref="ga00f5d9171cfe128af6a657a6c731ca57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00f5d9171cfe128af6a657a6c731ca57">ADC_SMPR3_SMP6_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gabc33bb027ae17013cb1fe129e7a59acb"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP7" ref="gabc33bb027ae17013cb1fe129e7a59acb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc33bb027ae17013cb1fe129e7a59acb">ADC_SMPR3_SMP7</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP7[2:0] bits (Channel 7 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="ga9732feda1426545caa63186f66f7bde9"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP7_0" ref="ga9732feda1426545caa63186f66f7bde9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9732feda1426545caa63186f66f7bde9">ADC_SMPR3_SMP7_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga996a0f2451c76cc8d73fcb1677bb2730"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP7_1" ref="ga996a0f2451c76cc8d73fcb1677bb2730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga996a0f2451c76cc8d73fcb1677bb2730">ADC_SMPR3_SMP7_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga22542385c69b7aae67e810c695d654e4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP7_2" ref="ga22542385c69b7aae67e810c695d654e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22542385c69b7aae67e810c695d654e4">ADC_SMPR3_SMP7_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gade369aaadff4a6639358fe1736f376ff"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP8" ref="gade369aaadff4a6639358fe1736f376ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade369aaadff4a6639358fe1736f376ff">ADC_SMPR3_SMP8</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP8[2:0] bits (Channel 8 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gaabdc5f7443522e39fe03460988891fe4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP8_0" ref="gaabdc5f7443522e39fe03460988891fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabdc5f7443522e39fe03460988891fe4">ADC_SMPR3_SMP8_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3fc7c638a3d0fec122b8be074121c74c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP8_1" ref="ga3fc7c638a3d0fec122b8be074121c74c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7c638a3d0fec122b8be074121c74c">ADC_SMPR3_SMP8_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa17d63452413e77731491eb61f9f6d89"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP8_2" ref="gaa17d63452413e77731491eb61f9f6d89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17d63452413e77731491eb61f9f6d89">ADC_SMPR3_SMP8_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga494014c2bd8cdbdb8f84a796b4ad3a73"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP9" ref="ga494014c2bd8cdbdb8f84a796b4ad3a73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga494014c2bd8cdbdb8f84a796b4ad3a73">ADC_SMPR3_SMP9</a>&#160;&#160;&#160;((uint32_t)0x38000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMP9[2:0] bits (Channel 9 Sample time selection) </p>

</div>
</div>
<a class="anchor" id="gafd6cef44904bd2ad1856324760a74fcb"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP9_0" ref="gafd6cef44904bd2ad1856324760a74fcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd6cef44904bd2ad1856324760a74fcb">ADC_SMPR3_SMP9_0</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7351a636d572187e292c66e5bf630e1f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP9_1" ref="ga7351a636d572187e292c66e5bf630e1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7351a636d572187e292c66e5bf630e1f">ADC_SMPR3_SMP9_1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaae9e76197a041258c5a9641b0058f8e9"></a><!-- doxytag: member="stm32l1xx.h::ADC_SMPR3_SMP9_2" ref="gaae9e76197a041258c5a9641b0058f8e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae9e76197a041258c5a9641b0058f8e9">ADC_SMPR3_SMP9_2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gae68a19a18d72f6d87c6f2b8cc8bfc6dc"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_L" ref="gae68a19a18d72f6d87c6f2b8cc8bfc6dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>L[3:0] bits (Regular channel sequence length) </p>

</div>
</div>
<a class="anchor" id="ga00ec56fbf232492ec12c954e27d03c6c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_L_0" ref="ga00ec56fbf232492ec12c954e27d03c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga52708c6570da08c295603e5b52461ecd"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_L_1" ref="ga52708c6570da08c295603e5b52461ecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8b914eeb128157c4acf6f6b9a4be5558"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_L_2" ref="ga8b914eeb128157c4acf6f6b9a4be5558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaffdd34daa55da53d18055417ae895c47"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_L_3" ref="gaffdd34daa55da53d18055417ae895c47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaadcbe44419351e6f9ce90e37f8395441"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ25" ref="gaadcbe44419351e6f9ce90e37f8395441" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaadcbe44419351e6f9ce90e37f8395441">ADC_SQR1_SQ25</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ25[4:0] bits (25th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gadd0ebccea7d4faf1c45e0180c01d0c4c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ25_0" ref="gadd0ebccea7d4faf1c45e0180c01d0c4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd0ebccea7d4faf1c45e0180c01d0c4c">ADC_SQR1_SQ25_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga69aeff630484fe3baa32f3477daa4c63"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ25_1" ref="ga69aeff630484fe3baa32f3477daa4c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69aeff630484fe3baa32f3477daa4c63">ADC_SQR1_SQ25_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7fe551c472ace0acc5565f098ad1ce0c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ25_2" ref="ga7fe551c472ace0acc5565f098ad1ce0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe551c472ace0acc5565f098ad1ce0c">ADC_SQR1_SQ25_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3e04e11ba1d7eca4f73ef9c695501e00"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ25_3" ref="ga3e04e11ba1d7eca4f73ef9c695501e00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e04e11ba1d7eca4f73ef9c695501e00">ADC_SQR1_SQ25_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab77c73bcfc9ee55a8b3730a16b1e0d08"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ25_4" ref="gab77c73bcfc9ee55a8b3730a16b1e0d08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab77c73bcfc9ee55a8b3730a16b1e0d08">ADC_SQR1_SQ25_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaee53f1b8c03f22d6b5fca762ea286932"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ26" ref="gaee53f1b8c03f22d6b5fca762ea286932" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee53f1b8c03f22d6b5fca762ea286932">ADC_SQR1_SQ26</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ26[4:0] bits (26th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga108c2ede63f28d74cab3e3bcdb524867"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ26_0" ref="ga108c2ede63f28d74cab3e3bcdb524867" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga108c2ede63f28d74cab3e3bcdb524867">ADC_SQR1_SQ26_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga03ebd8e7e89be6b43a9ea25b36348129"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ26_1" ref="ga03ebd8e7e89be6b43a9ea25b36348129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03ebd8e7e89be6b43a9ea25b36348129">ADC_SQR1_SQ26_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac91379e130681cc9d9c13e9ba55363bb"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ26_2" ref="gac91379e130681cc9d9c13e9ba55363bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac91379e130681cc9d9c13e9ba55363bb">ADC_SQR1_SQ26_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaee1a6ec98cdb572fa4e0b2cc2d8861f7"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ26_3" ref="gaee1a6ec98cdb572fa4e0b2cc2d8861f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee1a6ec98cdb572fa4e0b2cc2d8861f7">ADC_SQR1_SQ26_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf7f71a24b1339e39a29d87908a7ea86f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ26_4" ref="gaf7f71a24b1339e39a29d87908a7ea86f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f71a24b1339e39a29d87908a7ea86f">ADC_SQR1_SQ26_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf974f4fc66a9cdce8bba4572fe2541a1"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ27" ref="gaf974f4fc66a9cdce8bba4572fe2541a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf974f4fc66a9cdce8bba4572fe2541a1">ADC_SQR1_SQ27</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ27[4:0] bits (27th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga2fd6a58eea77661e8687f9486b09afed"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ27_0" ref="ga2fd6a58eea77661e8687f9486b09afed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fd6a58eea77661e8687f9486b09afed">ADC_SQR1_SQ27_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaac13023ad22d75825e7a9ef1c3243341"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ27_1" ref="gaac13023ad22d75825e7a9ef1c3243341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac13023ad22d75825e7a9ef1c3243341">ADC_SQR1_SQ27_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga574bafc904890c99c5e82ea7dbf994a0"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ27_2" ref="ga574bafc904890c99c5e82ea7dbf994a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga574bafc904890c99c5e82ea7dbf994a0">ADC_SQR1_SQ27_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3809b42f532261dfd82761d1b48eb09a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ27_3" ref="ga3809b42f532261dfd82761d1b48eb09a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3809b42f532261dfd82761d1b48eb09a">ADC_SQR1_SQ27_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gac3d1b8955f831393b4f271bec8aa3e10"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ27_4" ref="gac3d1b8955f831393b4f271bec8aa3e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3d1b8955f831393b4f271bec8aa3e10">ADC_SQR1_SQ27_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gafe81e9d9ec030760066cf0fd77dcf3cb"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ28" ref="gafe81e9d9ec030760066cf0fd77dcf3cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe81e9d9ec030760066cf0fd77dcf3cb">ADC_SQR1_SQ28</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ28[4:0] bits (25th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga5d9f73e4ab26aa277dbe2dff2afb7bc6"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ28_0" ref="ga5d9f73e4ab26aa277dbe2dff2afb7bc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d9f73e4ab26aa277dbe2dff2afb7bc6">ADC_SQR1_SQ28_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5fd8b11644b7cabc945e54a5c4920f9b"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ28_1" ref="ga5fd8b11644b7cabc945e54a5c4920f9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd8b11644b7cabc945e54a5c4920f9b">ADC_SQR1_SQ28_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf3908287d4cedcf60497a19ab689ef07"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ28_2" ref="gaf3908287d4cedcf60497a19ab689ef07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3908287d4cedcf60497a19ab689ef07">ADC_SQR1_SQ28_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga87347f324a5dac6a47aa016a2a995b8a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ28_3" ref="ga87347f324a5dac6a47aa016a2a995b8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87347f324a5dac6a47aa016a2a995b8a">ADC_SQR1_SQ28_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga252211ff6dc797a6f033cb63e2cadcee"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR1_SQ28_4" ref="ga252211ff6dc797a6f033cb63e2cadcee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga252211ff6dc797a6f033cb63e2cadcee">ADC_SQR1_SQ28_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf35a5bc91c16aeb8cd0674fe06f1861d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ19" ref="gaf35a5bc91c16aeb8cd0674fe06f1861d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35a5bc91c16aeb8cd0674fe06f1861d">ADC_SQR2_SQ19</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ19[4:0] bits (19th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga142c531535be2aa2d00aa0f04a88a0f4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ19_0" ref="ga142c531535be2aa2d00aa0f04a88a0f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga142c531535be2aa2d00aa0f04a88a0f4">ADC_SQR2_SQ19_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga67c28e73bb51137fb1fb4fb349ad22a9"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ19_1" ref="ga67c28e73bb51137fb1fb4fb349ad22a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67c28e73bb51137fb1fb4fb349ad22a9">ADC_SQR2_SQ19_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf4a0f27a849ed7d23115463865818c80"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ19_2" ref="gaf4a0f27a849ed7d23115463865818c80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a0f27a849ed7d23115463865818c80">ADC_SQR2_SQ19_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf17e087f2a0c5d1b6079360325c121d5"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ19_3" ref="gaf17e087f2a0c5d1b6079360325c121d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf17e087f2a0c5d1b6079360325c121d5">ADC_SQR2_SQ19_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga76236cb8e0b3c4e169f2ba68c6491f3c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ19_4" ref="ga76236cb8e0b3c4e169f2ba68c6491f3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76236cb8e0b3c4e169f2ba68c6491f3c">ADC_SQR2_SQ19_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaccf3987d71e8375ffa9ca2da32d3518c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ20" ref="gaccf3987d71e8375ffa9ca2da32d3518c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccf3987d71e8375ffa9ca2da32d3518c">ADC_SQR2_SQ20</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ20[4:0] bits (20th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga726c311015b8d045a0d727d254f7ef47"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ20_0" ref="ga726c311015b8d045a0d727d254f7ef47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga726c311015b8d045a0d727d254f7ef47">ADC_SQR2_SQ20_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac4d8500c8a06fa1de4f0a6bac74215cf"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ20_1" ref="gac4d8500c8a06fa1de4f0a6bac74215cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4d8500c8a06fa1de4f0a6bac74215cf">ADC_SQR2_SQ20_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga929030c8d6c136f78c844ff27ea4fff3"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ20_2" ref="ga929030c8d6c136f78c844ff27ea4fff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga929030c8d6c136f78c844ff27ea4fff3">ADC_SQR2_SQ20_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3ecd2de2e5195b0549c714ff618294de"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ20_3" ref="ga3ecd2de2e5195b0549c714ff618294de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ecd2de2e5195b0549c714ff618294de">ADC_SQR2_SQ20_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga16a3e5ad4d761a2fed5932edcbf7c99d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ20_4" ref="ga16a3e5ad4d761a2fed5932edcbf7c99d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16a3e5ad4d761a2fed5932edcbf7c99d">ADC_SQR2_SQ20_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga78eb5731ed9d30de0d0bb77364136882"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ21" ref="ga78eb5731ed9d30de0d0bb77364136882" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78eb5731ed9d30de0d0bb77364136882">ADC_SQR2_SQ21</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ21[4:0] bits (21th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga097d5c73677278ffbe126792dfd8c3fb"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ21_0" ref="ga097d5c73677278ffbe126792dfd8c3fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga097d5c73677278ffbe126792dfd8c3fb">ADC_SQR2_SQ21_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6a4e097ac234ee1b3b329a59d7f7c8a8"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ21_1" ref="ga6a4e097ac234ee1b3b329a59d7f7c8a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a4e097ac234ee1b3b329a59d7f7c8a8">ADC_SQR2_SQ21_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga443460efc5cebc143bf069b3f0b84f1e"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ21_2" ref="ga443460efc5cebc143bf069b3f0b84f1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga443460efc5cebc143bf069b3f0b84f1e">ADC_SQR2_SQ21_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf7badb951fc78586b0ffbfe895ceb415"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ21_3" ref="gaf7badb951fc78586b0ffbfe895ceb415" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7badb951fc78586b0ffbfe895ceb415">ADC_SQR2_SQ21_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6af28b92c438cb4d3cf6ff95c1953848"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ21_4" ref="ga6af28b92c438cb4d3cf6ff95c1953848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6af28b92c438cb4d3cf6ff95c1953848">ADC_SQR2_SQ21_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga833aae9ac011f24122018049659111d7"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ22" ref="ga833aae9ac011f24122018049659111d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga833aae9ac011f24122018049659111d7">ADC_SQR2_SQ22</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ22[4:0] bits (22th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga5bbaa615979cf9357444d72a40bed5db"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ22_0" ref="ga5bbaa615979cf9357444d72a40bed5db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbaa615979cf9357444d72a40bed5db">ADC_SQR2_SQ22_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab9371a5da133d52f25edcc724019d938"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ22_1" ref="gab9371a5da133d52f25edcc724019d938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9371a5da133d52f25edcc724019d938">ADC_SQR2_SQ22_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafc6d645d7521558cb8104ea55ed7233d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ22_2" ref="gafc6d645d7521558cb8104ea55ed7233d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc6d645d7521558cb8104ea55ed7233d">ADC_SQR2_SQ22_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga530068263272bce518e1519fd93e8f65"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ22_3" ref="ga530068263272bce518e1519fd93e8f65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga530068263272bce518e1519fd93e8f65">ADC_SQR2_SQ22_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga3f445e2748ce7f401b725a12cc92e8b1"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ22_4" ref="ga3f445e2748ce7f401b725a12cc92e8b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f445e2748ce7f401b725a12cc92e8b1">ADC_SQR2_SQ22_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga30ce95fe2b7b49288d88d1c5b18e3730"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ23" ref="ga30ce95fe2b7b49288d88d1c5b18e3730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30ce95fe2b7b49288d88d1c5b18e3730">ADC_SQR2_SQ23</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ23[4:0] bits (23th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gacf959d699fc7d4d5f3d7be6bdfcee11d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ23_0" ref="gacf959d699fc7d4d5f3d7be6bdfcee11d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf959d699fc7d4d5f3d7be6bdfcee11d">ADC_SQR2_SQ23_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ed90925c5c8f68722d15773d255e3da"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ23_1" ref="ga7ed90925c5c8f68722d15773d255e3da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed90925c5c8f68722d15773d255e3da">ADC_SQR2_SQ23_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga72058efd654cd3bed99cc48e7fa7f909"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ23_2" ref="ga72058efd654cd3bed99cc48e7fa7f909" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72058efd654cd3bed99cc48e7fa7f909">ADC_SQR2_SQ23_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5841f7358e28ea333fc0cd6d09a984c5"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ23_3" ref="ga5841f7358e28ea333fc0cd6d09a984c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5841f7358e28ea333fc0cd6d09a984c5">ADC_SQR2_SQ23_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab657e3587215b1bab4f7ca0cdf71f2a5"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ23_4" ref="gab657e3587215b1bab4f7ca0cdf71f2a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab657e3587215b1bab4f7ca0cdf71f2a5">ADC_SQR2_SQ23_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf550845d76f9155066d9874604d7cf7b"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ24" ref="gaf550845d76f9155066d9874604d7cf7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf550845d76f9155066d9874604d7cf7b">ADC_SQR2_SQ24</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ24[4:0] bits (24th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gacf05d36a671c1e22c8cf1dd88a3f7208"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ24_0" ref="gacf05d36a671c1e22c8cf1dd88a3f7208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf05d36a671c1e22c8cf1dd88a3f7208">ADC_SQR2_SQ24_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae3256f8e408a300cbbd8fef49dcb31a0"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ24_1" ref="gae3256f8e408a300cbbd8fef49dcb31a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3256f8e408a300cbbd8fef49dcb31a0">ADC_SQR2_SQ24_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae32f3823f85556b62b79202579ac7a71"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ24_2" ref="gae32f3823f85556b62b79202579ac7a71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae32f3823f85556b62b79202579ac7a71">ADC_SQR2_SQ24_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga594212e2cc17dd977bb41c61b196d036"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ24_3" ref="ga594212e2cc17dd977bb41c61b196d036" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga594212e2cc17dd977bb41c61b196d036">ADC_SQR2_SQ24_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaae4b1fbcf485ed7fb7da94a0de071961"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR2_SQ24_4" ref="gaae4b1fbcf485ed7fb7da94a0de071961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae4b1fbcf485ed7fb7da94a0de071961">ADC_SQR2_SQ24_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2022339e35fd5ad394f97d7ed366744a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ13" ref="ga2022339e35fd5ad394f97d7ed366744a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ13[4:0] bits (13th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga16e5fdee0cfa529866eca8e180e2b161"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ13_0" ref="ga16e5fdee0cfa529866eca8e180e2b161" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161">ADC_SQR3_SQ13_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab70798c880e1700cac17e94fb40c4483"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ13_1" ref="gab70798c880e1700cac17e94fb40c4483" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483">ADC_SQR3_SQ13_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0ea63a5a3a1c982315000e969bf8abec"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ13_2" ref="ga0ea63a5a3a1c982315000e969bf8abec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec">ADC_SQR3_SQ13_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0720de5979c486b7960776eb283fc62d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ13_3" ref="ga0720de5979c486b7960776eb283fc62d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d">ADC_SQR3_SQ13_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga615dd2c11f0feb9e5685a45665f2c2aa"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ13_4" ref="ga615dd2c11f0feb9e5685a45665f2c2aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa">ADC_SQR3_SQ13_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaad92b69d99317c86074d8ea5f609f771"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ14" ref="gaad92b69d99317c86074d8ea5f609f771" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ14[4:0] bits (14th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga7b5a60e0c94439eb67525d5c732a44c4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ14_0" ref="ga7b5a60e0c94439eb67525d5c732a44c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4">ADC_SQR3_SQ14_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaad7e61eea0ba54638c751726ee89e357"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ14_1" ref="gaad7e61eea0ba54638c751726ee89e357" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357">ADC_SQR3_SQ14_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae3dcdbc780621a3f3c0d038eb6c48344"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ14_2" ref="gae3dcdbc780621a3f3c0d038eb6c48344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344">ADC_SQR3_SQ14_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab43ad0f13dfcd3ee9685d5631e94d4e0"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ14_3" ref="gab43ad0f13dfcd3ee9685d5631e94d4e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0">ADC_SQR3_SQ14_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga9599ba53b387f33bf3156b5609d5c39e"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ14_4" ref="ga9599ba53b387f33bf3156b5609d5c39e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e">ADC_SQR3_SQ14_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3a08949dba6f114e9f2c1c71162c4202"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ15" ref="ga3a08949dba6f114e9f2c1c71162c4202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a08949dba6f114e9f2c1c71162c4202">ADC_SQR3_SQ15</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ15[4:0] bits (15th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gac415254176b5e9758deac62031c63c73"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ15_0" ref="gac415254176b5e9758deac62031c63c73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac415254176b5e9758deac62031c63c73">ADC_SQR3_SQ15_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gabe3f099e3100a1ec6678eaa2239a7742"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ15_1" ref="gabe3f099e3100a1ec6678eaa2239a7742" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe3f099e3100a1ec6678eaa2239a7742">ADC_SQR3_SQ15_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad57c4a839e96df75bd1dc805d0ad1810"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ15_2" ref="gad57c4a839e96df75bd1dc805d0ad1810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad57c4a839e96df75bd1dc805d0ad1810">ADC_SQR3_SQ15_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga38f96f90777febc615fd6d7ce64b8bec"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ15_3" ref="ga38f96f90777febc615fd6d7ce64b8bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38f96f90777febc615fd6d7ce64b8bec">ADC_SQR3_SQ15_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6fd4fc2d63ae2b873be674e9a2547839"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ15_4" ref="ga6fd4fc2d63ae2b873be674e9a2547839" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd4fc2d63ae2b873be674e9a2547839">ADC_SQR3_SQ15_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3181fc7aff4b156519d56adc6310207a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ16" ref="ga3181fc7aff4b156519d56adc6310207a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3181fc7aff4b156519d56adc6310207a">ADC_SQR3_SQ16</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ16[4:0] bits (16th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gaec7ea52120a5a9dc2f372bbea677b102"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ16_0" ref="gaec7ea52120a5a9dc2f372bbea677b102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec7ea52120a5a9dc2f372bbea677b102">ADC_SQR3_SQ16_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga65b50f6a2b9bfb580639b9a670fa59e5"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ16_1" ref="ga65b50f6a2b9bfb580639b9a670fa59e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b50f6a2b9bfb580639b9a670fa59e5">ADC_SQR3_SQ16_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf06cfd1969c7e66a10921a4ede9b783c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ16_2" ref="gaf06cfd1969c7e66a10921a4ede9b783c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cfd1969c7e66a10921a4ede9b783c">ADC_SQR3_SQ16_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3ae366123253ab05e29a60e8450815a5"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ16_3" ref="ga3ae366123253ab05e29a60e8450815a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae366123253ab05e29a60e8450815a5">ADC_SQR3_SQ16_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8c2f6b7ab5e38d0412dcc47d63c2bfed"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ16_4" ref="ga8c2f6b7ab5e38d0412dcc47d63c2bfed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c2f6b7ab5e38d0412dcc47d63c2bfed">ADC_SQR3_SQ16_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf9699c4ecd8e5d379fd5edd91196fe08"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ17" ref="gaf9699c4ecd8e5d379fd5edd91196fe08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9699c4ecd8e5d379fd5edd91196fe08">ADC_SQR3_SQ17</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ17[4:0] bits (17th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga8a69c3ea3926eab93a93da7f369a2bf4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ17_0" ref="ga8a69c3ea3926eab93a93da7f369a2bf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a69c3ea3926eab93a93da7f369a2bf4">ADC_SQR3_SQ17_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga588e8d903a942a834837f3416189ee06"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ17_1" ref="ga588e8d903a942a834837f3416189ee06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga588e8d903a942a834837f3416189ee06">ADC_SQR3_SQ17_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadeede8c3f2f2488f2ed01f3e9b572f6a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ17_2" ref="gadeede8c3f2f2488f2ed01f3e9b572f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadeede8c3f2f2488f2ed01f3e9b572f6a">ADC_SQR3_SQ17_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab646aeb85ce3f4e8a809965a68c2e713"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ17_3" ref="gab646aeb85ce3f4e8a809965a68c2e713" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab646aeb85ce3f4e8a809965a68c2e713">ADC_SQR3_SQ17_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga321cf7b4b9e01c9c2d82448eefbd713e"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ17_4" ref="ga321cf7b4b9e01c9c2d82448eefbd713e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga321cf7b4b9e01c9c2d82448eefbd713e">ADC_SQR3_SQ17_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gabe95b1e2d808b2dd6267600c146cf308"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ18" ref="gabe95b1e2d808b2dd6267600c146cf308" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe95b1e2d808b2dd6267600c146cf308">ADC_SQR3_SQ18</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ18[4:0] bits (18th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga3ab05621cf822767e5f59f66f4b8982f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ18_0" ref="ga3ab05621cf822767e5f59f66f4b8982f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab05621cf822767e5f59f66f4b8982f">ADC_SQR3_SQ18_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab99c4146408643d3ae1286d691d0d43f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ18_1" ref="gab99c4146408643d3ae1286d691d0d43f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab99c4146408643d3ae1286d691d0d43f">ADC_SQR3_SQ18_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7171c4b6e48648e077ff154d72a781c9"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ18_2" ref="ga7171c4b6e48648e077ff154d72a781c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7171c4b6e48648e077ff154d72a781c9">ADC_SQR3_SQ18_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5f2614b39aaea2272c0e2691f5da9adc"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ18_3" ref="ga5f2614b39aaea2272c0e2691f5da9adc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2614b39aaea2272c0e2691f5da9adc">ADC_SQR3_SQ18_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga965e84387cabadaa202aa8b9a376d9f8"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR3_SQ18_4" ref="ga965e84387cabadaa202aa8b9a376d9f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga965e84387cabadaa202aa8b9a376d9f8">ADC_SQR3_SQ18_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gab2291e9b36344e5a2b3c3bee01a57256"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ10" ref="gab2291e9b36344e5a2b3c3bee01a57256" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2291e9b36344e5a2b3c3bee01a57256">ADC_SQR4_SQ10</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ10[4:0] bits (10th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gad569b757639c8e18d6627679dd2baa63"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ10_0" ref="gad569b757639c8e18d6627679dd2baa63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad569b757639c8e18d6627679dd2baa63">ADC_SQR4_SQ10_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5382539b635f729cf2bab4e9ef374af2"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ10_1" ref="ga5382539b635f729cf2bab4e9ef374af2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5382539b635f729cf2bab4e9ef374af2">ADC_SQR4_SQ10_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gabd5ec71cd990f059000438871e773e76"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ10_2" ref="gabd5ec71cd990f059000438871e773e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd5ec71cd990f059000438871e773e76">ADC_SQR4_SQ10_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gae9fc736e02ad0990c34559b0de41787a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ10_3" ref="gae9fc736e02ad0990c34559b0de41787a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9fc736e02ad0990c34559b0de41787a">ADC_SQR4_SQ10_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga947181161899c9ad2993515bf0e09949"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ10_4" ref="ga947181161899c9ad2993515bf0e09949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga947181161899c9ad2993515bf0e09949">ADC_SQR4_SQ10_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga373bfa5e67dff6d54f489903fd70ffc2"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ11" ref="ga373bfa5e67dff6d54f489903fd70ffc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga373bfa5e67dff6d54f489903fd70ffc2">ADC_SQR4_SQ11</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ11[4:0] bits (11th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga158f68e849077d0aceeafbab30a5c0b6"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ11_0" ref="ga158f68e849077d0aceeafbab30a5c0b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga158f68e849077d0aceeafbab30a5c0b6">ADC_SQR4_SQ11_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga23022baf8b595cf41d82011a6e9c44c0"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ11_1" ref="ga23022baf8b595cf41d82011a6e9c44c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23022baf8b595cf41d82011a6e9c44c0">ADC_SQR4_SQ11_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga10db311c6d44f131faa2e7910bb9e693"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ11_2" ref="ga10db311c6d44f131faa2e7910bb9e693" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10db311c6d44f131faa2e7910bb9e693">ADC_SQR4_SQ11_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8665a7083517cbc00813334db54a7d02"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ11_3" ref="ga8665a7083517cbc00813334db54a7d02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8665a7083517cbc00813334db54a7d02">ADC_SQR4_SQ11_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gafdab18f0926060dff760759daa0c4956"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ11_4" ref="gafdab18f0926060dff760759daa0c4956" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdab18f0926060dff760759daa0c4956">ADC_SQR4_SQ11_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga9dca3af614cc06addea7080a94180d7d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ12" ref="ga9dca3af614cc06addea7080a94180d7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dca3af614cc06addea7080a94180d7d">ADC_SQR4_SQ12</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ12[4:0] bits (12th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga991d67e9534f3ba27693d06eaaf0c9d6"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ12_0" ref="ga991d67e9534f3ba27693d06eaaf0c9d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga991d67e9534f3ba27693d06eaaf0c9d6">ADC_SQR4_SQ12_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadbe90c7e1d5fea817a285045342f03d4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ12_1" ref="gadbe90c7e1d5fea817a285045342f03d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe90c7e1d5fea817a285045342f03d4">ADC_SQR4_SQ12_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4cae58134b4feb58a41cfa9cf203cc6b"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ12_2" ref="ga4cae58134b4feb58a41cfa9cf203cc6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cae58134b4feb58a41cfa9cf203cc6b">ADC_SQR4_SQ12_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9adc8f72b246f58ec0eeed66a4b5f0aa"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ12_3" ref="ga9adc8f72b246f58ec0eeed66a4b5f0aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc8f72b246f58ec0eeed66a4b5f0aa">ADC_SQR4_SQ12_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5c6ebd2540da770f652cbb1b2ef6a0df"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ12_4" ref="ga5c6ebd2540da770f652cbb1b2ef6a0df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6ebd2540da770f652cbb1b2ef6a0df">ADC_SQR4_SQ12_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga6784b388e8ed44356b3101376f17f8ce"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ7" ref="ga6784b388e8ed44356b3101376f17f8ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6784b388e8ed44356b3101376f17f8ce">ADC_SQR4_SQ7</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ7[4:0] bits (7th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga833e90c9e123fede38bb03fb9ca8356c"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ7_0" ref="ga833e90c9e123fede38bb03fb9ca8356c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga833e90c9e123fede38bb03fb9ca8356c">ADC_SQR4_SQ7_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacf99a052f6b6848c9ddd80864d68a606"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ7_1" ref="gacf99a052f6b6848c9ddd80864d68a606" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf99a052f6b6848c9ddd80864d68a606">ADC_SQR4_SQ7_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5f9959b3d8c2fbca0e3712f55917672b"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ7_2" ref="ga5f9959b3d8c2fbca0e3712f55917672b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f9959b3d8c2fbca0e3712f55917672b">ADC_SQR4_SQ7_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0d22cda4978d61ef8b95044460f87fc3"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ7_3" ref="ga0d22cda4978d61ef8b95044460f87fc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d22cda4978d61ef8b95044460f87fc3">ADC_SQR4_SQ7_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf060c3cabf657170b65597c18b1c18e9"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ7_4" ref="gaf060c3cabf657170b65597c18b1c18e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf060c3cabf657170b65597c18b1c18e9">ADC_SQR4_SQ7_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga727faa81b02e45f6088ec52cbdd17fc6"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ8" ref="ga727faa81b02e45f6088ec52cbdd17fc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga727faa81b02e45f6088ec52cbdd17fc6">ADC_SQR4_SQ8</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ8[4:0] bits (8th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gab54161c267d0e5c67b2d9560f38e1e72"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ8_0" ref="gab54161c267d0e5c67b2d9560f38e1e72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab54161c267d0e5c67b2d9560f38e1e72">ADC_SQR4_SQ8_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1705b76fdb5be09bd1aff13d3d60f3c2"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ8_1" ref="ga1705b76fdb5be09bd1aff13d3d60f3c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1705b76fdb5be09bd1aff13d3d60f3c2">ADC_SQR4_SQ8_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae672dea3dca7bca2b514256b85bf6102"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ8_2" ref="gae672dea3dca7bca2b514256b85bf6102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae672dea3dca7bca2b514256b85bf6102">ADC_SQR4_SQ8_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gabae68af6ac7742def83fed22dfd9c539"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ8_3" ref="gabae68af6ac7742def83fed22dfd9c539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabae68af6ac7742def83fed22dfd9c539">ADC_SQR4_SQ8_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga308a424913533da05a25f3602b0302cd"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ8_4" ref="ga308a424913533da05a25f3602b0302cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga308a424913533da05a25f3602b0302cd">ADC_SQR4_SQ8_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gabcfc6ab4958524619cea0091ea090d98"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ9" ref="gabcfc6ab4958524619cea0091ea090d98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcfc6ab4958524619cea0091ea090d98">ADC_SQR4_SQ9</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ9[4:0] bits (9th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga07ec0597d4514a456f9ffcde70219e01"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ9_0" ref="ga07ec0597d4514a456f9ffcde70219e01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07ec0597d4514a456f9ffcde70219e01">ADC_SQR4_SQ9_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaba98a41834287d644287ea3b034748cc"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ9_1" ref="gaba98a41834287d644287ea3b034748cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba98a41834287d644287ea3b034748cc">ADC_SQR4_SQ9_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gabf4c4383bc3237aa6ed18b287e9bfcd1"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ9_2" ref="gabf4c4383bc3237aa6ed18b287e9bfcd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf4c4383bc3237aa6ed18b287e9bfcd1">ADC_SQR4_SQ9_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga29a0d4a6f880660cf26b39cb59c41f38"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ9_3" ref="ga29a0d4a6f880660cf26b39cb59c41f38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29a0d4a6f880660cf26b39cb59c41f38">ADC_SQR4_SQ9_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa2f8350167490b687bef042c01a2b55b"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR4_SQ9_4" ref="gaa2f8350167490b687bef042c01a2b55b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f8350167490b687bef042c01a2b55b">ADC_SQR4_SQ9_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5aa0bed7683585af2d4079a81f626815"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ1" ref="ga5aa0bed7683585af2d4079a81f626815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa0bed7683585af2d4079a81f626815">ADC_SQR5_SQ1</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ1[4:0] bits (1st conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga6d7b92bf8ba789b76256e205988cc8de"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ1_0" ref="ga6d7b92bf8ba789b76256e205988cc8de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga374490cc8d96ed0a40d3f212bc6fd6d1"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ1_1" ref="ga374490cc8d96ed0a40d3f212bc6fd6d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4e21c2a89e71e60406cacb23de6f6597"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ1_2" ref="ga4e21c2a89e71e60406cacb23de6f6597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7aeddef7b3153a014f66e11e72dd0bba"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ1_3" ref="ga7aeddef7b3153a014f66e11e72dd0bba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga72e4578aaae278121803054afacaf141"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ1_4" ref="ga72e4578aaae278121803054afacaf141" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga56e34aabf8d53e73aa4bb6e3b75c599f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ2" ref="ga56e34aabf8d53e73aa4bb6e3b75c599f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56e34aabf8d53e73aa4bb6e3b75c599f">ADC_SQR5_SQ2</a>&#160;&#160;&#160;((uint32_t)0x000003E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ2[4:0] bits (2nd conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga1b11d43c527a2cf645762fb7e7dec7fc"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ2_0" ref="ga1b11d43c527a2cf645762fb7e7dec7fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b11d43c527a2cf645762fb7e7dec7fc">ADC_SQR5_SQ2_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga88d50dc6ca741b26755dd82a1856cf53"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ2_1" ref="ga88d50dc6ca741b26755dd82a1856cf53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88d50dc6ca741b26755dd82a1856cf53">ADC_SQR5_SQ2_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0a66193f8748453b0503ffffe6685f6a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ2_2" ref="ga0a66193f8748453b0503ffffe6685f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a66193f8748453b0503ffffe6685f6a">ADC_SQR5_SQ2_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5579b4580cdce4706fa615f64e9f96c9"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ2_3" ref="ga5579b4580cdce4706fa615f64e9f96c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5579b4580cdce4706fa615f64e9f96c9">ADC_SQR5_SQ2_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7d5ad8afd70f9f28b4a88e386cc09cec"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ2_4" ref="ga7d5ad8afd70f9f28b4a88e386cc09cec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5ad8afd70f9f28b4a88e386cc09cec">ADC_SQR5_SQ2_4</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga739ea0dec33eb0ad445d905d000c47cf"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ3" ref="ga739ea0dec33eb0ad445d905d000c47cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga739ea0dec33eb0ad445d905d000c47cf">ADC_SQR5_SQ3</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ3[4:0] bits (3rd conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga06cef57d15705909eb7f1bb37fecf25e"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ3_0" ref="ga06cef57d15705909eb7f1bb37fecf25e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga06cef57d15705909eb7f1bb37fecf25e">ADC_SQR5_SQ3_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga74c6612646d03d8fd53c8edfa4038290"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ3_1" ref="ga74c6612646d03d8fd53c8edfa4038290" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74c6612646d03d8fd53c8edfa4038290">ADC_SQR5_SQ3_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga786b9443aed5508350e9bda84a097fb1"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ3_2" ref="ga786b9443aed5508350e9bda84a097fb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga786b9443aed5508350e9bda84a097fb1">ADC_SQR5_SQ3_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gacc36d94c0446bd7a7e45f1b2a7523867"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ3_3" ref="gacc36d94c0446bd7a7e45f1b2a7523867" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc36d94c0446bd7a7e45f1b2a7523867">ADC_SQR5_SQ3_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga21cc47dd6e091cfe7e362d3ea92ee053"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ3_4" ref="ga21cc47dd6e091cfe7e362d3ea92ee053" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21cc47dd6e091cfe7e362d3ea92ee053">ADC_SQR5_SQ3_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga68fd5161463707720627d3ed148d460d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ4" ref="ga68fd5161463707720627d3ed148d460d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68fd5161463707720627d3ed148d460d">ADC_SQR5_SQ4</a>&#160;&#160;&#160;((uint32_t)0x000F8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ4[4:0] bits (4th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gaaf03153380c7947b1995af4ceffb7a9f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ4_0" ref="gaaf03153380c7947b1995af4ceffb7a9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf03153380c7947b1995af4ceffb7a9f">ADC_SQR5_SQ4_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadddb60adcb4997e46789dcd056d567a8"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ4_1" ref="gadddb60adcb4997e46789dcd056d567a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadddb60adcb4997e46789dcd056d567a8">ADC_SQR5_SQ4_1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaeb275820e78ec4fa0b89eea2b900ba0d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ4_2" ref="gaeb275820e78ec4fa0b89eea2b900ba0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb275820e78ec4fa0b89eea2b900ba0d">ADC_SQR5_SQ4_2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1ff202a53e417e424a86e9070cc05844"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ4_3" ref="ga1ff202a53e417e424a86e9070cc05844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff202a53e417e424a86e9070cc05844">ADC_SQR5_SQ4_3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8271f2c544dc69679b563e5bc0c63501"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ4_4" ref="ga8271f2c544dc69679b563e5bc0c63501" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8271f2c544dc69679b563e5bc0c63501">ADC_SQR5_SQ4_4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaa90d273f9a3794cea4ae1ce554401883"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ5" ref="gaa90d273f9a3794cea4ae1ce554401883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa90d273f9a3794cea4ae1ce554401883">ADC_SQR5_SQ5</a>&#160;&#160;&#160;((uint32_t)0x01F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ5[4:0] bits (5th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="ga55fbd2e559c61002e6cf806e5efa354d"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ5_0" ref="ga55fbd2e559c61002e6cf806e5efa354d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55fbd2e559c61002e6cf806e5efa354d">ADC_SQR5_SQ5_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab1d54ba7312387b83825a952e3f200c3"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ5_1" ref="gab1d54ba7312387b83825a952e3f200c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1d54ba7312387b83825a952e3f200c3">ADC_SQR5_SQ5_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacc23fe907ee7f1e5f5c66ad2dab56327"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ5_2" ref="gacc23fe907ee7f1e5f5c66ad2dab56327" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc23fe907ee7f1e5f5c66ad2dab56327">ADC_SQR5_SQ5_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac924ad7abe86f80a79fe4466c25807c7"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ5_3" ref="gac924ad7abe86f80a79fe4466c25807c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac924ad7abe86f80a79fe4466c25807c7">ADC_SQR5_SQ5_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga22b8c36ef4145f39753847907cdfe59a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ5_4" ref="ga22b8c36ef4145f39753847907cdfe59a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22b8c36ef4145f39753847907cdfe59a">ADC_SQR5_SQ5_4</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga72754a147002fa804b2f1943dc141b1a"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ6" ref="ga72754a147002fa804b2f1943dc141b1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72754a147002fa804b2f1943dc141b1a">ADC_SQR5_SQ6</a>&#160;&#160;&#160;((uint32_t)0x3E000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SQ6[4:0] bits (6th conversion in regular sequence) </p>

</div>
</div>
<a class="anchor" id="gaf2c53129c3e7b97f443ea6a9a27179e1"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ6_0" ref="gaf2c53129c3e7b97f443ea6a9a27179e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c53129c3e7b97f443ea6a9a27179e1">ADC_SQR5_SQ6_0</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4e339f78ad8a541c3b3e7603669d3365"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ6_1" ref="ga4e339f78ad8a541c3b3e7603669d3365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e339f78ad8a541c3b3e7603669d3365">ADC_SQR5_SQ6_1</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac6f6db546bdbb8d6b530e45d098404a4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ6_2" ref="gac6f6db546bdbb8d6b530e45d098404a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6f6db546bdbb8d6b530e45d098404a4">ADC_SQR5_SQ6_2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab698c700c93c937e1e6d490dbd7f1d56"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ6_3" ref="gab698c700c93c937e1e6d490dbd7f1d56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab698c700c93c937e1e6d490dbd7f1d56">ADC_SQR5_SQ6_3</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5620318bf1c13a50e7aba31fdffbbc3f"></a><!-- doxytag: member="stm32l1xx.h::ADC_SQR5_SQ6_4" ref="ga5620318bf1c13a50e7aba31fdffbbc3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5620318bf1c13a50e7aba31fdffbbc3f">ADC_SQR5_SQ6_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8833ced601371447a7628e2728232410"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_ADONS" ref="ga8833ced601371447a7628e2728232410" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8833ced601371447a7628e2728232410">ADC_SR_ADONS</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC ON status </p>

</div>
</div>
<a class="anchor" id="ga8b7f27694281e4cad956da567e5583b2"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_AWD" ref="ga8b7f27694281e4cad956da567e5583b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Analog watchdog flag </p>

</div>
</div>
<a class="anchor" id="ga3dc295c5253743aeb2cda582953b7b53"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_EOC" ref="ga3dc295c5253743aeb2cda582953b7b53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of conversion </p>

</div>
</div>
<a class="anchor" id="ga2b6c708a799e6e9ecbc267f158ffc1b4"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_JCNR" ref="ga2b6c708a799e6e9ecbc267f158ffc1b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b6c708a799e6e9ecbc267f158ffc1b4">ADC_SR_JCNR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected channel not ready flag </p>

</div>
</div>
<a class="anchor" id="gabc9f07589bb1a4e398781df372389b56"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_JEOC" ref="gabc9f07589bb1a4e398781df372389b56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected channel end of conversion </p>

</div>
</div>
<a class="anchor" id="ga7340a01ffec051c06e80a037eee58a14"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_JSTRT" ref="ga7340a01ffec051c06e80a037eee58a14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Injected channel Start flag </p>

</div>
</div>
<a class="anchor" id="ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_OVR" ref="ga1e5211d5e3e53cdedf4d9d6fe4ce2a45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Overrun flag </p>

</div>
</div>
<a class="anchor" id="ga3dfdc63f9c9da0cd3fed797efff2fa20"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_RCNR" ref="ga3dfdc63f9c9da0cd3fed797efff2fa20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dfdc63f9c9da0cd3fed797efff2fa20">ADC_SR_RCNR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Regular channel not ready flag </p>

</div>
</div>
<a class="anchor" id="ga45eb11ad986d8220cde9fa47a91ed222"></a><!-- doxytag: member="stm32l1xx.h::ADC_SR_STRT" ref="ga45eb11ad986d8220cde9fa47a91ed222" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Regular channel Start flag </p>

</div>
</div>
<a class="anchor" id="gaba058729353aa9497c4373feb991c188"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_CCFC" ref="gaba058729353aa9497c4373feb991c188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba058729353aa9497c4373feb991c188">AES_CR_CCFC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Computation Complete Flag Clear </p>

</div>
</div>
<a class="anchor" id="ga4be926131e23fcbd2e8199246cb65437"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_CCIE" ref="ga4be926131e23fcbd2e8199246cb65437" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4be926131e23fcbd2e8199246cb65437">AES_CR_CCIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Computation Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad0480c556742416e139d9323edabfb0f"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_CHMOD" ref="gad0480c556742416e139d9323edabfb0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0480c556742416e139d9323edabfb0f">AES_CR_CHMOD</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Chaining Mode </p>

</div>
</div>
<a class="anchor" id="gabc6e7f7797482bf5033109516c6896db"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_CHMOD_0" ref="gabc6e7f7797482bf5033109516c6896db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc6e7f7797482bf5033109516c6896db">AES_CR_CHMOD_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac4b9147f8228e54a153df8d8c64bf028"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_CHMOD_1" ref="gac4b9147f8228e54a153df8d8c64bf028" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4b9147f8228e54a153df8d8c64bf028">AES_CR_CHMOD_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6c80e8d81c50c097af9cf7de557df110"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_DATATYPE" ref="ga6c80e8d81c50c097af9cf7de557df110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c80e8d81c50c097af9cf7de557df110">AES_CR_DATATYPE</a>&#160;&#160;&#160;((uint32_t)0x00000006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data type selection </p>

</div>
</div>
<a class="anchor" id="ga2764073cf0c876f608f91f8c14663e61"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_DATATYPE_0" ref="ga2764073cf0c876f608f91f8c14663e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2764073cf0c876f608f91f8c14663e61">AES_CR_DATATYPE_0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga613f4a6783fc4eafef1ad142554ed74d"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_DATATYPE_1" ref="ga613f4a6783fc4eafef1ad142554ed74d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga613f4a6783fc4eafef1ad142554ed74d">AES_CR_DATATYPE_1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga831cd81165de195754932cab9d09c98f"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_DMAINEN" ref="ga831cd81165de195754932cab9d09c98f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga831cd81165de195754932cab9d09c98f">AES_CR_DMAINEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA ENable managing the data input phase </p>

</div>
</div>
<a class="anchor" id="gac31e5c71bed1ead58994864562f62d1b"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_DMAOUTEN" ref="gac31e5c71bed1ead58994864562f62d1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac31e5c71bed1ead58994864562f62d1b">AES_CR_DMAOUTEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Enable managing the data output phase </p>

</div>
</div>
<a class="anchor" id="ga793f677a6e13b096fb17d916bed37cef"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_EN" ref="ga793f677a6e13b096fb17d916bed37cef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga793f677a6e13b096fb17d916bed37cef">AES_CR_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Enable </p>

</div>
</div>
<a class="anchor" id="gacdb4462b7998b9fb644294b1f7fa9cf5"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_ERRC" ref="gacdb4462b7998b9fb644294b1f7fa9cf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacdb4462b7998b9fb644294b1f7fa9cf5">AES_CR_ERRC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Clear </p>

</div>
</div>
<a class="anchor" id="ga5e2c884de8c44e1389d50a592c212ddb"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_ERRIE" ref="ga5e2c884de8c44e1389d50a592c212ddb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2c884de8c44e1389d50a592c212ddb">AES_CR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaaa6d9390051e249621eb513c23d12cb8"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_MODE" ref="gaaa6d9390051e249621eb513c23d12cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6d9390051e249621eb513c23d12cb8">AES_CR_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000018)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Mode Of Operation </p>

</div>
</div>
<a class="anchor" id="gafa9dc6317e5abb4231933795c5a6462f"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_MODE_0" ref="gafa9dc6317e5abb4231933795c5a6462f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa9dc6317e5abb4231933795c5a6462f">AES_CR_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2afbd18da49cf395ad0ed8d75dbc107d"></a><!-- doxytag: member="stm32l1xx.h::AES_CR_MODE_1" ref="ga2afbd18da49cf395ad0ed8d75dbc107d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2afbd18da49cf395ad0ed8d75dbc107d">AES_CR_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab505bcce9a627fb2e2306722c128f2a6"></a><!-- doxytag: member="stm32l1xx.h::AES_DINR" ref="gab505bcce9a627fb2e2306722c128f2a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab505bcce9a627fb2e2306722c128f2a6">AES_DINR</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Data Input Register </p>

</div>
</div>
<a class="anchor" id="ga562572001c9530f0f9c6ff42ec5ae77c"></a><!-- doxytag: member="stm32l1xx.h::AES_DOUTR" ref="ga562572001c9530f0f9c6ff42ec5ae77c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga562572001c9530f0f9c6ff42ec5ae77c">AES_DOUTR</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Data Output Register </p>

</div>
</div>
<a class="anchor" id="ga6cb856812f6947714e6d59bccae0e3b1"></a><!-- doxytag: member="stm32l1xx.h::AES_IVR0" ref="ga6cb856812f6947714e6d59bccae0e3b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cb856812f6947714e6d59bccae0e3b1">AES_IVR0</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Initialization Vector Register 0 </p>

</div>
</div>
<a class="anchor" id="ga83f2314b5d62989b83ca083854e34aa7"></a><!-- doxytag: member="stm32l1xx.h::AES_IVR1" ref="ga83f2314b5d62989b83ca083854e34aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83f2314b5d62989b83ca083854e34aa7">AES_IVR1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Initialization Vector Register 1 </p>

</div>
</div>
<a class="anchor" id="ga1ab213c20b767f9d2e9aa7156288c697"></a><!-- doxytag: member="stm32l1xx.h::AES_IVR2" ref="ga1ab213c20b767f9d2e9aa7156288c697" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab213c20b767f9d2e9aa7156288c697">AES_IVR2</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Initialization Vector Register 2 </p>

</div>
</div>
<a class="anchor" id="gaf9a4b4c613ced92f8c5c057d93704674"></a><!-- doxytag: member="stm32l1xx.h::AES_IVR3" ref="gaf9a4b4c613ced92f8c5c057d93704674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9a4b4c613ced92f8c5c057d93704674">AES_IVR3</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Initialization Vector Register 3 </p>

</div>
</div>
<a class="anchor" id="ga2553ad2e32ce799b3aa87eef6c35edb1"></a><!-- doxytag: member="stm32l1xx.h::AES_KEYR0" ref="ga2553ad2e32ce799b3aa87eef6c35edb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2553ad2e32ce799b3aa87eef6c35edb1">AES_KEYR0</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Key Register 0 </p>

</div>
</div>
<a class="anchor" id="gafe9406c2ad70ead61411fae9b3e88884"></a><!-- doxytag: member="stm32l1xx.h::AES_KEYR1" ref="gafe9406c2ad70ead61411fae9b3e88884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9406c2ad70ead61411fae9b3e88884">AES_KEYR1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Key Register 1 </p>

</div>
</div>
<a class="anchor" id="ga157c8025e6b04affd7f1a4158fb813c6"></a><!-- doxytag: member="stm32l1xx.h::AES_KEYR2" ref="ga157c8025e6b04affd7f1a4158fb813c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga157c8025e6b04affd7f1a4158fb813c6">AES_KEYR2</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Key Register 2 </p>

</div>
</div>
<a class="anchor" id="ga2e084a1c01cdc48b94c0ccbf05c49519"></a><!-- doxytag: member="stm32l1xx.h::AES_KEYR3" ref="ga2e084a1c01cdc48b94c0ccbf05c49519" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e084a1c01cdc48b94c0ccbf05c49519">AES_KEYR3</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES Key Register 3 </p>

</div>
</div>
<a class="anchor" id="ga2098ac19aa512efe6337d589236a92ff"></a><!-- doxytag: member="stm32l1xx.h::AES_SR_CCF" ref="ga2098ac19aa512efe6337d589236a92ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2098ac19aa512efe6337d589236a92ff">AES_SR_CCF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Computation Complete Flag </p>

</div>
</div>
<a class="anchor" id="gaf00798a1b7171a2900332651f419cf45"></a><!-- doxytag: member="stm32l1xx.h::AES_SR_RDERR" ref="gaf00798a1b7171a2900332651f419cf45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf00798a1b7171a2900332651f419cf45">AES_SR_RDERR</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Error Flag </p>

</div>
</div>
<a class="anchor" id="ga96bb31bb44f18978b4dd9e2aee509ee3"></a><!-- doxytag: member="stm32l1xx.h::AES_SR_WRERR" ref="ga96bb31bb44f18978b4dd9e2aee509ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96bb31bb44f18978b4dd9e2aee509ee3">AES_SR_WRERR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Error Flag </p>

</div>
</div>
<a class="anchor" id="ga8652af41fff631fc3ccb6e29292b2792"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_10KPD" ref="ga8652af41fff631fc3ccb6e29292b2792" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8652af41fff631fc3ccb6e29292b2792">COMP_CSR_10KPD</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>10K pull-down resistor </p>

</div>
</div>
<a class="anchor" id="ga0e47bef7243bf58487191cfa1a2b92ee"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_10KPU" ref="ga0e47bef7243bf58487191cfa1a2b92ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e47bef7243bf58487191cfa1a2b92ee">COMP_CSR_10KPU</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>10K pull-up resistor </p>

</div>
</div>
<a class="anchor" id="gad63d40fb031fcecf6bf626608c5b79c9"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_400KPD" ref="gad63d40fb031fcecf6bf626608c5b79c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad63d40fb031fcecf6bf626608c5b79c9">COMP_CSR_400KPD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>400K pull-down resistor </p>

</div>
</div>
<a class="anchor" id="ga6d533e19d0355e57c31f05fa7376ae50"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_400KPU" ref="ga6d533e19d0355e57c31f05fa7376ae50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d533e19d0355e57c31f05fa7376ae50">COMP_CSR_400KPU</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>400K pull-up resistor </p>

</div>
</div>
<a class="anchor" id="gaefb7a410881f0816c137867c22153987"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_CAIE" ref="gaefb7a410881f0816c137867c22153987" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaefb7a410881f0816c137867c22153987">COMP_CSR_CAIE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 29 </p>

</div>
</div>
<a class="anchor" id="gac8693eb5905a8e66a8301965772b6163"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_CAIF" ref="gac8693eb5905a8e66a8301965772b6163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8693eb5905a8e66a8301965772b6163">COMP_CSR_CAIF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 30 </p>

</div>
</div>
<a class="anchor" id="gadbe77e34f0b50dd7d38b777c6495448f"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_CMP1EN" ref="gadbe77e34f0b50dd7d38b777c6495448f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe77e34f0b50dd7d38b777c6495448f">COMP_CSR_CMP1EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Comparator 1 enable </p>

</div>
</div>
<a class="anchor" id="ga7f27dfdaa5e7261e84462f4a40a0eebd"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_CMP1OUT" ref="ga7f27dfdaa5e7261e84462f4a40a0eebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f27dfdaa5e7261e84462f4a40a0eebd">COMP_CSR_CMP1OUT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Comparator 1 output </p>

</div>
</div>
<a class="anchor" id="ga0bb2aa3d0055f1246613d11407195e1d"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_CMP2OUT" ref="ga0bb2aa3d0055f1246613d11407195e1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb2aa3d0055f1246613d11407195e1d">COMP_CSR_CMP2OUT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Comparator 2 ouput </p>

</div>
</div>
<a class="anchor" id="gaebc554efe1fbb906964fc9bfa971b834"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_FCH3" ref="gaebc554efe1fbb906964fc9bfa971b834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaebc554efe1fbb906964fc9bfa971b834">COMP_CSR_FCH3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 26 </p>

</div>
</div>
<a class="anchor" id="gaa55cfd36c5e8419dce09a73310d71acf"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_FCH8" ref="gaa55cfd36c5e8419dce09a73310d71acf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa55cfd36c5e8419dce09a73310d71acf">COMP_CSR_FCH8</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 27 </p>

</div>
</div>
<a class="anchor" id="gad643b8237ac05f37e844c4623eee38e2"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_INSEL" ref="gad643b8237ac05f37e844c4623eee38e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad643b8237ac05f37e844c4623eee38e2">COMP_CSR_INSEL</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>INSEL[2:0] Inversion input Selection </p>

</div>
</div>
<a class="anchor" id="ga22c878cb32e006482652690adead3e74"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_INSEL_0" ref="ga22c878cb32e006482652690adead3e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c878cb32e006482652690adead3e74">COMP_CSR_INSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6c924a874286b31ae1854c97ebe3ad6a"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_INSEL_1" ref="ga6c924a874286b31ae1854c97ebe3ad6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c924a874286b31ae1854c97ebe3ad6a">COMP_CSR_INSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9163490c0de87d801562c28aee779281"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_INSEL_2" ref="ga9163490c0de87d801562c28aee779281" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9163490c0de87d801562c28aee779281">COMP_CSR_INSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga38311a7b049416e9eb89c4d5e1bee615"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_OUTSEL" ref="ga38311a7b049416e9eb89c4d5e1bee615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38311a7b049416e9eb89c4d5e1bee615">COMP_CSR_OUTSEL</a>&#160;&#160;&#160;((uint32_t)0x00E00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OUTSEL[2:0] comparator 2 output redirection </p>

</div>
</div>
<a class="anchor" id="ga6107493783e3f6576cbbb5abf8be4b8f"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_OUTSEL_0" ref="ga6107493783e3f6576cbbb5abf8be4b8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6107493783e3f6576cbbb5abf8be4b8f">COMP_CSR_OUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4fa5c5275916b906ea0bc1bbdb634ab6"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_OUTSEL_1" ref="ga4fa5c5275916b906ea0bc1bbdb634ab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa5c5275916b906ea0bc1bbdb634ab6">COMP_CSR_OUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae988c09e46307cf68c8da5708ef08bba"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_OUTSEL_2" ref="gae988c09e46307cf68c8da5708ef08bba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae988c09e46307cf68c8da5708ef08bba">COMP_CSR_OUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf34f3961e44566985baff979b3de49eb"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_RCH13" ref="gaf34f3961e44566985baff979b3de49eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f3961e44566985baff979b3de49eb">COMP_CSR_RCH13</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 28 </p>

</div>
</div>
<a class="anchor" id="ga53c3e4f4ab43d8aeeca7c58236e8a3bc"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_SPEED" ref="ga53c3e4f4ab43d8aeeca7c58236e8a3bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53c3e4f4ab43d8aeeca7c58236e8a3bc">COMP_CSR_SPEED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Comparator 2 speed </p>

</div>
</div>
<a class="anchor" id="ga3c3c12f885ef7b170df129f47f00acaa"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_SW1" ref="ga3c3c12f885ef7b170df129f47f00acaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3c12f885ef7b170df129f47f00acaa">COMP_CSR_SW1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SW1 analog switch enable </p>

</div>
</div>
<a class="anchor" id="gab8464fe51ce24b7f198455dc2fb31c4f"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_TSUSP" ref="gab8464fe51ce24b7f198455dc2fb31c4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8464fe51ce24b7f198455dc2fb31c4f">COMP_CSR_TSUSP</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 31 </p>

</div>
</div>
<a class="anchor" id="gaf1acb48a929c69332b5067efa080aa7e"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_VREFOUTEN" ref="gaf1acb48a929c69332b5067efa080aa7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e">COMP_CSR_VREFOUTEN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Comparator Vref Enable </p>

</div>
</div>
<a class="anchor" id="ga67164ea60986b0d8323dab125be2d7e0"></a><!-- doxytag: member="stm32l1xx.h::COMP_CSR_WNDWE" ref="ga67164ea60986b0d8323dab125be2d7e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67164ea60986b0d8323dab125be2d7e0">COMP_CSR_WNDWE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window mode enable </p>

</div>
</div>
<a class="anchor" id="ga7d57481fb891a0964b40f721354c56d7"></a><!-- doxytag: member="stm32l1xx.h::CRC_CR_RESET" ref="ga7d57481fb891a0964b40f721354c56d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RESET bit </p>

</div>
</div>
<a class="anchor" id="ga2bf4701d3b15924e657942ce3caa4105"></a><!-- doxytag: member="stm32l1xx.h::CRC_DR_DR" ref="ga2bf4701d3b15924e657942ce3caa4105" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data register bits </p>

</div>
</div>
<a class="anchor" id="gae9a0feb3cf1d8c5871e663ca4a174cc0"></a><!-- doxytag: member="stm32l1xx.h::CRC_IDR_IDR" ref="gae9a0feb3cf1d8c5871e663ca4a174cc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General-purpose 8-bit data register bits </p>

</div>
</div>
<a class="anchor" id="ga0b1e2b83ae1ab889cb1e34a99746c9d8"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_BOFF1" ref="ga0b1e2b83ae1ab889cb1e34a99746c9d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 output buffer disable </p>

</div>
</div>
<a class="anchor" id="gadd6f660a5f15262beca06b9098a559e9"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_BOFF2" ref="gadd6f660a5f15262beca06b9098a559e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 output buffer disable </p>

</div>
</div>
<a class="anchor" id="ga995c19d8c8de9ee09057ec6151154e17"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_DMAEN1" ref="ga995c19d8c8de9ee09057ec6151154e17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 DMA enable </p>

</div>
</div>
<a class="anchor" id="ga6f905c2ac89f976df6c4beffdde58b53"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_DMAEN2" ref="ga6f905c2ac89f976df6c4beffdde58b53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 DMA enabled </p>

</div>
</div>
<a class="anchor" id="gacbb0585e1053abf18cd129ad76a66bea"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_DMAUDRIE1" ref="gacbb0585e1053abf18cd129ad76a66bea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 DMA underrun interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga803e3bae78ced744b93aa76615303e15"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_DMAUDRIE2" ref="ga803e3bae78ced744b93aa76615303e15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15">DAC_CR_DMAUDRIE2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 DMA underrun interrupt enable </p>

</div>
</div>
<a class="anchor" id="gabd8cedbb3dda03d56ac0ba92d2d9cefd"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_EN1" ref="gabd8cedbb3dda03d56ac0ba92d2d9cefd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 enable </p>

</div>
</div>
<a class="anchor" id="gaa65db2420e02fc6813842f57134d898f"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_EN2" ref="gaa65db2420e02fc6813842f57134d898f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 enable </p>

</div>
</div>
<a class="anchor" id="ga3bcf611b2f0b975513325895bf16e085"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP1" ref="ga3bcf611b2f0b975513325895bf16e085" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) </p>

</div>
</div>
<a class="anchor" id="ga4225dcce22b440fcd3a8ad96c5f2baec"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP1_0" ref="ga4225dcce22b440fcd3a8ad96c5f2baec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6cc15817842cb7992d449c448684f68d"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP1_1" ref="ga6cc15817842cb7992d449c448684f68d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0fefef1d798a2685b03e44bd9fdac06b"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP1_2" ref="ga0fefef1d798a2685b03e44bd9fdac06b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafdc83b4feb742c632ba66f55d102432b"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP1_3" ref="gafdc83b4feb742c632ba66f55d102432b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7cf03fe2359cb0f11c33f793c2e92bdd"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP2" ref="ga7cf03fe2359cb0f11c33f793c2e92bdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) </p>

</div>
</div>
<a class="anchor" id="gae8d952192721dbdcea8d707d43096454"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP2_0" ref="gae8d952192721dbdcea8d707d43096454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga860032e8196838cd36a655c1749139d6"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP2_1" ref="ga860032e8196838cd36a655c1749139d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2147ffa3282e9ff22475e5d6040f269e"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP2_2" ref="ga2147ffa3282e9ff22475e5d6040f269e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa0fe77a2029873111cbe723a5cba9c57"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_MAMP2_3" ref="gaa0fe77a2029873111cbe723a5cba9c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga998aa4fd791ea2f4626df6ddc8fc7109"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TEN1" ref="ga998aa4fd791ea2f4626df6ddc8fc7109" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 Trigger enable </p>

</div>
</div>
<a class="anchor" id="gab8fc527f6ddb787123da09d2085b772f"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TEN2" ref="gab8fc527f6ddb787123da09d2085b772f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 Trigger enable </p>

</div>
</div>
<a class="anchor" id="gaf951c1a57a1a19e356df57d908f09c6c"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TSEL1" ref="gaf951c1a57a1a19e356df57d908f09c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TSEL1[2:0] (DAC channel1 Trigger selection) </p>

</div>
</div>
<a class="anchor" id="ga8dfa13ec123c583136e24b7890add45b"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TSEL1_0" ref="ga8dfa13ec123c583136e24b7890add45b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga265e32c4fc43310acdf3ebea01376766"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TSEL1_1" ref="ga265e32c4fc43310acdf3ebea01376766" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa625d7638422e90a616ac93edd4bf408"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TSEL1_2" ref="gaa625d7638422e90a616ac93edd4bf408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga73b4d0ccff78f7c3862903e7b0e66302"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TSEL2" ref="ga73b4d0ccff78f7c3862903e7b0e66302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TSEL2[2:0] (DAC channel2 Trigger selection) </p>

</div>
</div>
<a class="anchor" id="ga9753b87f31e7106ecf77b2f01a99b237"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TSEL2_0" ref="ga9753b87f31e7106ecf77b2f01a99b237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac79323a6c81bfa5c8239b23cd3db737a"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TSEL2_1" ref="gac79323a6c81bfa5c8239b23cd3db737a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9ad3da8a9c5fe9566d8ffe38916caaff"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_TSEL2_2" ref="ga9ad3da8a9c5fe9566d8ffe38916caaff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga90491f31219d07175629eecdcdc9271e"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_WAVE1" ref="ga90491f31219d07175629eecdcdc9271e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) </p>

</div>
</div>
<a class="anchor" id="ga0871e6466e3a7378103c431832ae525a"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_WAVE1_0" ref="ga0871e6466e3a7378103c431832ae525a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga48e167ae02d2ad5bc9fd30c2f8ea5b37"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_WAVE1_1" ref="ga48e167ae02d2ad5bc9fd30c2f8ea5b37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacf24e48cf288db4a4643057dd09e3a7b"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_WAVE2" ref="gacf24e48cf288db4a4643057dd09e3a7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) </p>

</div>
</div>
<a class="anchor" id="ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_WAVE2_0" ref="ga55d97d8bcbfdd72d5aeb9e9fbc0d592d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4798bf254010b442b4ac4288c2f1b65f"></a><!-- doxytag: member="stm32l1xx.h::DAC_CR_WAVE2_1" ref="ga4798bf254010b442b4ac4288c2f1b65f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0d34667f8f4b753689c8c936c28471c5"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR12L1_DACC1DHR" ref="ga0d34667f8f4b753689c8c936c28471c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 12-bit Left aligned data </p>

</div>
</div>
<a class="anchor" id="ga0f66bd794202221e1a55547673b7abab"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR12L2_DACC2DHR" ref="ga0f66bd794202221e1a55547673b7abab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 12-bit Left aligned data </p>

</div>
</div>
<a class="anchor" id="ga203db656bfef6fedee17b99fb77b1bdd"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR12LD_DACC1DHR" ref="ga203db656bfef6fedee17b99fb77b1bdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 12-bit Left aligned data </p>

</div>
</div>
<a class="anchor" id="ga8421d613b182aab8d6c58592bcda6c17"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR12LD_DACC2DHR" ref="ga8421d613b182aab8d6c58592bcda6c17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0xFFF00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 12-bit Left aligned data </p>

</div>
</div>
<a class="anchor" id="ga5295b5cb7f5d71ed2e8a310deb00013d"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR12R1_DACC1DHR" ref="ga5295b5cb7f5d71ed2e8a310deb00013d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 12-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga7506e369b37d55826042b540b10e44c7"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR12R2_DACC2DHR" ref="ga7506e369b37d55826042b540b10e44c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 12-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="gaca45719f3d365c9495bdcf6364ae59f8"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR12RD_DACC1DHR" ref="gaca45719f3d365c9495bdcf6364ae59f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 12-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga3edd68db1697af93027e05f6b764c540"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR12RD_DACC2DHR" ref="ga3edd68db1697af93027e05f6b764c540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 12-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="gae1fc9f022fe4a08f67c51646177b26cb"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR8R1_DACC1DHR" ref="gae1fc9f022fe4a08f67c51646177b26cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 8-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga7da94dc053e6637efb9ccb57b7ae481c"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR8R2_DACC2DHR" ref="ga7da94dc053e6637efb9ccb57b7ae481c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 8-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga9aee01ad181fa5b541864ed62907d70d"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR8RD_DACC1DHR" ref="ga9aee01ad181fa5b541864ed62907d70d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 8-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="gae31631eaac76ebecb059918c351ef3c9"></a><!-- doxytag: member="stm32l1xx.h::DAC_DHR8RD_DACC2DHR" ref="gae31631eaac76ebecb059918c351ef3c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 8-bit Right aligned data </p>

</div>
</div>
<a class="anchor" id="ga5b4192938e039dc25a7df8fcc5f3932a"></a><!-- doxytag: member="stm32l1xx.h::DAC_DOR1_DACC1DOR" ref="ga5b4192938e039dc25a7df8fcc5f3932a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 data output </p>

</div>
</div>
<a class="anchor" id="gacaaa39c1e82279918918b072fd56db04"></a><!-- doxytag: member="stm32l1xx.h::DAC_DOR2_DACC2DOR" ref="gacaaa39c1e82279918918b072fd56db04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 data output </p>

</div>
</div>
<a class="anchor" id="ga7d2048d6b521fb0946dc8c4e577a49c0"></a><!-- doxytag: member="stm32l1xx.h::DAC_SR_DMAUDR1" ref="ga7d2048d6b521fb0946dc8c4e577a49c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 DMA underrun flag </p>

</div>
</div>
<a class="anchor" id="gaf16e48ab85d9261c5b599c56b14aea5d"></a><!-- doxytag: member="stm32l1xx.h::DAC_SR_DMAUDR2" ref="gaf16e48ab85d9261c5b599c56b14aea5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 DMA underrun flag </p>

</div>
</div>
<a class="anchor" id="ga970ef02dffaceb35ff1dd7aceb67acdd"></a><!-- doxytag: member="stm32l1xx.h::DAC_SWTRIGR_SWTRIG1" ref="ga970ef02dffaceb35ff1dd7aceb67acdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel1 software trigger </p>

</div>
</div>
<a class="anchor" id="gaf0e53585b505d21f5c457476bd5a18f8"></a><!-- doxytag: member="stm32l1xx.h::DAC_SWTRIGR_SWTRIG2" ref="gaf0e53585b505d21f5c457476bd5a18f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC channel2 software trigger </p>

</div>
</div>
<a class="anchor" id="gae83fb5d62c6e6fa1c2fd06084528404e"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT" ref="gae83fb5d62c6e6fa1c2fd06084528404e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBUS timeout mode stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga8f6320aba695f6c3f97608e478533e96"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT" ref="ga8f6320aba695f6c3f97608e478533e96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBUS timeout mode stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="gada8989cb96dd5d6dbdaaf16e1f127c6a"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_IWDG_STOP" ref="gada8989cb96dd5d6dbdaaf16e1f127c6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Independent Watchdog stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga1e20246d389229ff46006b405bb56b1d"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_RTC_STOP" ref="ga1e20246d389229ff46006b405bb56b1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC Counter stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="gaae3c5b87084934a18748f5ec168f5aef"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_TIM2_STOP" ref="gaae3c5b87084934a18748f5ec168f5aef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM2 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga2fea6834f4ef9fc6b403cd079a001cec"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_TIM3_STOP" ref="ga2fea6834f4ef9fc6b403cd079a001cec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM3 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga7ac65bf9342bb8acbcb25938e93abc45"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_TIM4_STOP" ref="ga7ac65bf9342bb8acbcb25938e93abc45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45">DBGMCU_APB1_FZ_DBG_TIM4_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM4 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga42d29d40515d36ce6ed7e5d34ed17dcf"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_TIM5_STOP" ref="ga42d29d40515d36ce6ed7e5d34ed17dcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">DBGMCU_APB1_FZ_DBG_TIM5_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM5 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="gadea6a1e90739bcf1d0723a0566c66de7"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_TIM6_STOP" ref="gadea6a1e90739bcf1d0723a0566c66de7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM6 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="gafdade78c3d28a668f9826d0b72e5844b"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_TIM7_STOP" ref="gafdade78c3d28a668f9826d0b72e5844b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b">DBGMCU_APB1_FZ_DBG_TIM7_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM7 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga8a49d5e849185d09ee6c7594512ffe88"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB1_FZ_DBG_WWDG_STOP" ref="ga8a49d5e849185d09ee6c7594512ffe88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Window Watchdog stopped when Core is halted </p>

</div>
</div>
<a class="anchor" id="ga24d4bbf803a65e8202b0019ed0ce0ebb"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB2_FZ_DBG_TIM10_STOP" ref="ga24d4bbf803a65e8202b0019ed0ce0ebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb">DBGMCU_APB2_FZ_DBG_TIM10_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM10 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga354671c942db40e69820fd783ef955b4"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB2_FZ_DBG_TIM11_STOP" ref="ga354671c942db40e69820fd783ef955b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM11 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="gaf12c17533a1e3262ee11f760e44f5127"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_APB2_FZ_DBG_TIM9_STOP" ref="gaf12c17533a1e3262ee11f760e44f5127" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM9 counter stopped when core is halted </p>

</div>
</div>
<a class="anchor" id="ga037c80fe1d7308cee68245715ef6cd9a"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_CR_DBG_SLEEP" ref="ga037c80fe1d7308cee68245715ef6cd9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Sleep Mode </p>

</div>
</div>
<a class="anchor" id="ga107a9396d63c892a8e614897c9d0b132"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_CR_DBG_STANDBY" ref="ga107a9396d63c892a8e614897c9d0b132" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Standby mode </p>

</div>
</div>
<a class="anchor" id="gaf511f21a8de5b0b66c862915eee8bf75"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_CR_DBG_STOP" ref="gaf511f21a8de5b0b66c862915eee8bf75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Debug Stop Mode </p>

</div>
</div>
<a class="anchor" id="ga9034b6eb9d4dceadffc6a1d1959056c9"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_CR_TRACE_IOEN" ref="ga9034b6eb9d4dceadffc6a1d1959056c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trace Pin Assignment Control </p>

</div>
</div>
<a class="anchor" id="gaa1395189e10bdbc37bce9ea480e22d10"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_CR_TRACE_MODE" ref="gaa1395189e10bdbc37bce9ea480e22d10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TRACE_MODE[1:0] bits (Trace Pin Assignment Control) </p>

</div>
</div>
<a class="anchor" id="ga2d41a4027853783633d929a43f8d6d85"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_CR_TRACE_MODE_0" ref="ga2d41a4027853783633d929a43f8d6d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ba3a830051b53d43d850768242c503e"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_CR_TRACE_MODE_1" ref="ga7ba3a830051b53d43d850768242c503e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafd961fcddc40341a817a9ec85b7c80ac"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_DEV_ID" ref="gafd961fcddc40341a817a9ec85b7c80ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Identifier </p>

</div>
</div>
<a class="anchor" id="ga887eb26364a8693355024ca203323165"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID" ref="ga887eb26364a8693355024ca203323165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>REV_ID[15:0] bits (Revision Identifier) </p>

</div>
</div>
<a class="anchor" id="ga223ec71b13697d1d94ac910d74dda1a4"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_0" ref="ga223ec71b13697d1d94ac910d74dda1a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2c43be5f3bf427d9e5c5cb53c71c56c5"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_1" ref="ga2c43be5f3bf427d9e5c5cb53c71c56c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0770975f537cee88759c533cce1985c7"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_10" ref="ga0770975f537cee88759c533cce1985c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="ga217da836fc3089b44a9d9c3daff40c75"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_11" ref="ga217da836fc3089b44a9d9c3daff40c75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="gae27909354dd0b18756072ab3a3939e91"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_12" ref="gae27909354dd0b18756072ab3a3939e91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="ga300efe7db3358b63a83133901ab507ac"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_13" ref="ga300efe7db3358b63a83133901ab507ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="gaf7664e599c06b8f00398d9c84deec607"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_14" ref="gaf7664e599c06b8f00398d9c84deec607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="ga027015a672a0e61e0b8494b2f3d04c74"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_15" ref="ga027015a672a0e61e0b8494b2f3d04c74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="gafd0c09bab9658d492fadbb6d8e926ead"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_2" ref="gafd0c09bab9658d492fadbb6d8e926ead" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1591e5e3e0ac1cf9a677e4ee7de14736"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_3" ref="ga1591e5e3e0ac1cf9a677e4ee7de14736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae6c2934497d6e9611d0f0de63705a45d"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_4" ref="gae6c2934497d6e9611d0f0de63705a45d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2c2b20d6c7ba5ec12ed0aa8aacade921"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_5" ref="ga2c2b20d6c7ba5ec12ed0aa8aacade921" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga777e36bfca8dbb754b1407be5d0f712b"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_6" ref="ga777e36bfca8dbb754b1407be5d0f712b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga7ebea4db4ccddeeacfecb181ec8763e3"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_7" ref="ga7ebea4db4ccddeeacfecb181ec8763e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga1fb637a05555ad0cf9f1308184822c0a"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_8" ref="ga1fb637a05555ad0cf9f1308184822c0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="gaf24a517f96a59284e5b7c27c521050f7"></a><!-- doxytag: member="stm32l1xx.h::DBGMCU_IDCODE_REV_ID_9" ref="gaf24a517f96a59284e5b7c27c521050f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga2c008055878f08bc33b006847890ac53"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_CIRC" ref="ga2c008055878f08bc33b006847890ac53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53">DMA_CCR1_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga9512b76e871908af4777604e42676be4"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_DIR" ref="ga9512b76e871908af4777604e42676be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4">DMA_CCR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="ga387640bb30564cbc9479b9e4207d75a9"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_EN" ref="ga387640bb30564cbc9479b9e4207d75a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">DMA_CCR1_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga3f14fe0da3c0d3252002b194097108a9"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_HTIE" ref="ga3f14fe0da3c0d3252002b194097108a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9">DMA_CCR1_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga274c65bc7120061ed73fb4aca02bc1a8"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_MEM2MEM" ref="ga274c65bc7120061ed73fb4aca02bc1a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8">DMA_CCR1_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a class="anchor" id="gac0af4a5f4c3e3dab2b6d06f3c11b2882"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_MINC" ref="gac0af4a5f4c3e3dab2b6d06f3c11b2882" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">DMA_CCR1_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="gaf5f99b77927f2266f275dbbb21b1470f"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_MSIZE" ref="gaf5f99b77927f2266f275dbbb21b1470f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f">DMA_CCR1_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="gad55531c87343e2c7a0a7b463903525bc"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_MSIZE_0" ref="gad55531c87343e2c7a0a7b463903525bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc">DMA_CCR1_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1be46e87afa09b40f2efd0b00ea552cb"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_MSIZE_1" ref="ga1be46e87afa09b40f2efd0b00ea552cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb">DMA_CCR1_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga03421fb76491fccc4b1e6b469570b995"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_PINC" ref="ga03421fb76491fccc4b1e6b469570b995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995">DMA_CCR1_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga60b17026db327aaaf6368f13e6f2d358"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_PL" ref="ga60b17026db327aaaf6368f13e6f2d358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358">DMA_CCR1_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits(Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="gabcfa498b39ded500e6d2c895b26cda70"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_PL_0" ref="gabcfa498b39ded500e6d2c895b26cda70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70">DMA_CCR1_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf158a0849c5c1cb8ff35f29770c71375"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_PL_1" ref="gaf158a0849c5c1cb8ff35f29770c71375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375">DMA_CCR1_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5e7e53a0b94fa38dc14f2f9d4f99c768"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_PSIZE" ref="ga5e7e53a0b94fa38dc14f2f9d4f99c768" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">DMA_CCR1_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga4c5e8b15368d6baca1f74fabde8dab06"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_PSIZE_0" ref="ga4c5e8b15368d6baca1f74fabde8dab06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06">DMA_CCR1_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga87f1e7b62988eea6758b482ab3deb707"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_PSIZE_1" ref="ga87f1e7b62988eea6758b482ab3deb707" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707">DMA_CCR1_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gace00470cb24c0cf4e8c92541a3cc695c"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_TCIE" ref="gace00470cb24c0cf4e8c92541a3cc695c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c">DMA_CCR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga2cf72c1527c7610bcecb03816338b262"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR1_TEIE" ref="ga2cf72c1527c7610bcecb03816338b262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262">DMA_CCR1_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga8419395c2413c1c5a39293fe3c51b043"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_CIRC" ref="ga8419395c2413c1c5a39293fe3c51b043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043">DMA_CCR2_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga5bbde7db83e7bc9df673acffb5d1c6d3"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_DIR" ref="ga5bbde7db83e7bc9df673acffb5d1c6d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3">DMA_CCR2_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="gacfb96436a038c7077828511d100d4a47"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_EN" ref="gacfb96436a038c7077828511d100d4a47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47">DMA_CCR2_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="gab10c029da9cab8f0166fc0a4d386a6e1"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_HTIE" ref="gab10c029da9cab8f0166fc0a4d386a6e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1">DMA_CCR2_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga24c6020357c18552920f3a581459f9e8"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_MEM2MEM" ref="ga24c6020357c18552920f3a581459f9e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8">DMA_CCR2_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a class="anchor" id="gaae69693512a969cb7d71ffb697cc89fb"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_MINC" ref="gaae69693512a969cb7d71ffb697cc89fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb">DMA_CCR2_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="ga62b4a55399708faa6abad771fd3cff5a"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_MSIZE" ref="ga62b4a55399708faa6abad771fd3cff5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a">DMA_CCR2_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga590d9af747a3b70102c0899abbbd2930"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_MSIZE_0" ref="ga590d9af747a3b70102c0899abbbd2930" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930">DMA_CCR2_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3a602816e76397bf90f4394193065984"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_MSIZE_1" ref="ga3a602816e76397bf90f4394193065984" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984">DMA_CCR2_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga662ac6a62bd2759b8e254d979b94fd34"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_PINC" ref="ga662ac6a62bd2759b8e254d979b94fd34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34">DMA_CCR2_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga03e599da7a5da32129aaeb7b123e5c87"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_PL" ref="ga03e599da7a5da32129aaeb7b123e5c87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87">DMA_CCR2_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="gaead3fb380db524c848a31d49d7dbedcd"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_PL_0" ref="gaead3fb380db524c848a31d49d7dbedcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd">DMA_CCR2_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga80cbce6e70c5ffdf03c885791b35c116"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_PL_1" ref="ga80cbce6e70c5ffdf03c885791b35c116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116">DMA_CCR2_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0f7159145fe396545b94eab4449c6487"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_PSIZE" ref="ga0f7159145fe396545b94eab4449c6487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487">DMA_CCR2_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga9493e150e5c1946483530b346744a6f5"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_PSIZE_0" ref="ga9493e150e5c1946483530b346744a6f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5">DMA_CCR2_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga60acc9d4a361d491459dba62f820d9a4"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_PSIZE_1" ref="ga60acc9d4a361d491459dba62f820d9a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4">DMA_CCR2_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga72231403a4703c8f9b30c31519905f17"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_TCIE" ref="ga72231403a4703c8f9b30c31519905f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17">DMA_CCR2_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ransfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga39ce03a92cd76c66d01555d2a7565005"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR2_TEIE" ref="ga39ce03a92cd76c66d01555d2a7565005" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005">DMA_CCR2_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga95188ea292b73cead43bc83578818499"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_CIRC" ref="ga95188ea292b73cead43bc83578818499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499">DMA_CCR3_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga678a5d91e74ce581cba96143eff3e6f7"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_DIR" ref="ga678a5d91e74ce581cba96143eff3e6f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7">DMA_CCR3_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="ga0fa49b0ad3de90cc1c426b10cf1c191f"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_EN" ref="ga0fa49b0ad3de90cc1c426b10cf1c191f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f">DMA_CCR3_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga8119a569028b6a6ff49db72f88be1c3b"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_HTIE" ref="ga8119a569028b6a6ff49db72f88be1c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b">DMA_CCR3_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga70d1178c083a156368dc20af8f45c2e8"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_MEM2MEM" ref="ga70d1178c083a156368dc20af8f45c2e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8">DMA_CCR3_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode ****************** Bit definition for DMA_CCR4 register </p>

</div>
</div>
<a class="anchor" id="ga3e2abdd06dc67e7ce3eb58e2c1173708"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_MINC" ref="ga3e2abdd06dc67e7ce3eb58e2c1173708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708">DMA_CCR3_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="gadcb2577046f5e8dbae1752bd399c1635"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_MSIZE" ref="gadcb2577046f5e8dbae1752bd399c1635" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635">DMA_CCR3_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="gaee6efcb54d1fec2de2dd5dfc06d56203"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_MSIZE_0" ref="gaee6efcb54d1fec2de2dd5dfc06d56203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203">DMA_CCR3_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga13f2bbe729a55547ae88af0d898615ca"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_MSIZE_1" ref="ga13f2bbe729a55547ae88af0d898615ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca">DMA_CCR3_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga68902d94629100d88a45d0367f802f64"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_PINC" ref="ga68902d94629100d88a45d0367f802f64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64">DMA_CCR3_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga3882481a886166b84696ec3747a5185f"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_PL" ref="ga3882481a886166b84696ec3747a5185f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f">DMA_CCR3_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="ga946f5281d2b10185b79ad216a3a0c6bd"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_PL_0" ref="ga946f5281d2b10185b79ad216a3a0c6bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd">DMA_CCR3_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga31df7655887ca23e40918b6c73f0e79a"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_PL_1" ref="ga31df7655887ca23e40918b6c73f0e79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a">DMA_CCR3_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaae55191f69fc976c45423422fe05855"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_PSIZE" ref="gaaae55191f69fc976c45423422fe05855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855">DMA_CCR3_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga61d6c70b2dc2a536356135e5de21bbee"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_PSIZE_0" ref="ga61d6c70b2dc2a536356135e5de21bbee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee">DMA_CCR3_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1deb51665fb2061411534cedd06dbbb9"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_PSIZE_1" ref="ga1deb51665fb2061411534cedd06dbbb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9">DMA_CCR3_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadc09c8f9356f8a0d6443d7403a4d405c"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_TCIE" ref="gadc09c8f9356f8a0d6443d7403a4d405c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c">DMA_CCR3_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga8dd2fcd28d0aa8df1ca1bdd3211d455d"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR3_TEIE" ref="ga8dd2fcd28d0aa8df1ca1bdd3211d455d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">DMA_CCR3_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga275ab42b13b8a78755581808efea0fdb"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_CIRC" ref="ga275ab42b13b8a78755581808efea0fdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb">DMA_CCR4_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga8205d7602eb7d732726b9e52011e6c72"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_DIR" ref="ga8205d7602eb7d732726b9e52011e6c72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72">DMA_CCR4_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="ga03ba637aa09839dd4866d9b79da64271"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_EN" ref="ga03ba637aa09839dd4866d9b79da64271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271">DMA_CCR4_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga07b1143740ddbb57e6a88a0c1efe6f67"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_HTIE" ref="ga07b1143740ddbb57e6a88a0c1efe6f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67">DMA_CCR4_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="gabd5dfffd772e5efa02bf7206f9d01011"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_MEM2MEM" ref="gabd5dfffd772e5efa02bf7206f9d01011" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011">DMA_CCR4_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a class="anchor" id="ga390c755f21506c08ff22795ba294eb1b"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_MINC" ref="ga390c755f21506c08ff22795ba294eb1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b">DMA_CCR4_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="gaca0c3bc34f23d75850aa05254d4a43d9"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_MSIZE" ref="gaca0c3bc34f23d75850aa05254d4a43d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9">DMA_CCR4_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga6bb8ec64346554aa20529e059816ec51"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_MSIZE_0" ref="ga6bb8ec64346554aa20529e059816ec51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51">DMA_CCR4_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaeb05890600e52d6a7bcac29858ae53b7"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_MSIZE_1" ref="gaeb05890600e52d6a7bcac29858ae53b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7">DMA_CCR4_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9a3f35660940e5f9b21bfbcde24a963b"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_PINC" ref="ga9a3f35660940e5f9b21bfbcde24a963b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b">DMA_CCR4_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga438f94eb5444944e340bb5be9b4abdb0"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_PL" ref="ga438f94eb5444944e340bb5be9b4abdb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0">DMA_CCR4_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="ga14772bf86f8d00386f824a974d0930e7"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_PL_0" ref="ga14772bf86f8d00386f824a974d0930e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7">DMA_CCR4_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae28029a2215d23ef03ef29e0b096594b"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_PL_1" ref="gae28029a2215d23ef03ef29e0b096594b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b">DMA_CCR4_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf0234f5972817bd3f211a4418b960992"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_PSIZE" ref="gaf0234f5972817bd3f211a4418b960992" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992">DMA_CCR4_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga291a24527a4fd15fbb4bde1b86a9d1a1"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_PSIZE_0" ref="ga291a24527a4fd15fbb4bde1b86a9d1a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1">DMA_CCR4_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab59a122427b47da8917ec847c2a11a6d"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_PSIZE_1" ref="gab59a122427b47da8917ec847c2a11a6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d">DMA_CCR4_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0ecd535728f0a5e20acd4ca40a6e385a"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_TCIE" ref="ga0ecd535728f0a5e20acd4ca40a6e385a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a">DMA_CCR4_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga352bfbd9d24983387b21755f6680e63b"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR4_TEIE" ref="ga352bfbd9d24983387b21755f6680e63b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b">DMA_CCR4_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga2cdbfb907f2b03485e5555d986245595"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_CIRC" ref="ga2cdbfb907f2b03485e5555d986245595" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595">DMA_CCR5_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="gaf68005a27ead66cb968d430edaa766ee"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_DIR" ref="gaf68005a27ead66cb968d430edaa766ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee">DMA_CCR5_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="ga4b326a9a20d8f2ede71a1230cfc6e037"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_EN" ref="ga4b326a9a20d8f2ede71a1230cfc6e037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037">DMA_CCR5_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga707914f7d14246d7c993d24ba5d29f7f"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_HTIE" ref="ga707914f7d14246d7c993d24ba5d29f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f">DMA_CCR5_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga07bea0e12e0ac706a6f7c448124ef9a4"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_MEM2MEM" ref="ga07bea0e12e0ac706a6f7c448124ef9a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4">DMA_CCR5_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode enable </p>

</div>
</div>
<a class="anchor" id="ga96c1a50b68634e208e1635bb58abf11d"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_MINC" ref="ga96c1a50b68634e208e1635bb58abf11d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d">DMA_CCR5_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="gafbd29cd4f313c5bdd5977263443fa669"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_MSIZE" ref="gafbd29cd4f313c5bdd5977263443fa669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669">DMA_CCR5_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga078b357481a99e295deccf8fcdf47cf7"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_MSIZE_0" ref="ga078b357481a99e295deccf8fcdf47cf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7">DMA_CCR5_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4cf8c01c46bfbaa062fc98cf15ea25f7"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_MSIZE_1" ref="ga4cf8c01c46bfbaa062fc98cf15ea25f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7">DMA_CCR5_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga762ef78adaa655d9f18da462d7f80e16"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_PINC" ref="ga762ef78adaa655d9f18da462d7f80e16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16">DMA_CCR5_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga0ff8c18d3a085e78a44f45edc0b1db14"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_PL" ref="ga0ff8c18d3a085e78a44f45edc0b1db14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14">DMA_CCR5_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_PL_0" ref="gacb8a9b336b448ef4cb5cc0d1bbb5ae6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">DMA_CCR5_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga518692360d821bb30cf836e8c9558c5c"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_PL_1" ref="ga518692360d821bb30cf836e8c9558c5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c">DMA_CCR5_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1ee4f4f04c32985ad1797f9cb3164519"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_PSIZE" ref="ga1ee4f4f04c32985ad1797f9cb3164519" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519">DMA_CCR5_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga2c7ca44fb42b772ff1f75b6481a75c9c"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_PSIZE_0" ref="ga2c7ca44fb42b772ff1f75b6481a75c9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c">DMA_CCR5_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1295ed99d6e5ff626a3929ac4f79ff9d"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_PSIZE_1" ref="ga1295ed99d6e5ff626a3929ac4f79ff9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d">DMA_CCR5_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7bc3e08b6c055364158cfdbf53a18344"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_TCIE" ref="ga7bc3e08b6c055364158cfdbf53a18344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344">DMA_CCR5_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga8976e26126b10cb911e81890b94e09cb"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR5_TEIE" ref="ga8976e26126b10cb911e81890b94e09cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb">DMA_CCR5_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="gab3f17ba2bc4e54fd8f7aab802ab700c8"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_CIRC" ref="gab3f17ba2bc4e54fd8f7aab802ab700c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8">DMA_CCR6_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga99cafc3705aa4f224d1a4f804756c9f5"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_DIR" ref="ga99cafc3705aa4f224d1a4f804756c9f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5">DMA_CCR6_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="gaa390cdfed63dd4e80b9b36ff509a5e62"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_EN" ref="gaa390cdfed63dd4e80b9b36ff509a5e62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62">DMA_CCR6_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga23bae5accea3b2a305debbc7469c7863"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_HTIE" ref="ga23bae5accea3b2a305debbc7469c7863" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863">DMA_CCR6_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="gaf83d9d61b227309201fc9c6662c294d7"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_MEM2MEM" ref="gaf83d9d61b227309201fc9c6662c294d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7">DMA_CCR6_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode </p>

</div>
</div>
<a class="anchor" id="ga2da9ce010cf743a549c20cd545beb1d8"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_MINC" ref="ga2da9ce010cf743a549c20cd545beb1d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8">DMA_CCR6_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="ga05ae53e204d28c22aab4e4065cf836c8"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_MSIZE" ref="ga05ae53e204d28c22aab4e4065cf836c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8">DMA_CCR6_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga3aabd7ba4fb157fd7ee98986330a5d4c"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_MSIZE_0" ref="ga3aabd7ba4fb157fd7ee98986330a5d4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c">DMA_CCR6_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1338ae6c9e4c7b8795796136c98670a9"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_MSIZE_1" ref="ga1338ae6c9e4c7b8795796136c98670a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9">DMA_CCR6_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga772b475bf4486556456f0c915433a078"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_PINC" ref="ga772b475bf4486556456f0c915433a078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078">DMA_CCR6_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="ga9450899a6841c10c33c6de7b6ef517f9"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_PL" ref="ga9450899a6841c10c33c6de7b6ef517f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9">DMA_CCR6_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="ga32b6403dbb0eb6c75a0eb947ef8140c7"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_PL_0" ref="ga32b6403dbb0eb6c75a0eb947ef8140c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7">DMA_CCR6_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0b07ce0ad36a27a76d5c2738cfdac7ab"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_PL_1" ref="ga0b07ce0ad36a27a76d5c2738cfdac7ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab">DMA_CCR6_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga709ecd29ac92652352442978d19c0d18"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_PSIZE" ref="ga709ecd29ac92652352442978d19c0d18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18">DMA_CCR6_PSIZE</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="ga01f57663551eb1644c8dbd114f6614a0"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_PSIZE_0" ref="ga01f57663551eb1644c8dbd114f6614a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0">DMA_CCR6_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac737faa55be44e20c09343be2152538b"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_PSIZE_1" ref="gac737faa55be44e20c09343be2152538b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b">DMA_CCR6_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac7c284e6d04517cb47fd401bb02fc152"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_TCIE" ref="gac7c284e6d04517cb47fd401bb02fc152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152">DMA_CCR6_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR6_TEIE" ref="ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">DMA_CCR6_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga666b8d997ea29a9a6a1543fa66881a87"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_CIRC" ref="ga666b8d997ea29a9a6a1543fa66881a87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87">DMA_CCR7_CIRC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Circular mode </p>

</div>
</div>
<a class="anchor" id="ga171e60ec8ec8d40bd7ede02394fe462a"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_DIR" ref="ga171e60ec8ec8d40bd7ede02394fe462a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a">DMA_CCR7_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction </p>

</div>
</div>
<a class="anchor" id="gadd71615f84eb85443ca3c5a346ad941a"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_EN" ref="gadd71615f84eb85443ca3c5a346ad941a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a">DMA_CCR7_EN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel enable </p>

</div>
</div>
<a class="anchor" id="ga00add0c51b7f2be5216b4d9c9bfb482d"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_HTIE" ref="ga00add0c51b7f2be5216b4d9c9bfb482d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d">DMA_CCR7_HTIE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half Transfer interrupt enable </p>

</div>
</div>
<a class="anchor" id="gad7aec8d57e5f2c62be5cae2f8d134948"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_MEM2MEM" ref="gad7aec8d57e5f2c62be5cae2f8d134948" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948">DMA_CCR7_MEM2MEM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory to memory mode enable </p>

</div>
</div>
<a class="anchor" id="ga72f4c74798d6e3389ababb9b1c70375d"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_MINC" ref="ga72f4c74798d6e3389ababb9b1c70375d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d">DMA_CCR7_MINC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory increment mode </p>

</div>
</div>
<a class="anchor" id="ga980efc51623b9dc2bc7377a6fa340a6b"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_MSIZE" ref="ga980efc51623b9dc2bc7377a6fa340a6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b">DMA_CCR7_MSIZE</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSIZE[1:0] bits (Memory size) </p>

</div>
</div>
<a class="anchor" id="ga78a8c4240d456e518aaf7524e06c9c54"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_MSIZE_0" ref="ga78a8c4240d456e518aaf7524e06c9c54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54">DMA_CCR7_MSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4bdd0a51f96b2bfd2bf9c9259e93a506"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_MSIZE_1" ref="ga4bdd0a51f96b2bfd2bf9c9259e93a506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506">DMA_CCR7_MSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1db13905f5813f7e63009c463d9784cf"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_PINC" ref="ga1db13905f5813f7e63009c463d9784cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf">DMA_CCR7_PINC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral increment mode </p>

</div>
</div>
<a class="anchor" id="gacfb0ffacc49baf0a87ec97964c29a801"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_PL" ref="gacfb0ffacc49baf0a87ec97964c29a801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801">DMA_CCR7_PL</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PL[1:0] bits (Channel Priority level) </p>

</div>
</div>
<a class="anchor" id="ga1ea041c610341674d5f3c0dec6474769"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_PL_0" ref="ga1ea041c610341674d5f3c0dec6474769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769">DMA_CCR7_PL_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad83de368de49aee0b03a5b180671974c"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_PL_1" ref="gad83de368de49aee0b03a5b180671974c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c">DMA_CCR7_PL_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga543e1c261e0338c6353ce200db71ca16"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_PSIZE" ref="ga543e1c261e0338c6353ce200db71ca16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16">DMA_CCR7_PSIZE</a>&#160;&#160;&#160;,         ((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSIZE[1:0] bits (Peripheral size) </p>

</div>
</div>
<a class="anchor" id="gac22fc178469ac49b63892b777d01bf18"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_PSIZE_0" ref="gac22fc178469ac49b63892b777d01bf18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18">DMA_CCR7_PSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga17b93563b085e30086a6959311ef8556"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_PSIZE_1" ref="ga17b93563b085e30086a6959311ef8556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556">DMA_CCR7_PSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9ee626e57a25d83365bb9977473fac64"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_TCIE" ref="ga9ee626e57a25d83365bb9977473fac64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64">DMA_CCR7_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer complete interrupt enable </p>

</div>
</div>
<a class="anchor" id="gaeb8b8909af2a6f397cfa9a0db25578e9"></a><!-- doxytag: member="stm32l1xx.h::DMA_CCR7_TEIE" ref="gaeb8b8909af2a6f397cfa9a0db25578e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9">DMA_CCR7_TEIE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transfer error interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga4dc4e0220aa1355af31da320adc46e19"></a><!-- doxytag: member="stm32l1xx.h::DMA_CMAR1_MA" ref="ga4dc4e0220aa1355af31da320adc46e19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">DMA_CMAR1_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga87bdf41371b8840c67eef7d9709e251e"></a><!-- doxytag: member="stm32l1xx.h::DMA_CMAR2_MA" ref="ga87bdf41371b8840c67eef7d9709e251e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">DMA_CMAR2_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga28ac1f8f47528eab9454472a30998285"></a><!-- doxytag: member="stm32l1xx.h::DMA_CMAR3_MA" ref="ga28ac1f8f47528eab9454472a30998285" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">DMA_CMAR3_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga579544b63b9c56bd70218902594313f6"></a><!-- doxytag: member="stm32l1xx.h::DMA_CMAR4_MA" ref="ga579544b63b9c56bd70218902594313f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">DMA_CMAR4_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga76beec8af3bd0ceb2905c24fa00a957c"></a><!-- doxytag: member="stm32l1xx.h::DMA_CMAR5_MA" ref="ga76beec8af3bd0ceb2905c24fa00a957c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">DMA_CMAR5_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga88187cb1bd9385601fce4fe69a420cad"></a><!-- doxytag: member="stm32l1xx.h::DMA_CMAR6_MA" ref="ga88187cb1bd9385601fce4fe69a420cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">DMA_CMAR6_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga511636b3a71aaa2ae4ced1b30b3e805a"></a><!-- doxytag: member="stm32l1xx.h::DMA_CMAR7_MA" ref="ga511636b3a71aaa2ae4ced1b30b3e805a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">DMA_CMAR7_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Address </p>

</div>
</div>
<a class="anchor" id="ga4a8da69a5631e89e54b5d138b8c0a139"></a><!-- doxytag: member="stm32l1xx.h::DMA_CNDTR1_NDT" ref="ga4a8da69a5631e89e54b5d138b8c0a139" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">DMA_CNDTR1_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga5c9b2052eb35128233d719f6b4ec995d"></a><!-- doxytag: member="stm32l1xx.h::DMA_CNDTR2_NDT" ref="ga5c9b2052eb35128233d719f6b4ec995d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">DMA_CNDTR2_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga10d1cb5b77051c2e845033d77970fe61"></a><!-- doxytag: member="stm32l1xx.h::DMA_CNDTR3_NDT" ref="ga10d1cb5b77051c2e845033d77970fe61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">DMA_CNDTR3_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="gab5c5291e36f5610b6fbc06a9a28baa2b"></a><!-- doxytag: member="stm32l1xx.h::DMA_CNDTR4_NDT" ref="gab5c5291e36f5610b6fbc06a9a28baa2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">DMA_CNDTR4_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="gaffaace354e7c939d6b199d639a24bbb6"></a><!-- doxytag: member="stm32l1xx.h::DMA_CNDTR5_NDT" ref="gaffaace354e7c939d6b199d639a24bbb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">DMA_CNDTR5_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga35dcc846e8e088220e6555d7388b8199"></a><!-- doxytag: member="stm32l1xx.h::DMA_CNDTR6_NDT" ref="ga35dcc846e8e088220e6555d7388b8199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">DMA_CNDTR6_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga7063058cc300e14d1b90c0469eb4688a"></a><!-- doxytag: member="stm32l1xx.h::DMA_CNDTR7_NDT" ref="ga7063058cc300e14d1b90c0469eb4688a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">DMA_CNDTR7_NDT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of data to Transfer </p>

</div>
</div>
<a class="anchor" id="ga110deb1459d00898cbf29d06405cc09e"></a><!-- doxytag: member="stm32l1xx.h::DMA_CPAR1_PA" ref="ga110deb1459d00898cbf29d06405cc09e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">DMA_CPAR1_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="gadf0272feeaba4aaf2dc745d21c6dab22"></a><!-- doxytag: member="stm32l1xx.h::DMA_CPAR2_PA" ref="gadf0272feeaba4aaf2dc745d21c6dab22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">DMA_CPAR2_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="gafb41094cbcf1cac82c20e55433bba245"></a><!-- doxytag: member="stm32l1xx.h::DMA_CPAR3_PA" ref="gafb41094cbcf1cac82c20e55433bba245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">DMA_CPAR3_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga5d96976601824fef159e69bf0c96f6ff"></a><!-- doxytag: member="stm32l1xx.h::DMA_CPAR4_PA" ref="ga5d96976601824fef159e69bf0c96f6ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">DMA_CPAR4_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga26c22b129c9ca957e053d69c7b01dc94"></a><!-- doxytag: member="stm32l1xx.h::DMA_CPAR5_PA" ref="ga26c22b129c9ca957e053d69c7b01dc94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">DMA_CPAR5_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga545c0999ca0bdb03c3e7e1cbc48959ee"></a><!-- doxytag: member="stm32l1xx.h::DMA_CPAR6_PA" ref="ga545c0999ca0bdb03c3e7e1cbc48959ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">DMA_CPAR6_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga0d017e6632afe7a578d1206009cccc26"></a><!-- doxytag: member="stm32l1xx.h::DMA_CPAR7_PA" ref="ga0d017e6632afe7a578d1206009cccc26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">DMA_CPAR7_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Address </p>

</div>
</div>
<a class="anchor" id="ga75ad797334d9fb70750ace14b16e0122"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CGIF1" ref="ga75ad797334d9fb70750ace14b16e0122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Global interrupt clearr </p>

</div>
</div>
<a class="anchor" id="gab907e446bbf1e1400dc5fdbd929d0e5f"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CGIF2" ref="gab907e446bbf1e1400dc5fdbd929d0e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga0d98e88c334091e20e931372646a6b0d"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CGIF3" ref="ga0d98e88c334091e20e931372646a6b0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga73d22139e4567c89e2afcb4aef71104c"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CGIF4" ref="ga73d22139e4567c89e2afcb4aef71104c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga943245d2a8300854d53fd07bb957a6fc"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CGIF5" ref="ga943245d2a8300854d53fd07bb957a6fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga7fc61098c5cf9a7d53ddcb155e34c984"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CGIF6" ref="ga7fc61098c5cf9a7d53ddcb155e34c984" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="gaad9f01dfeb289156448f5a5a0ad54099"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CGIF7" ref="gaad9f01dfeb289156448f5a5a0ad54099" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Global interrupt clear </p>

</div>
</div>
<a class="anchor" id="ga66e9aa2475130fbf63db304ceea019eb"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CHTIF1" ref="ga66e9aa2475130fbf63db304ceea019eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga3e769c78024a22b4d1f528ce03ccc760"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CHTIF2" ref="ga3e769c78024a22b4d1f528ce03ccc760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga2dea86ca2ec8aa945b840f2c1866e1f6"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CHTIF3" ref="ga2dea86ca2ec8aa945b840f2c1866e1f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga950664b81ec2d4d843f89ef102107d7b"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CHTIF4" ref="ga950664b81ec2d4d843f89ef102107d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga3c23c727a4dbbc45a356c8418299275d"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CHTIF5" ref="ga3c23c727a4dbbc45a356c8418299275d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="gae67273db02ffd8f2bfe0a5c93e9282a4"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CHTIF6" ref="gae67273db02ffd8f2bfe0a5c93e9282a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="gaa7378f7a26730bfd5c950b7c7efb9272"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CHTIF7" ref="gaa7378f7a26730bfd5c950b7c7efb9272" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Half Transfer clear </p>

</div>
</div>
<a class="anchor" id="ga60085fa798cf77f80365839e7d88c8f1"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTCIF1" ref="ga60085fa798cf77f80365839e7d88c8f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="ga8505b947a04834750e164dc320dfae09"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTCIF2" ref="ga8505b947a04834750e164dc320dfae09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="gaccb4c0c5e0f2e01dec12ba366b83cb4d"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTCIF3" ref="gaccb4c0c5e0f2e01dec12ba366b83cb4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="ga34b431fd4e034f8333e44594712f75eb"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTCIF4" ref="ga34b431fd4e034f8333e44594712f75eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="gaae4c7d1d10beb535aec39de9a8bdc327"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTCIF5" ref="gaae4c7d1d10beb535aec39de9a8bdc327" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="gac3dca486df2f235aac8f3975f5f4ab75"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTCIF6" ref="gac3dca486df2f235aac8f3975f5f4ab75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="gac26181e8c2bd1fddc1e774cb7b621e5b"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTCIF7" ref="gac26181e8c2bd1fddc1e774cb7b621e5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Transfer Complete clear </p>

</div>
</div>
<a class="anchor" id="ga989699cace2fa87efa867b825c1deb29"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTEIF1" ref="ga989699cace2fa87efa867b825c1deb29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga4abb0afb7dbe362c150bf80c4c751a67"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTEIF2" ref="ga4abb0afb7dbe362c150bf80c4c751a67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga59bad79f1ae37b69b048834808e8d067"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTEIF3" ref="ga59bad79f1ae37b69b048834808e8d067" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga6fdda8f7f2507c1d3988c7310a35d46c"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTEIF4" ref="ga6fdda8f7f2507c1d3988c7310a35d46c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga6ec6326d337a773b4ced9d8a680c05a9"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTEIF5" ref="ga6ec6326d337a773b4ced9d8a680c05a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga1e523c5cbf5594ffe8540c317bce6933"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTEIF6" ref="ga1e523c5cbf5594ffe8540c317bce6933" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga4076bf1ed67fb39d4a0175e5943d5f2d"></a><!-- doxytag: member="stm32l1xx.h::DMA_IFCR_CTEIF7" ref="ga4076bf1ed67fb39d4a0175e5943d5f2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Transfer Error clear </p>

</div>
</div>
<a class="anchor" id="ga3475228c998897d0f408a4c5da066186"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_GIF1" ref="ga3475228c998897d0f408a4c5da066186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga44fa823dbb15b829621961efc60d6a95"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_GIF2" ref="ga44fa823dbb15b829621961efc60d6a95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="gacb0bd8fb0e580688c5cf617b618bbc17"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_GIF3" ref="gacb0bd8fb0e580688c5cf617b618bbc17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="gaf4f69823d44810c353af1f0a89eaf180"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_GIF4" ref="gaf4f69823d44810c353af1f0a89eaf180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga83d4d9cba635d1e33e3477b773379cfd"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_GIF5" ref="ga83d4d9cba635d1e33e3477b773379cfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="gac55f4836aa8e6cfc9bdcadfabf65b5d8"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_GIF6" ref="gac55f4836aa8e6cfc9bdcadfabf65b5d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga86f178e879b2d8ceeea351e4750272dd"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_GIF7" ref="ga86f178e879b2d8ceeea351e4750272dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Global interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga5f83359698adf05854b55705f78d8a5c"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_HTIF1" ref="ga5f83359698adf05854b55705f78d8a5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga8ee1947aef188f437f37d3ff444f8646"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_HTIF2" ref="ga8ee1947aef188f437f37d3ff444f8646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga53bb9a00737c52faffaaa91ff08b34a1"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_HTIF3" ref="ga53bb9a00737c52faffaaa91ff08b34a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga684cf326c770f1ab21c604a5f62907ad"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_HTIF4" ref="ga684cf326c770f1ab21c604a5f62907ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga3d1f2b8c82b1e20b4311af8ca9576736"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_HTIF5" ref="ga3d1f2b8c82b1e20b4311af8ca9576736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga41b6d9787aeff76a51581d9488b4604f"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_HTIF6" ref="ga41b6d9787aeff76a51581d9488b4604f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga769016c2b0bf22ff3ad6967b3dc0e2bb"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_HTIF7" ref="ga769016c2b0bf22ff3ad6967b3dc0e2bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Half Transfer flag </p>

</div>
</div>
<a class="anchor" id="ga1a1522414af27c7fff2cc27edac1d680"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TCIF1" ref="ga1a1522414af27c7fff2cc27edac1d680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga631741eb4843eda3578808a3d8b527b2"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TCIF2" ref="ga631741eb4843eda3578808a3d8b527b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga28664595df654d9d8052fb6f9cc48495"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TCIF3" ref="ga28664595df654d9d8052fb6f9cc48495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="gad7d4e46949a35cf037a303bd65a0c87a"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TCIF4" ref="gad7d4e46949a35cf037a303bd65a0c87a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga5ea57d09f13edbd6ad8afe9465e0fa70"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TCIF5" ref="ga5ea57d09f13edbd6ad8afe9465e0fa70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga2d76395cf6c6ef50e05c96d7ae723058"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TCIF6" ref="ga2d76395cf6c6ef50e05c96d7ae723058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga4528af54928542c09502c01827418732"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TCIF7" ref="ga4528af54928542c09502c01827418732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Transfer Complete flag </p>

</div>
</div>
<a class="anchor" id="ga26bfd55e965445ae253a5c5fa8f1769a"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TEIF1" ref="ga26bfd55e965445ae253a5c5fa8f1769a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 1 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="ga5bcd07efcadd5fef598edec1cca70e38"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TEIF2" ref="ga5bcd07efcadd5fef598edec1cca70e38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 2 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="gaa624379143a2535d7a60d87d59834d10"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TEIF3" ref="gaa624379143a2535d7a60d87d59834d10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 3 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="ga12fcc1471918f3e7b293b2d825177253"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TEIF4" ref="ga12fcc1471918f3e7b293b2d825177253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 4 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="ga42f9b12c4c80cbb7cd0f94f139c73de3"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TEIF5" ref="ga42f9b12c4c80cbb7cd0f94f139c73de3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 5 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="gae47d914969922381708ae06c1c71123a"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TEIF6" ref="gae47d914969922381708ae06c1c71123a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 6 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="gaf8333b3c78b7d0a07bd4b1e91e902b31"></a><!-- doxytag: member="stm32l1xx.h::DMA_ISR_TEIF7" ref="gaf8333b3c78b7d0a07bd4b1e91e902b31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel 7 Transfer Error flag </p>

</div>
</div>
<a class="anchor" id="ga515c0dc6d2472e06a89e4bb19725e8f3"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR0" ref="ga515c0dc6d2472e06a89e4bb19725e8f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 0 </p>

</div>
</div>
<a class="anchor" id="ga6d88e7c10e5985fa425ea7ab4fe4c3e5"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR1" ref="ga6d88e7c10e5985fa425ea7ab4fe4c3e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 1 </p>

</div>
</div>
<a class="anchor" id="gaf342d34ed1b8e4aa916bf49e30c2a234"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR10" ref="gaf342d34ed1b8e4aa916bf49e30c2a234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 10 </p>

</div>
</div>
<a class="anchor" id="ga9ec516af1de770c82c3c9c458cbc0172"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR11" ref="ga9ec516af1de770c82c3c9c458cbc0172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 11 </p>

</div>
</div>
<a class="anchor" id="ga15732553e5b0de9f58180a0b024d4cad"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR12" ref="ga15732553e5b0de9f58180a0b024d4cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 12 </p>

</div>
</div>
<a class="anchor" id="ga9fd2ec6472e46869956acb28f5e1b55f"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR13" ref="ga9fd2ec6472e46869956acb28f5e1b55f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 13 </p>

</div>
</div>
<a class="anchor" id="gaecf5890ea71eea034ec1cd9e96284f89"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR14" ref="gaecf5890ea71eea034ec1cd9e96284f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 14 </p>

</div>
</div>
<a class="anchor" id="ga7a7bacc32351a36aefcd5614abc76ae3"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR15" ref="ga7a7bacc32351a36aefcd5614abc76ae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 15 </p>

</div>
</div>
<a class="anchor" id="ga34b1a6934265da759bc061f73d5d1374"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR16" ref="ga34b1a6934265da759bc061f73d5d1374" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 16 </p>

</div>
</div>
<a class="anchor" id="ga6a30aa20cf475eecf7e15171e83035e4"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR17" ref="ga6a30aa20cf475eecf7e15171e83035e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 17 </p>

</div>
</div>
<a class="anchor" id="ga25eee729b57b4c78a0613c184fc539e5"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR18" ref="ga25eee729b57b4c78a0613c184fc539e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 18 </p>

</div>
</div>
<a class="anchor" id="gaaeababa85e5ebe6aa93d011d83fd7994"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR19" ref="gaaeababa85e5ebe6aa93d011d83fd7994" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 19 </p>

</div>
</div>
<a class="anchor" id="ga460d5d4c0b53bcc04d5804e1204ded21"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR2" ref="ga460d5d4c0b53bcc04d5804e1204ded21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 2 </p>

</div>
</div>
<a class="anchor" id="ga047743f042d00f058dd8cf199c92fbfa"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR20" ref="ga047743f042d00f058dd8cf199c92fbfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">EXTI_EMR_MR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 20 </p>

</div>
</div>
<a class="anchor" id="ga935956e41524c1f96d208f63a699377a"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR21" ref="ga935956e41524c1f96d208f63a699377a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 21 </p>

</div>
</div>
<a class="anchor" id="ga8fbc202d80be3899d867a0b74abad813"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR22" ref="ga8fbc202d80be3899d867a0b74abad813" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 22 </p>

</div>
</div>
<a class="anchor" id="gab08ac6b29d8a15fc593950600753b8ee"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR23" ref="gab08ac6b29d8a15fc593950600753b8ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 23 </p>

</div>
</div>
<a class="anchor" id="ga73944983ce5a6bde9dc172b4f483898c"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR3" ref="ga73944983ce5a6bde9dc172b4f483898c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 3 </p>

</div>
</div>
<a class="anchor" id="gab80f809ead83e747677a31c80c6aae03"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR4" ref="gab80f809ead83e747677a31c80c6aae03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 4 </p>

</div>
</div>
<a class="anchor" id="ga65976f75b703f740dea3562ba3b8db59"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR5" ref="ga65976f75b703f740dea3562ba3b8db59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 5 </p>

</div>
</div>
<a class="anchor" id="gaea480bd932cd1fa0904f5eb1caee9a12"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR6" ref="gaea480bd932cd1fa0904f5eb1caee9a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 6 </p>

</div>
</div>
<a class="anchor" id="gadbb27ff8664928994ef96f87052d14be"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR7" ref="gadbb27ff8664928994ef96f87052d14be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 7 </p>

</div>
</div>
<a class="anchor" id="ga4ed4b371da871ffd0cc12ee00147282f"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR8" ref="ga4ed4b371da871ffd0cc12ee00147282f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 8 </p>

</div>
</div>
<a class="anchor" id="ga109af342179fff1fccfdde582834867a"></a><!-- doxytag: member="stm32l1xx.h::EXTI_EMR_MR9" ref="ga109af342179fff1fccfdde582834867a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Mask on line 9 </p>

</div>
</div>
<a class="anchor" id="gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR0" ref="gacfb6fa5ae3fcaf08aec6d86c3bfefa4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 0 </p>

</div>
</div>
<a class="anchor" id="gac287be3bd3bad84aed48603dbe8bd4ed"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR1" ref="gac287be3bd3bad84aed48603dbe8bd4ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 1 </p>

</div>
</div>
<a class="anchor" id="gac9a2b80699a213f0d2b03658f21ad643"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR10" ref="gac9a2b80699a213f0d2b03658f21ad643" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 10 </p>

</div>
</div>
<a class="anchor" id="ga6c74d4d520406a14c517784cdd5fc6ef"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR11" ref="ga6c74d4d520406a14c517784cdd5fc6ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 11 </p>

</div>
</div>
<a class="anchor" id="ga3992511ec1785bdf107873b139d74245"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR12" ref="ga3992511ec1785bdf107873b139d74245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 12 </p>

</div>
</div>
<a class="anchor" id="ga0714519a1edcba4695f92f1bba70e825"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR13" ref="ga0714519a1edcba4695f92f1bba70e825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 13 </p>

</div>
</div>
<a class="anchor" id="ga5b92577e64a95ef2069f1a56176d35ff"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR14" ref="ga5b92577e64a95ef2069f1a56176d35ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 14 </p>

</div>
</div>
<a class="anchor" id="ga2a6cc515f13ffe1a3620d06fa08addc7"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR15" ref="ga2a6cc515f13ffe1a3620d06fa08addc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 15 </p>

</div>
</div>
<a class="anchor" id="gaa1b4b850094ccc48790a1e4616ceebd2"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR16" ref="gaa1b4b850094ccc48790a1e4616ceebd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 16 </p>

</div>
</div>
<a class="anchor" id="ga009e618c9563b3a8dcaec493006115c7"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR17" ref="ga009e618c9563b3a8dcaec493006115c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 17 </p>

</div>
</div>
<a class="anchor" id="ga405285cdc474ee20085b17ef1f61517e"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR18" ref="ga405285cdc474ee20085b17ef1f61517e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 18 </p>

</div>
</div>
<a class="anchor" id="ga1277527e2fa727fdec2dcc7a300ea1af"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR19" ref="ga1277527e2fa727fdec2dcc7a300ea1af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 19 </p>

</div>
</div>
<a class="anchor" id="ga9c4503803cbe1933cd35519cfc809041"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR2" ref="ga9c4503803cbe1933cd35519cfc809041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 2 </p>

</div>
</div>
<a class="anchor" id="gae185289c161b407cdcd5ca185aca5477"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR20" ref="gae185289c161b407cdcd5ca185aca5477" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 20 </p>

</div>
</div>
<a class="anchor" id="ga04957f9a7aa38bc50d6ac9340697a826"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR21" ref="ga04957f9a7aa38bc50d6ac9340697a826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 21 </p>

</div>
</div>
<a class="anchor" id="gaa7931f3a5864584bc80de7ab3455517e"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR22" ref="gaa7931f3a5864584bc80de7ab3455517e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 22 </p>

</div>
</div>
<a class="anchor" id="ga8b61d843ead0dd9d2d7f5fdce934726c"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR23" ref="ga8b61d843ead0dd9d2d7f5fdce934726c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c">EXTI_FTSR_TR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 23 </p>

</div>
</div>
<a class="anchor" id="ga23593d2b8a9ec0147bab28765af30e1f"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR3" ref="ga23593d2b8a9ec0147bab28765af30e1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 3 </p>

</div>
</div>
<a class="anchor" id="gaa77211bfa8f4d77cf373296954dad6b2"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR4" ref="gaa77211bfa8f4d77cf373296954dad6b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 4 </p>

</div>
</div>
<a class="anchor" id="ga903f9b080c5971dd5d7935e5b87886e2"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR5" ref="ga903f9b080c5971dd5d7935e5b87886e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 5 </p>

</div>
</div>
<a class="anchor" id="gae8527cce22f69e02a08ed67a67f8e5ca"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR6" ref="gae8527cce22f69e02a08ed67a67f8e5ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 6 </p>

</div>
</div>
<a class="anchor" id="gaf408315e497b902922a9bf40a4c6f567"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR7" ref="gaf408315e497b902922a9bf40a4c6f567" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 7 </p>

</div>
</div>
<a class="anchor" id="ga00f1bded4d121e21116627b8e80784fc"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR8" ref="ga00f1bded4d121e21116627b8e80784fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 8 </p>

</div>
</div>
<a class="anchor" id="ga89f0c4de2b6acb75302d206b697f83ef"></a><!-- doxytag: member="stm32l1xx.h::EXTI_FTSR_TR9" ref="ga89f0c4de2b6acb75302d206b697f83ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Falling trigger event configuration bit of line 9 </p>

</div>
</div>
<a class="anchor" id="gad03b2ba6cde99065627fccabd54ac097"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR0" ref="gad03b2ba6cde99065627fccabd54ac097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 0 </p>

</div>
</div>
<a class="anchor" id="gaaaf3f9a86c620149893db38c83f8ba58"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR1" ref="gaaaf3f9a86c620149893db38c83f8ba58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 1 </p>

</div>
</div>
<a class="anchor" id="ga5fd7db9a1ce82c152ca7bc6fddf31366"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR10" ref="ga5fd7db9a1ce82c152ca7bc6fddf31366" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 10 </p>

</div>
</div>
<a class="anchor" id="ga68cfe8fe938fcb0fc6925bf493ccfaa7"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR11" ref="ga68cfe8fe938fcb0fc6925bf493ccfaa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 11 </p>

</div>
</div>
<a class="anchor" id="gad21caf923d2083fb106852493667c16e"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR12" ref="gad21caf923d2083fb106852493667c16e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 12 </p>

</div>
</div>
<a class="anchor" id="ga5e1938a063c48d7d6504cb32f7965c0e"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR13" ref="ga5e1938a063c48d7d6504cb32f7965c0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 13 </p>

</div>
</div>
<a class="anchor" id="gab8827cee06670f256bc8f6301bea9cab"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR14" ref="gab8827cee06670f256bc8f6301bea9cab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 14 </p>

</div>
</div>
<a class="anchor" id="ga88d9990be7f8f9e530a9f930a365fa44"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR15" ref="ga88d9990be7f8f9e530a9f930a365fa44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 15 </p>

</div>
</div>
<a class="anchor" id="ga7419f78ed9044bdd237b452ef49e1b7f"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR16" ref="ga7419f78ed9044bdd237b452ef49e1b7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 16 </p>

</div>
</div>
<a class="anchor" id="ga4489fa85d1552b8f40faed93483a5d35"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR17" ref="ga4489fa85d1552b8f40faed93483a5d35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 17 </p>

</div>
</div>
<a class="anchor" id="ga05e16f2cda40cca58a45458cc44d510f"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR18" ref="ga05e16f2cda40cca58a45458cc44d510f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 18 </p>

</div>
</div>
<a class="anchor" id="gad47f7a023cbba165dfb95845d3c8c55c"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR19" ref="gad47f7a023cbba165dfb95845d3c8c55c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 19 </p>

</div>
</div>
<a class="anchor" id="ga71604d1c29973c5e2bf69c8e94e89f67"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR2" ref="ga71604d1c29973c5e2bf69c8e94e89f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 2 </p>

</div>
</div>
<a class="anchor" id="ga4aee679baf5820e1666b60e48a64cafa"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR20" ref="ga4aee679baf5820e1666b60e48a64cafa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">EXTI_IMR_MR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 20 </p>

</div>
</div>
<a class="anchor" id="ga3cc7e64c45d273ca7396ac1e0ce38c36"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR21" ref="ga3cc7e64c45d273ca7396ac1e0ce38c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 21 </p>

</div>
</div>
<a class="anchor" id="ga2aec84941d816be18a1607b6ee25acb1"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR22" ref="ga2aec84941d816be18a1607b6ee25acb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 22 </p>

</div>
</div>
<a class="anchor" id="gaad03e0ffe4e9aba719518244adfd7a96"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR23" ref="gaad03e0ffe4e9aba719518244adfd7a96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 23 </p>

</div>
</div>
<a class="anchor" id="ga5edd42f9b2129c18cfa3c3598dcd1134"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR3" ref="ga5edd42f9b2129c18cfa3c3598dcd1134" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 3 </p>

</div>
</div>
<a class="anchor" id="ga23e920ad334439cd2ad4d683054914e3"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR4" ref="ga23e920ad334439cd2ad4d683054914e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 4 </p>

</div>
</div>
<a class="anchor" id="ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR5" ref="ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 5 </p>

</div>
</div>
<a class="anchor" id="ga5533c8ec796e3bbc9dc4474376056e06"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR6" ref="ga5533c8ec796e3bbc9dc4474376056e06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 6 </p>

</div>
</div>
<a class="anchor" id="gab620165d3fea1c564fcf1016805a1a8e"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR7" ref="gab620165d3fea1c564fcf1016805a1a8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 7 </p>

</div>
</div>
<a class="anchor" id="ga88e8b274e4398fdcb1c68da2b6320d5b"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR8" ref="ga88e8b274e4398fdcb1c68da2b6320d5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 8 </p>

</div>
</div>
<a class="anchor" id="gaf4d177dcf33bb9a34f8590ec509746e8"></a><!-- doxytag: member="stm32l1xx.h::EXTI_IMR_MR9" ref="gaf4d177dcf33bb9a34f8590ec509746e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask on line 9 </p>

</div>
</div>
<a class="anchor" id="ga6da1c8a465606de1f90a74d369fbf25a"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR0" ref="ga6da1c8a465606de1f90a74d369fbf25a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4b9b5f97edeccf442998a65b19e77f25"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR1" ref="ga4b9b5f97edeccf442998a65b19e77f25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1ef8e9c691b95763007ed228e98fa108"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR10" ref="ga1ef8e9c691b95763007ed228e98fa108" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 10 </p>

</div>
</div>
<a class="anchor" id="ga144f1a41abb7b87a1619c15ba5fb548b"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR11" ref="ga144f1a41abb7b87a1619c15ba5fb548b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 11 </p>

</div>
</div>
<a class="anchor" id="gae1a68025056b8c84bb13635af5e2a07c"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR12" ref="gae1a68025056b8c84bb13635af5e2a07c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 12 </p>

</div>
</div>
<a class="anchor" id="ga3471c79d5b19813785387504a1a5f0c4"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR13" ref="ga3471c79d5b19813785387504a1a5f0c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 13 </p>

</div>
</div>
<a class="anchor" id="gae5396ec2dbbee9d7585224fa12273598"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR14" ref="gae5396ec2dbbee9d7585224fa12273598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 14 </p>

</div>
</div>
<a class="anchor" id="ga149f9d9d6c1aab867734b59db1117c41"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR15" ref="ga149f9d9d6c1aab867734b59db1117c41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 15 </p>

</div>
</div>
<a class="anchor" id="gaa47e5b07d5a407198e09f05262f18bba"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR16" ref="gaa47e5b07d5a407198e09f05262f18bba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 16 </p>

</div>
</div>
<a class="anchor" id="gadbc7d82eb61e2adf0a955ef0cc97690f"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR17" ref="gadbc7d82eb61e2adf0a955ef0cc97690f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 17 </p>

</div>
</div>
<a class="anchor" id="ga541810a93fbf4cdd9b39f2717f37240d"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR18" ref="ga541810a93fbf4cdd9b39f2717f37240d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 18 </p>

</div>
</div>
<a class="anchor" id="ga41e43af631a30492e09e5fd5c50f47f5"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR19" ref="ga41e43af631a30492e09e5fd5c50f47f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 19 </p>

</div>
</div>
<a class="anchor" id="ga085d2105381752a0aadc9be5a93ea665"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR2" ref="ga085d2105381752a0aadc9be5a93ea665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 2 </p>

</div>
</div>
<a class="anchor" id="ga39358e6261a245eba447dfc1a1842e32"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR20" ref="ga39358e6261a245eba447dfc1a1842e32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 20 </p>

</div>
</div>
<a class="anchor" id="gac14b609a68b5c4cb4a20fb24e34954df"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR21" ref="gac14b609a68b5c4cb4a20fb24e34954df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 21 </p>

</div>
</div>
<a class="anchor" id="ga8199f21c468deeb2685865c26770ac07"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR22" ref="ga8199f21c468deeb2685865c26770ac07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 22 </p>

</div>
</div>
<a class="anchor" id="ga3b2845a72f30844d1b0e32e1ba843cc7"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR23" ref="ga3b2845a72f30844d1b0e32e1ba843cc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7">EXTI_PR_PR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 23 </p>

</div>
</div>
<a class="anchor" id="ga064dab3e0d5689b92125713100555ce0"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR3" ref="ga064dab3e0d5689b92125713100555ce0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 3 </p>

</div>
</div>
<a class="anchor" id="ga14f73b3693b3353a006d360cb8fd2ddc"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR4" ref="ga14f73b3693b3353a006d360cb8fd2ddc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 4 </p>

</div>
</div>
<a class="anchor" id="ga319e167fa6e112061997d9a8d79f02f8"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR5" ref="ga319e167fa6e112061997d9a8d79f02f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 5 </p>

</div>
</div>
<a class="anchor" id="gaf6f47cd1f602692258985784ed5e8e76"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR6" ref="gaf6f47cd1f602692258985784ed5e8e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 6 </p>

</div>
</div>
<a class="anchor" id="gaa17ea7e3fb89e98fd6a232f453fcff9e"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR7" ref="gaa17ea7e3fb89e98fd6a232f453fcff9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 7 </p>

</div>
</div>
<a class="anchor" id="gaa82e0dcb4961a32a9b7ebdf30493156d"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR8" ref="gaa82e0dcb4961a32a9b7ebdf30493156d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 8 </p>

</div>
</div>
<a class="anchor" id="ga2fcc64f03d79af531febc077f45c48eb"></a><!-- doxytag: member="stm32l1xx.h::EXTI_PR_PR9" ref="ga2fcc64f03d79af531febc077f45c48eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending bit 9 </p>

</div>
</div>
<a class="anchor" id="gadb1823a87cd797a6066681a3256cecc6"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR0" ref="gadb1823a87cd797a6066681a3256cecc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 0 </p>

</div>
</div>
<a class="anchor" id="ga1c42cc3763c52d1061b32219fc441566"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR1" ref="ga1c42cc3763c52d1061b32219fc441566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 1 </p>

</div>
</div>
<a class="anchor" id="gaa29df7ddbd067889992eb60ecddce0e4"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR10" ref="gaa29df7ddbd067889992eb60ecddce0e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 10 </p>

</div>
</div>
<a class="anchor" id="ga8cf7a92cdb61b3f8cf6eec9513317ab7"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR11" ref="ga8cf7a92cdb61b3f8cf6eec9513317ab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 11 </p>

</div>
</div>
<a class="anchor" id="ga0423be12bfb13f34eec9656d6d274e04"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR12" ref="ga0423be12bfb13f34eec9656d6d274e04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 12 </p>

</div>
</div>
<a class="anchor" id="ga5d5ef451fd76dc0fa9c76d7c520d8f12"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR13" ref="ga5d5ef451fd76dc0fa9c76d7c520d8f12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 13 </p>

</div>
</div>
<a class="anchor" id="ga95b0d883fa0fbc49105bda5596463cda"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR14" ref="ga95b0d883fa0fbc49105bda5596463cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 14 </p>

</div>
</div>
<a class="anchor" id="ga4fe54b09102a18676829c0bafb0aead2"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR15" ref="ga4fe54b09102a18676829c0bafb0aead2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 15 </p>

</div>
</div>
<a class="anchor" id="gae8e4fb52990f0fa3fb9bed5b74f1a589"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR16" ref="gae8e4fb52990f0fa3fb9bed5b74f1a589" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 16 </p>

</div>
</div>
<a class="anchor" id="gad0a8fcb63516a4ed0d91b556f696f806"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR17" ref="gad0a8fcb63516a4ed0d91b556f696f806" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 17 </p>

</div>
</div>
<a class="anchor" id="gaca4223b8c4bc8726ac96ec64837f7b62"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR18" ref="gaca4223b8c4bc8726ac96ec64837f7b62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 18 </p>

</div>
</div>
<a class="anchor" id="ga40a722b0c36e832f619b2136f1510b3e"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR19" ref="ga40a722b0c36e832f619b2136f1510b3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 19 </p>

</div>
</div>
<a class="anchor" id="ga1c073b519f09b130e4ab4039823e290c"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR2" ref="ga1c073b519f09b130e4ab4039823e290c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 2 </p>

</div>
</div>
<a class="anchor" id="ga076319b89121213ea97b4767182b17bd"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR20" ref="ga076319b89121213ea97b4767182b17bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 20 </p>

</div>
</div>
<a class="anchor" id="ga5b1fd6472c3739cb5d21ba25bb6f745d"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR21" ref="ga5b1fd6472c3739cb5d21ba25bb6f745d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 21 </p>

</div>
</div>
<a class="anchor" id="gaca577c5c1742e043ed5e0a2ffcc88f82"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR22" ref="gaca577c5c1742e043ed5e0a2ffcc88f82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 22 </p>

</div>
</div>
<a class="anchor" id="ga11744e9be9f49d12b8c315ef54efda91"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR23" ref="ga11744e9be9f49d12b8c315ef54efda91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91">EXTI_RTSR_TR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 23 </p>

</div>
</div>
<a class="anchor" id="ga090f295579a774c215585a55e5066b11"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR3" ref="ga090f295579a774c215585a55e5066b11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 3 </p>

</div>
</div>
<a class="anchor" id="gabce4722e99e3f44d40bfb6afb63444cc"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR4" ref="gabce4722e99e3f44d40bfb6afb63444cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 4 </p>

</div>
</div>
<a class="anchor" id="gac57b970ebc88f7bb015119ece9dd32de"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR5" ref="gac57b970ebc88f7bb015119ece9dd32de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 5 </p>

</div>
</div>
<a class="anchor" id="gaccc2212ce653d34cf48446ae0a68bed6"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR6" ref="gaccc2212ce653d34cf48446ae0a68bed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 6 </p>

</div>
</div>
<a class="anchor" id="gad380a0bc59524f4a0846a0b91d3c65c1"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR7" ref="gad380a0bc59524f4a0846a0b91d3c65c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 7 </p>

</div>
</div>
<a class="anchor" id="ga26cd6a5115b0bbe113f39545bff1ee39"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR8" ref="ga26cd6a5115b0bbe113f39545bff1ee39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 8 </p>

</div>
</div>
<a class="anchor" id="ga3127246b2db3571b00c6af2453941d17"></a><!-- doxytag: member="stm32l1xx.h::EXTI_RTSR_TR9" ref="ga3127246b2db3571b00c6af2453941d17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rising trigger event configuration bit of line 9 </p>

</div>
</div>
<a class="anchor" id="gaa6df16d2e8010a2897888a4acf19cee3"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER0" ref="gaa6df16d2e8010a2897888a4acf19cee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 0 </p>

</div>
</div>
<a class="anchor" id="gaeb0c3fa5a03204d743ae92ff925421ae"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER1" ref="gaeb0c3fa5a03204d743ae92ff925421ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 1 </p>

</div>
</div>
<a class="anchor" id="gae9d8691936b6cd80ff8e18c0bfe271d7"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER10" ref="gae9d8691936b6cd80ff8e18c0bfe271d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 10 </p>

</div>
</div>
<a class="anchor" id="ga7ab9fea9935608ec8ee7fb1e1ae049e7"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER11" ref="ga7ab9fea9935608ec8ee7fb1e1ae049e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 11 </p>

</div>
</div>
<a class="anchor" id="ga5d67869db50c848f57633ebf00566539"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER12" ref="ga5d67869db50c848f57633ebf00566539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 12 </p>

</div>
</div>
<a class="anchor" id="ga930a1d03fe3c32bd65a336ccee418826"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER13" ref="ga930a1d03fe3c32bd65a336ccee418826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 13 </p>

</div>
</div>
<a class="anchor" id="gad5d645db667cd63d1a9b91963c543a4b"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER14" ref="gad5d645db667cd63d1a9b91963c543a4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 14 </p>

</div>
</div>
<a class="anchor" id="ga0b9e64d5a1779371fa4678713ab18e08"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER15" ref="ga0b9e64d5a1779371fa4678713ab18e08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 15 </p>

</div>
</div>
<a class="anchor" id="ga55b528743b11f4ab93ae97ee2e639b5b"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER16" ref="ga55b528743b11f4ab93ae97ee2e639b5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 16 </p>

</div>
</div>
<a class="anchor" id="ga0da944251419887af3a87c86080fb455"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER17" ref="ga0da944251419887af3a87c86080fb455" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 17 </p>

</div>
</div>
<a class="anchor" id="gab07aefbb7a8a18c9338b49d3b10ff068"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER18" ref="gab07aefbb7a8a18c9338b49d3b10ff068" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 18 </p>

</div>
</div>
<a class="anchor" id="gaab7c48ac5522385cdb1d7882985f909b"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER19" ref="gaab7c48ac5522385cdb1d7882985f909b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 19 </p>

</div>
</div>
<a class="anchor" id="ga6bea1dbaf71e830dd357135524166f4c"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER2" ref="ga6bea1dbaf71e830dd357135524166f4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 2 </p>

</div>
</div>
<a class="anchor" id="gaac71bf967ecd31eaa57ba4064877a75b"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER20" ref="gaac71bf967ecd31eaa57ba4064877a75b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 20 </p>

</div>
</div>
<a class="anchor" id="ga23b409de4bca55f1f16cd309e58e88e6"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER21" ref="ga23b409de4bca55f1f16cd309e58e88e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 21 </p>

</div>
</div>
<a class="anchor" id="gad6bd7759b8d48c722f05ea3d2e64fc02"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER22" ref="gad6bd7759b8d48c722f05ea3d2e64fc02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 22 </p>

</div>
</div>
<a class="anchor" id="ga9f0d9fe21d5923032c4c8f49b15e5456"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER23" ref="ga9f0d9fe21d5923032c4c8f49b15e5456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456">EXTI_SWIER_SWIER23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 23 </p>

</div>
</div>
<a class="anchor" id="ga37395ac6729647ab5ee1fa4ca086c08a"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER3" ref="ga37395ac6729647ab5ee1fa4ca086c08a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 3 </p>

</div>
</div>
<a class="anchor" id="gab051808f7a1ed9aaf43a3df90fc6a575"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER4" ref="gab051808f7a1ed9aaf43a3df90fc6a575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 4 </p>

</div>
</div>
<a class="anchor" id="gaa5b4ace22acacac13ce106b2063a3977"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER5" ref="gaa5b4ace22acacac13ce106b2063a3977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 5 </p>

</div>
</div>
<a class="anchor" id="gad8ad0142288597993852e4cf350f61ed"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER6" ref="gad8ad0142288597993852e4cf350f61ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 6 </p>

</div>
</div>
<a class="anchor" id="gabdf8eab3e32cc03ca71f519a9111e28f"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER7" ref="gabdf8eab3e32cc03ca71f519a9111e28f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 7 </p>

</div>
</div>
<a class="anchor" id="ga5e83a373926804449d500b115e9090ce"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER8" ref="ga5e83a373926804449d500b115e9090ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 8 </p>

</div>
</div>
<a class="anchor" id="gab102aa929ffe463ffe9f2db651704a61"></a><!-- doxytag: member="stm32l1xx.h::EXTI_SWIER_SWIER9" ref="gab102aa929ffe463ffe9f2db651704a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Interrupt on line 9 </p>

</div>
</div>
<a class="anchor" id="gac469106633ce3df56306668ff4da0451"></a><!-- doxytag: member="stm32l1xx.h::FLASH_ACR_ACC64" ref="gac469106633ce3df56306668ff4da0451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">FLASH_ACR_ACC64</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Access 64 bits </p>

</div>
</div>
<a class="anchor" id="gaef5e44cbb084160a6004ca9951ec7318"></a><!-- doxytag: member="stm32l1xx.h::FLASH_ACR_LATENCY" ref="gaef5e44cbb084160a6004ca9951ec7318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Latency </p>

</div>
</div>
<a class="anchor" id="ga082e7e91fffee86db39676396d01a8e0"></a><!-- doxytag: member="stm32l1xx.h::FLASH_ACR_PRFTEN" ref="ga082e7e91fffee86db39676396d01a8e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prefetch Buffer Enable </p>

</div>
</div>
<a class="anchor" id="ga28e344e1a7d1c78c8c9b22e83cb96cda"></a><!-- doxytag: member="stm32l1xx.h::FLASH_ACR_RUN_PD" ref="ga28e344e1a7d1c78c8c9b22e83cb96cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda">FLASH_ACR_RUN_PD</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash mode during RUN mode </p>

</div>
</div>
<a class="anchor" id="gaabe351b40c2a8d34733c07234d3bcba4"></a><!-- doxytag: member="stm32l1xx.h::FLASH_ACR_SLEEP_PD" ref="gaabe351b40c2a8d34733c07234d3bcba4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4">FLASH_ACR_SLEEP_PD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash mode during sleep mode </p>

</div>
</div>
<a class="anchor" id="ga7be924b0f54da2b7d2806d994e246057"></a><!-- doxytag: member="stm32l1xx.h::FLASH_OBR_BOR_LEV" ref="ga7be924b0f54da2b7d2806d994e246057" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7be924b0f54da2b7d2806d994e246057">FLASH_OBR_BOR_LEV</a>&#160;&#160;&#160;((uint16_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BOR_LEV[3:0] Brown Out Reset Threshold Level </p>

</div>
</div>
<a class="anchor" id="gaecbb0d905783c45eedfcc51230f9226b"></a><!-- doxytag: member="stm32l1xx.h::FLASH_OBR_IWDG_SW" ref="gaecbb0d905783c45eedfcc51230f9226b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IWDG_SW </p>

</div>
</div>
<a class="anchor" id="ga4f75e0af64c5616887a9455e965c24e8"></a><!-- doxytag: member="stm32l1xx.h::FLASH_OBR_nRST_BFB2" ref="ga4f75e0af64c5616887a9455e965c24e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f75e0af64c5616887a9455e965c24e8">FLASH_OBR_nRST_BFB2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BFB2 </p>

</div>
</div>
<a class="anchor" id="ga3d863a776a1d5a136e267bac209f6a85"></a><!-- doxytag: member="stm32l1xx.h::FLASH_OBR_nRST_STDBY" ref="ga3d863a776a1d5a136e267bac209f6a85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>nRST_STDBY </p>

</div>
</div>
<a class="anchor" id="ga8e84d6c706420de2335619043a06760d"></a><!-- doxytag: member="stm32l1xx.h::FLASH_OBR_nRST_STOP" ref="ga8e84d6c706420de2335619043a06760d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>nRST_STOP </p>

</div>
</div>
<a class="anchor" id="ga052763d6c2daf0a422577a6c8a0be977"></a><!-- doxytag: member="stm32l1xx.h::FLASH_OBR_RDPRT" ref="ga052763d6c2daf0a422577a6c8a0be977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a>&#160;&#160;&#160;((uint16_t)0x000000AA)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Protection </p>

</div>
</div>
<a class="anchor" id="ga1585552c59923cb1e1979cdfdc77b991"></a><!-- doxytag: member="stm32l1xx.h::FLASH_OBR_USER" ref="ga1585552c59923cb1e1979cdfdc77b991" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;((uint32_t)0x00700000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User Option Bytes </p>

</div>
</div>
<a class="anchor" id="ga8b8c555ae65817c33733f3bbbacf111d"></a><!-- doxytag: member="stm32l1xx.h::FLASH_OPTKEYR_OPTKEYR" ref="ga8b8c555ae65817c33733f3bbbacf111d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option bytes matrix Key </p>

</div>
</div>
<a class="anchor" id="gab21bd32bce722ad27d2a62672a0b87ff"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PDKEYR_PDKEYR" ref="gab21bd32bce722ad27d2a62672a0b87ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab21bd32bce722ad27d2a62672a0b87ff">FLASH_PDKEYR_PDKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FLASH_PEC and data matrix Key </p>

</div>
</div>
<a class="anchor" id="ga4f5a8350de3e2f0406e7a579eb3c2130"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_DATA" ref="ga4f5a8350de3e2f0406e7a579eb3c2130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130">FLASH_PECR_DATA</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data matrix selection </p>

</div>
</div>
<a class="anchor" id="ga3c2cb29eb967e20a8a7fc479f79f79b2"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_EOPIE" ref="ga3c2cb29eb967e20a8a7fc479f79f79b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2">FLASH_PECR_EOPIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of programming interrupt </p>

</div>
</div>
<a class="anchor" id="ga128efc0f20664bb224c7615c38df0b1e"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_ERASE" ref="ga128efc0f20664bb224c7615c38df0b1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e">FLASH_PECR_ERASE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Page erasing mode </p>

</div>
</div>
<a class="anchor" id="ga3b0d22c92f0036684b38aa94bdcf62a1"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_ERRIE" ref="ga3b0d22c92f0036684b38aa94bdcf62a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1">FLASH_PECR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error interrupt </p>

</div>
</div>
<a class="anchor" id="gab9370b44d7ee96fe73762748a969c383"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_FPRG" ref="gab9370b44d7ee96fe73762748a969c383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383">FLASH_PECR_FPRG</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fast Page/Half Page programming mode </p>

</div>
</div>
<a class="anchor" id="ga96fabb6c304216a854d59ffda3b09051"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_FTDW" ref="ga96fabb6c304216a854d59ffda3b09051" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96fabb6c304216a854d59ffda3b09051">FLASH_PECR_FTDW</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fixed Time Data write for Word/Half Word/Byte programming </p>

</div>
</div>
<a class="anchor" id="gabf8c586fac8b614a4d175ff5a8b9c99b"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_OBL_LAUNCH" ref="gabf8c586fac8b614a4d175ff5a8b9c99b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b">FLASH_PECR_OBL_LAUNCH</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Launch the option byte loading </p>

</div>
</div>
<a class="anchor" id="ga3783636399a047352ef5a6d2512fef0b"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_OPTLOCK" ref="ga3783636399a047352ef5a6d2512fef0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b">FLASH_PECR_OPTLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option byte matrix Lock </p>

</div>
</div>
<a class="anchor" id="ga5102bfaac2fb827781436acee8638257"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_PARALLBANK" ref="ga5102bfaac2fb827781436acee8638257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5102bfaac2fb827781436acee8638257">FLASH_PECR_PARALLBANK</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parallel Bank mode </p>

</div>
</div>
<a class="anchor" id="ga57b9734b1bb6d826db68d77faa16e128"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_PELOCK" ref="ga57b9734b1bb6d826db68d77faa16e128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128">FLASH_PECR_PELOCK</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FLASH_PECR and Flash data Lock </p>

</div>
</div>
<a class="anchor" id="gae01a7e37d1e2933eb0afbd6cf7e60c0a"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_PRGLOCK" ref="gae01a7e37d1e2933eb0afbd6cf7e60c0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a">FLASH_PECR_PRGLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Program matrix Lock </p>

</div>
</div>
<a class="anchor" id="ga7851ae5665e63fb1bdf453a6b537037b"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PECR_PROG" ref="ga7851ae5665e63fb1bdf453a6b537037b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b">FLASH_PECR_PROG</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Program matrix selection </p>

</div>
</div>
<a class="anchor" id="ga486dbdfa8f561a533aad1fb0abaa06cd"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PEKEYR_PEKEYR" ref="ga486dbdfa8f561a533aad1fb0abaa06cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd">FLASH_PEKEYR_PEKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FLASH_PEC and data matrix Key </p>

</div>
</div>
<a class="anchor" id="gad941ae0a8c092d4ca8e359acf85ea24e"></a><!-- doxytag: member="stm32l1xx.h::FLASH_PRGKEYR_PRGKEYR" ref="gad941ae0a8c092d4ca8e359acf85ea24e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad941ae0a8c092d4ca8e359acf85ea24e">FLASH_PRGKEYR_PRGKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Program matrix Key </p>

</div>
</div>
<a class="anchor" id="ga4b86181a96fd2f1cc3828e9d8d83d368"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_BSY" ref="ga4b86181a96fd2f1cc3828e9d8d83d368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Busy </p>

</div>
</div>
<a class="anchor" id="gacd0141a93ef59ccddaf5b7af9bd9003a"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_ENHV" ref="gacd0141a93ef59ccddaf5b7af9bd9003a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd0141a93ef59ccddaf5b7af9bd9003a">FLASH_SR_ENHV</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End of high voltage </p>

</div>
</div>
<a class="anchor" id="gae1301c6b487cfefa247c54a576a0c12b"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_EOP" ref="gae1301c6b487cfefa247c54a576a0c12b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>End Of Programming </p>

</div>
</div>
<a class="anchor" id="ga9c4f055b363ae642d291d73a68eb787d"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_OPTVERR" ref="ga9c4f055b363ae642d291d73a68eb787d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d">FLASH_SR_OPTVERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option validity error </p>

</div>
</div>
<a class="anchor" id="ga1ea5a1af21c2ba9b6758fa86b17df0a7"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_OPTVERRUSR" ref="ga1ea5a1af21c2ba9b6758fa86b17df0a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea5a1af21c2ba9b6758fa86b17df0a7">FLASH_SR_OPTVERRUSR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option User validity error </p>

</div>
</div>
<a class="anchor" id="gac98c2458e114e7f419f3222673878ce0"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_PGAERR" ref="gac98c2458e114e7f419f3222673878ce0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Programming Alignment Error </p>

</div>
</div>
<a class="anchor" id="ga3a9a57932b1be3b873c7629d3c2fef4f"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_READY" ref="ga3a9a57932b1be3b873c7629d3c2fef4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f">FLASH_SR_READY</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash ready after low power mode </p>

</div>
</div>
<a class="anchor" id="ga16d3e511fc0a438812ae9bb44e93e387"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_SIZERR" ref="ga16d3e511fc0a438812ae9bb44e93e387" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387">FLASH_SR_SIZERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Size error </p>

</div>
</div>
<a class="anchor" id="gabf6f52f59b01530928d747cf32bd4d01"></a><!-- doxytag: member="stm32l1xx.h::FLASH_SR_WRPERR" ref="gabf6f52f59b01530928d747cf32bd4d01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write protected error </p>

</div>
</div>
<a class="anchor" id="gae679750359efe8ad28dabb98d5f2b849"></a><!-- doxytag: member="stm32l1xx.h::FLASH_WRPR1_WRP" ref="gae679750359efe8ad28dabb98d5f2b849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae679750359efe8ad28dabb98d5f2b849">FLASH_WRPR1_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Protect </p>

</div>
</div>
<a class="anchor" id="gaab61ca49d4a96a6a9c46fb656eac8187"></a><!-- doxytag: member="stm32l1xx.h::FLASH_WRPR2_WRP" ref="gaab61ca49d4a96a6a9c46fb656eac8187" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab61ca49d4a96a6a9c46fb656eac8187">FLASH_WRPR2_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Protect </p>

</div>
</div>
<a class="anchor" id="ga1d3842e780ec47c1127de0ed4a93821d"></a><!-- doxytag: member="stm32l1xx.h::FLASH_WRPR_WRP" ref="ga1d3842e780ec47c1127de0ed4a93821d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Protect </p>

</div>
</div>
<a class="anchor" id="gaf5673d96c0fb27c7faed335e05ad41c1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_ASYNCWAIT" ref="gaf5673d96c0fb27c7faed335e05ad41c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a class="anchor" id="ga94857a0177ae12f1172da65d8708ae97"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_BURSTEN" ref="ga94857a0177ae12f1172da65d8708ae97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a class="anchor" id="ga015672f5aa2132a55e316f5b7a577174"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_CBURSTRW" ref="ga015672f5aa2132a55e316f5b7a577174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a class="anchor" id="ga7936ff74a1cfba880a9b5bc943dc8661"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_EXTMOD" ref="ga7936ff74a1cfba880a9b5bc943dc8661" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a class="anchor" id="ga14aaca2a8bccab73c7726cf73ee9be16"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_FACCEN" ref="ga14aaca2a8bccab73c7726cf73ee9be16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a class="anchor" id="gad154cab86ce34cebfe1f76e5c2f78e61"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_MBKEN" ref="gad154cab86ce34cebfe1f76e5c2f78e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="ga9bab7a47703902d187502ac765ebb05d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_MTYP" ref="ga9bab7a47703902d187502ac765ebb05d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a class="anchor" id="ga29b921567bd5a422c51f9a0f426ac3f6"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_MTYP_0" ref="ga29b921567bd5a422c51f9a0f426ac3f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">FSMC_BCR1_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3fe2fd14b3c0d88aecfb9cf5b44995a0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_MTYP_1" ref="ga3fe2fd14b3c0d88aecfb9cf5b44995a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">FSMC_BCR1_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga28dd9f93d8687cdc08745df9fcc38e89"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_MUXEN" ref="ga28dd9f93d8687cdc08745df9fcc38e89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a class="anchor" id="gaa12297787a0580fedbd5244f0caa0a76"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_MWID" ref="gaa12297787a0580fedbd5244f0caa0a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a class="anchor" id="ga1a6fe3b4b28a31c4bbf26a838695fd0c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_MWID_0" ref="ga1a6fe3b4b28a31c4bbf26a838695fd0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">FSMC_BCR1_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga65592a6a20efa6aed5b59fe1eba508d8"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_MWID_1" ref="ga65592a6a20efa6aed5b59fe1eba508d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">FSMC_BCR1_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga141a337e3f1479e79d62b567ba685bcf"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_WAITCFG" ref="ga141a337e3f1479e79d62b567ba685bcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a class="anchor" id="gabe4611a02a4fa635b66d5b5e52328fc5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_WAITEN" ref="gabe4611a02a4fa635b66d5b5e52328fc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a class="anchor" id="ga57dbc565fbc7d8ec20fda7ef0da30df4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_WAITPOL" ref="ga57dbc565fbc7d8ec20fda7ef0da30df4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a class="anchor" id="gad215e95feee8339393bd93a2bcea11f1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_WRAPMOD" ref="gad215e95feee8339393bd93a2bcea11f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a class="anchor" id="gaa7349a91da7ba38277a068f4e8eea314"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR1_WREN" ref="gaa7349a91da7ba38277a068f4e8eea314" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a class="anchor" id="gad45d1b552ba61ccbb1dc4ebfc556285a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_ASYNCWAIT" ref="gad45d1b552ba61ccbb1dc4ebfc556285a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">FSMC_BCR2_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a class="anchor" id="ga0d8202b9b40d3912a6294fe2a0e28ebf"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_BURSTEN" ref="ga0d8202b9b40d3912a6294fe2a0e28ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">FSMC_BCR2_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a class="anchor" id="gae64b1874f1ab83a1d0224cb66e504dff"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_CBURSTRW" ref="gae64b1874f1ab83a1d0224cb66e504dff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">FSMC_BCR2_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a class="anchor" id="ga76d3e5d899ba2399d3318da577d58ac6"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_EXTMOD" ref="ga76d3e5d899ba2399d3318da577d58ac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">FSMC_BCR2_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a class="anchor" id="ga7a4e1ad30533ab54b45987cab30d51a0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_FACCEN" ref="ga7a4e1ad30533ab54b45987cab30d51a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">FSMC_BCR2_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a class="anchor" id="gad9c99df3c6cebc68f6695ad7bc13f717"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_MBKEN" ref="gad9c99df3c6cebc68f6695ad7bc13f717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">FSMC_BCR2_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="gabdf82247710aaeff72fb37113bff3daf"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_MTYP" ref="gabdf82247710aaeff72fb37113bff3daf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">FSMC_BCR2_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a class="anchor" id="gac595e1e3045aad0b379367f47bf10a84"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_MTYP_0" ref="gac595e1e3045aad0b379367f47bf10a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">FSMC_BCR2_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8b9e5b00171ea739ba67a627a2484f47"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_MTYP_1" ref="ga8b9e5b00171ea739ba67a627a2484f47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">FSMC_BCR2_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9f65c4348ab55c12695730bde8be8986"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_MUXEN" ref="ga9f65c4348ab55c12695730bde8be8986" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">FSMC_BCR2_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a class="anchor" id="ga4099746e30f71a98ea71d1048a5d028a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_MWID" ref="ga4099746e30f71a98ea71d1048a5d028a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">FSMC_BCR2_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a class="anchor" id="ga8501d3ce728f6a074061294a9e5a54cf"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_MWID_0" ref="ga8501d3ce728f6a074061294a9e5a54cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">FSMC_BCR2_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga74276c5828d545cf4b2db2d568c60627"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_MWID_1" ref="ga74276c5828d545cf4b2db2d568c60627" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">FSMC_BCR2_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5141640b4dcb78a524740b681819f9f1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_WAITCFG" ref="ga5141640b4dcb78a524740b681819f9f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">FSMC_BCR2_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a class="anchor" id="gad015d2aa1c58b48681f35a4f92eaf7f7"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_WAITEN" ref="gad015d2aa1c58b48681f35a4f92eaf7f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">FSMC_BCR2_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a class="anchor" id="gaa0f59e7aa2664f9c767ce22bec369698"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_WAITPOL" ref="gaa0f59e7aa2664f9c767ce22bec369698" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">FSMC_BCR2_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a class="anchor" id="ga9e93e4e902a636d4d75a1fd7e884afea"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_WRAPMOD" ref="ga9e93e4e902a636d4d75a1fd7e884afea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">FSMC_BCR2_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a class="anchor" id="gad446f2fcb7909b80a8c1731141be5186"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR2_WREN" ref="gad446f2fcb7909b80a8c1731141be5186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">FSMC_BCR2_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a class="anchor" id="ga9e16fb6b68a8adb7722871ccdd2d9a44"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_ASYNCWAIT" ref="ga9e16fb6b68a8adb7722871ccdd2d9a44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">FSMC_BCR3_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a class="anchor" id="gad9badf60f5caa010e041d66d40af596a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_BURSTEN" ref="gad9badf60f5caa010e041d66d40af596a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">FSMC_BCR3_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a class="anchor" id="ga70c6da37696af84767f82efd0df3a7da"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_CBURSTRW" ref="ga70c6da37696af84767f82efd0df3a7da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">FSMC_BCR3_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a class="anchor" id="ga6ab23550b17dca7ede57f8b5ef05f2e7"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_EXTMOD" ref="ga6ab23550b17dca7ede57f8b5ef05f2e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">FSMC_BCR3_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a class="anchor" id="ga380c39b95426ac9a18c70e3f56016c81"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_FACCEN" ref="ga380c39b95426ac9a18c70e3f56016c81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">FSMC_BCR3_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a class="anchor" id="ga0d7810ad338086a1ec9b15f339ed6f4d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_MBKEN" ref="ga0d7810ad338086a1ec9b15f339ed6f4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">FSMC_BCR3_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="ga319fb6069b651eb947b4d0ba3c9f6196"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_MTYP" ref="ga319fb6069b651eb947b4d0ba3c9f6196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">FSMC_BCR3_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a class="anchor" id="gaf33b80510e653dd32de2ae1ec1a1dfb5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_MTYP_0" ref="gaf33b80510e653dd32de2ae1ec1a1dfb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">FSMC_BCR3_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2a038553e3a30df4b6e331cad504069b"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_MTYP_1" ref="ga2a038553e3a30df4b6e331cad504069b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">FSMC_BCR3_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadaae648c8591e7650cba828910638d3d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_MUXEN" ref="gadaae648c8591e7650cba828910638d3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">FSMC_BCR3_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a class="anchor" id="ga51097cfe8d4263a30d292e7e9dc73cd2"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_MWID" ref="ga51097cfe8d4263a30d292e7e9dc73cd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">FSMC_BCR3_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a class="anchor" id="ga373b764c1a4104300eb587aa4510c1f1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_MWID_0" ref="ga373b764c1a4104300eb587aa4510c1f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">FSMC_BCR3_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga43c7292c185269cc11d986f3ae0ceb24"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_MWID_1" ref="ga43c7292c185269cc11d986f3ae0ceb24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">FSMC_BCR3_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab845515c37adae28d0e1452596cca7ea"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_WAITCFG" ref="gab845515c37adae28d0e1452596cca7ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">FSMC_BCR3_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a class="anchor" id="ga9665b36b791862c464f07ad49dea315c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_WAITEN" ref="ga9665b36b791862c464f07ad49dea315c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">FSMC_BCR3_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a class="anchor" id="gabbca3d0aa315f3e9bc6bacf244bdb747"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_WAITPOL" ref="gabbca3d0aa315f3e9bc6bacf244bdb747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">FSMC_BCR3_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait signal polarity bit. </p>

</div>
</div>
<a class="anchor" id="ga44fc6e205695d39b63c0f5b18c3cd214"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_WRAPMOD" ref="ga44fc6e205695d39b63c0f5b18c3cd214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">FSMC_BCR3_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a class="anchor" id="ga22c9b0145aa62cafd915a4c7da1931b5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR3_WREN" ref="ga22c9b0145aa62cafd915a4c7da1931b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">FSMC_BCR3_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a class="anchor" id="ga158eeaca2258bc25beae918d01e01dd8"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_ASYNCWAIT" ref="ga158eeaca2258bc25beae918d01e01dd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">FSMC_BCR4_ASYNCWAIT</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Asynchronous wait </p>

</div>
</div>
<a class="anchor" id="ga2c6ffdcee5dc3de1402bd8b644d6ecf4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_BURSTEN" ref="ga2c6ffdcee5dc3de1402bd8b644d6ecf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">FSMC_BCR4_BURSTEN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Burst enable bit </p>

</div>
</div>
<a class="anchor" id="ga19293300b8230e38afa1c16c526b3f29"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_CBURSTRW" ref="ga19293300b8230e38afa1c16c526b3f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">FSMC_BCR4_CBURSTRW</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write burst enable </p>

</div>
</div>
<a class="anchor" id="ga6794966a05855913923294f5c2ab69ed"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_EXTMOD" ref="ga6794966a05855913923294f5c2ab69ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">FSMC_BCR4_EXTMOD</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended mode enable </p>

</div>
</div>
<a class="anchor" id="gabf769d7958a8c610ccca912600e61f30"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_FACCEN" ref="gabf769d7958a8c610ccca912600e61f30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">FSMC_BCR4_FACCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash access enable </p>

</div>
</div>
<a class="anchor" id="ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_MBKEN" ref="ga9a1ea2c2967cda7ef1597c4fb1a9dd9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">FSMC_BCR4_MBKEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory bank enable bit </p>

</div>
</div>
<a class="anchor" id="ga1f9bf2c236b772e76174aff4388a1b6f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_MTYP" ref="ga1f9bf2c236b772e76174aff4388a1b6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">FSMC_BCR4_MTYP</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MTYP[1:0] bits (Memory type) </p>

</div>
</div>
<a class="anchor" id="ga66d358ec27a34fe13131d852b950643e"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_MTYP_0" ref="ga66d358ec27a34fe13131d852b950643e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">FSMC_BCR4_MTYP_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaac5abffefdc124215182346aba701183"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_MTYP_1" ref="gaac5abffefdc124215182346aba701183" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">FSMC_BCR4_MTYP_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga92d644d34b59762d0b48f7784d3aed4b"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_MUXEN" ref="ga92d644d34b59762d0b48f7784d3aed4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">FSMC_BCR4_MUXEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address/data multiplexing enable bit </p>

</div>
</div>
<a class="anchor" id="ga5c4ce32ca454c42344cfe73f71abd274"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_MWID" ref="ga5c4ce32ca454c42344cfe73f71abd274" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">FSMC_BCR4_MWID</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MWID[1:0] bits (Memory data bus width) </p>

</div>
</div>
<a class="anchor" id="ga1c8f397cfb1f07421abeaf3060f7a329"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_MWID_0" ref="ga1c8f397cfb1f07421abeaf3060f7a329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">FSMC_BCR4_MWID_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf5cd3a31190eb0cea8a72b55d8369970"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_MWID_1" ref="gaf5cd3a31190eb0cea8a72b55d8369970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">FSMC_BCR4_MWID_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga11c35ab0ee9ee23a5352218b4b84a258"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_WAITCFG" ref="ga11c35ab0ee9ee23a5352218b4b84a258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">FSMC_BCR4_WAITCFG</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait timing configuration </p>

</div>
</div>
<a class="anchor" id="ga458727d27c2bc7cede05f6537bfc1bd8"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_WAITEN" ref="ga458727d27c2bc7cede05f6537bfc1bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">FSMC_BCR4_WAITEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait enable bit </p>

</div>
</div>
<a class="anchor" id="ga485976f8857949064d060374031cad3d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_WAITPOL" ref="ga485976f8857949064d060374031cad3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">FSMC_BCR4_WAITPOL</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wait signal polarity bit </p>

</div>
</div>
<a class="anchor" id="gaa35333cfffc35c7948ee0aa0e5672c3c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_WRAPMOD" ref="gaa35333cfffc35c7948ee0aa0e5672c3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">FSMC_BCR4_WRAPMOD</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wrapped burst mode support </p>

</div>
</div>
<a class="anchor" id="gadf2eef4eb8e6bb99cace5145b6ad09ee"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BCR4_WREN" ref="gadf2eef4eb8e6bb99cace5145b6ad09ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">FSMC_BCR4_WREN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write enable bit </p>

</div>
</div>
<a class="anchor" id="ga027548b6b5971a2c56558932c956fa4c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ACCMOD" ref="ga027548b6b5971a2c56558932c956fa4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">FSMC_BTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="gaf77aa4936dc4f35d1b426d147c643c80"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ACCMOD_0" ref="gaf77aa4936dc4f35d1b426d147c643c80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">FSMC_BTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7b336cf3ae23cfda19895927b63af558"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ACCMOD_1" ref="ga7b336cf3ae23cfda19895927b63af558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">FSMC_BTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadc4a3860c48a62ff0290622e1937072d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDHLD" ref="gadc4a3860c48a62ff0290622e1937072d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">FSMC_BTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="ga222a16d5a1a8deebaf39a96d94d3c3f0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDHLD_0" ref="ga222a16d5a1a8deebaf39a96d94d3c3f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">FSMC_BTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5ad1f9164644c4ff4c6ae5a655478abc"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDHLD_1" ref="ga5ad1f9164644c4ff4c6ae5a655478abc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">FSMC_BTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3f9d68df0fd84b77342a565e9faad929"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDHLD_2" ref="ga3f9d68df0fd84b77342a565e9faad929" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">FSMC_BTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6e88e45163e76f529b5a94937526f45c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDHLD_3" ref="ga6e88e45163e76f529b5a94937526f45c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">FSMC_BTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab457e5d3a33d80db3ad070b1cf57669a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDSET" ref="gab457e5d3a33d80db3ad070b1cf57669a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">FSMC_BTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="gae29ca17c63df62cc12c06e6cfa3429e3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDSET_0" ref="gae29ca17c63df62cc12c06e6cfa3429e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">FSMC_BTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaefb98ce348ba665f122e44ddc0390b45"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDSET_1" ref="gaefb98ce348ba665f122e44ddc0390b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">FSMC_BTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa5e5c5b00c91aca1cc266622d3f30bf0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDSET_2" ref="gaa5e5c5b00c91aca1cc266622d3f30bf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">FSMC_BTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2f0105afe671cd62730cf879072c80f3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_ADDSET_3" ref="ga2f0105afe671cd62730cf879072c80f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">FSMC_BTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7ec9346bbaf845f1dffe33c4a625c0ac"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_BUSTURN" ref="ga7ec9346bbaf845f1dffe33c4a625c0ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">FSMC_BTR1_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a class="anchor" id="ga6c1578a85c4f2cef9e034c7b5da6d454"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_BUSTURN_0" ref="ga6c1578a85c4f2cef9e034c7b5da6d454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">FSMC_BTR1_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf873cbfe4827496215eb08bb33ae4784"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_BUSTURN_1" ref="gaf873cbfe4827496215eb08bb33ae4784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">FSMC_BTR1_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad768d3ff0a5159e552663c9489b977f6"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_BUSTURN_2" ref="gad768d3ff0a5159e552663c9489b977f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">FSMC_BTR1_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf3ecfd25fb64efb3745ee96b2877a017"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_BUSTURN_3" ref="gaf3ecfd25fb64efb3745ee96b2877a017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">FSMC_BTR1_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gac7c4dbd43df84559e30a9c332b265ad5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_CLKDIV" ref="gac7c4dbd43df84559e30a9c332b265ad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gabe9c9e09de00afad666ace28c608032f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_CLKDIV_0" ref="gabe9c9e09de00afad666ace28c608032f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">FSMC_BTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafffebd7a0cf6e6d80b65804c2c50ce62"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_CLKDIV_1" ref="gafffebd7a0cf6e6d80b65804c2c50ce62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">FSMC_BTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga43afa754305cc1a7ff3075cdd4309990"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_CLKDIV_2" ref="ga43afa754305cc1a7ff3075cdd4309990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">FSMC_BTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga68a146aec5d723a84945ae6da6c0692f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_CLKDIV_3" ref="ga68a146aec5d723a84945ae6da6c0692f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">FSMC_BTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae39175370a991b500962fd084230e389"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATAST" ref="gae39175370a991b500962fd084230e389" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">FSMC_BTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga4488a428f33d96263a00a30af42b849b"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATAST_0" ref="ga4488a428f33d96263a00a30af42b849b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">FSMC_BTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad53bd6a1decfafdb420a37453b3b5545"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATAST_1" ref="gad53bd6a1decfafdb420a37453b3b5545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">FSMC_BTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacce8f6cf5a9ba24943b3e762bde00aee"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATAST_2" ref="gacce8f6cf5a9ba24943b3e762bde00aee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">FSMC_BTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga99638cc2cbe0dead029c201e5f30c3a8"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATAST_3" ref="ga99638cc2cbe0dead029c201e5f30c3a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">FSMC_BTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga4ef6dcccdb11a1b094966be0c019124b"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATLAT" ref="ga4ef6dcccdb11a1b094966be0c019124b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">FSMC_BTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="gae2d832593697ba108d99a97e4fdfd159"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATLAT_0" ref="gae2d832593697ba108d99a97e4fdfd159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">FSMC_BTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2a7e4efc546c1c9d16c750a4542e1c55"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATLAT_1" ref="ga2a7e4efc546c1c9d16c750a4542e1c55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">FSMC_BTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga22e7d41e0f94ab896c6eea199eb0aef1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATLAT_2" ref="ga22e7d41e0f94ab896c6eea199eb0aef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">FSMC_BTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8b42f22fc488e0ed0d06832118773123"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR1_DATLAT_3" ref="ga8b42f22fc488e0ed0d06832118773123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">FSMC_BTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga07b93600977cde6e31a9464f87606043"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ACCMOD" ref="ga07b93600977cde6e31a9464f87606043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">FSMC_BTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga9383d89d5e557a166f6b8290892b89b3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ACCMOD_0" ref="ga9383d89d5e557a166f6b8290892b89b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">FSMC_BTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad200e1dc2d1835e3dc0fa8f0483eb2c0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ACCMOD_1" ref="gad200e1dc2d1835e3dc0fa8f0483eb2c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">FSMC_BTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac37c974d0260ba1dbd1acaf6fceb425c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDHLD" ref="gac37c974d0260ba1dbd1acaf6fceb425c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">FSMC_BTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gabbf56fc3a549d1e68d56e1587123bd27"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDHLD_0" ref="gabbf56fc3a549d1e68d56e1587123bd27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">FSMC_BTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0b7d19f02444ce8b3286d44258c6caef"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDHLD_1" ref="ga0b7d19f02444ce8b3286d44258c6caef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">FSMC_BTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7e9433e15e301d5d3f0dd6b73c9db2f7"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDHLD_2" ref="ga7e9433e15e301d5d3f0dd6b73c9db2f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">FSMC_BTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gacc538e46145ed4947194f3ad63e211b7"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDHLD_3" ref="gacc538e46145ed4947194f3ad63e211b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">FSMC_BTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga23697810b99730ddf52834a5066c1ba5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDSET" ref="ga23697810b99730ddf52834a5066c1ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">FSMC_BTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="ga827398dc098f2d08bb77a04b2e7d6ba3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDSET_0" ref="ga827398dc098f2d08bb77a04b2e7d6ba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">FSMC_BTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1b40f47f2db0db78de6fe2df58b5d591"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDSET_1" ref="ga1b40f47f2db0db78de6fe2df58b5d591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">FSMC_BTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga558185a28aeedbb098890348a041a74d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDSET_2" ref="ga558185a28aeedbb098890348a041a74d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">FSMC_BTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gadbd4d42459a990825b61962d9118cd7b"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_ADDSET_3" ref="gadbd4d42459a990825b61962d9118cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">FSMC_BTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5ae7c94522af51d2f96a0fa715dfa9b0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_BUSTURN" ref="ga5ae7c94522af51d2f96a0fa715dfa9b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">FSMC_BTR2_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a class="anchor" id="ga2617a99e5eab8b31ff168557f93852a3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_BUSTURN_0" ref="ga2617a99e5eab8b31ff168557f93852a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">FSMC_BTR2_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga83871fa5cde9d72ec840d29d43aa2e57"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_BUSTURN_1" ref="ga83871fa5cde9d72ec840d29d43aa2e57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">FSMC_BTR2_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacada2902f8612df1e5ac6e224bcf8d3c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_BUSTURN_2" ref="gacada2902f8612df1e5ac6e224bcf8d3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">FSMC_BTR2_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga66ad543195f36fdb3efdf7550381f982"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_BUSTURN_3" ref="ga66ad543195f36fdb3efdf7550381f982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">FSMC_BTR2_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga37fdb25c494cf314cb680f84c5e0a503"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_CLKDIV" ref="ga37fdb25c494cf314cb680f84c5e0a503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">FSMC_BTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="ga1ac8729c8ac330f6ade93a6a15a4ba70"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_CLKDIV_0" ref="ga1ac8729c8ac330f6ade93a6a15a4ba70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">FSMC_BTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga31920e8bf2d83ad3c2849f8e942bb6e4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_CLKDIV_1" ref="ga31920e8bf2d83ad3c2849f8e942bb6e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">FSMC_BTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf5ba3172687049c687e3a38ec08d6c5a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_CLKDIV_2" ref="gaf5ba3172687049c687e3a38ec08d6c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">FSMC_BTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga453c2a90dc3340596c9d34672cede6a0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_CLKDIV_3" ref="ga453c2a90dc3340596c9d34672cede6a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">FSMC_BTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gabe1d3fe096ea53ea073b78bd6ddbff58"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATAST" ref="gabe1d3fe096ea53ea073b78bd6ddbff58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">FSMC_BTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="gaa066dab45a22ebd3a7102b92dcd251bd"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATAST_0" ref="gaa066dab45a22ebd3a7102b92dcd251bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">FSMC_BTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga68c15ca5fdd13efb5499f0e86bd5bc88"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATAST_1" ref="ga68c15ca5fdd13efb5499f0e86bd5bc88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">FSMC_BTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga36cfe553d431ca6976f0d36c73045836"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATAST_2" ref="ga36cfe553d431ca6976f0d36c73045836" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">FSMC_BTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga874499b29d2b72a75265f16a2d8ed834"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATAST_3" ref="ga874499b29d2b72a75265f16a2d8ed834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">FSMC_BTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae3247db1653b31df0c34ab7898400bb5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATLAT" ref="gae3247db1653b31df0c34ab7898400bb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">FSMC_BTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="ga0510047c932d2833f6cbe0a4a5d7b9b5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATLAT_0" ref="ga0510047c932d2833f6cbe0a4a5d7b9b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">FSMC_BTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4e1852b706b3c719c0eab8ef863b39e0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATLAT_1" ref="ga4e1852b706b3c719c0eab8ef863b39e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">FSMC_BTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7ace24f50d1c51c978af55d47c13c0e9"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATLAT_2" ref="ga7ace24f50d1c51c978af55d47c13c0e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">FSMC_BTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga99389b63c4dee3c54aa1de36a4119add"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR2_DATLAT_3" ref="ga99389b63c4dee3c54aa1de36a4119add" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">FSMC_BTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga56c8f213e437ceed2140f2c16a0416cd"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ACCMOD" ref="ga56c8f213e437ceed2140f2c16a0416cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">FSMC_BTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga4d50e71940995d42c5f9fadcb7cd61f2"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ACCMOD_0" ref="ga4d50e71940995d42c5f9fadcb7cd61f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">FSMC_BTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ACCMOD_1" ref="gac8bbfd5e08b73d1c5de53ee0ff0ddb9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">FSMC_BTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7833ee760b2400e6fb483b1d83cbdff3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDHLD" ref="ga7833ee760b2400e6fb483b1d83cbdff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">FSMC_BTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gad417ccae1c4018d0ff5c76c942aeb2ca"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDHLD_0" ref="gad417ccae1c4018d0ff5c76c942aeb2ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">FSMC_BTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga60d0ae6af13ef088367cef06c7f207d3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDHLD_1" ref="ga60d0ae6af13ef088367cef06c7f207d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">FSMC_BTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac029aaed48e2a3e2eedf767fe0ce0b92"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDHLD_2" ref="gac029aaed48e2a3e2eedf767fe0ce0b92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">FSMC_BTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5b6aab5907bc42e140ca5a4d60fcd64c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDHLD_3" ref="ga5b6aab5907bc42e140ca5a4d60fcd64c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">FSMC_BTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf3e55daf436a25fadae7384611aa0f89"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDSET" ref="gaf3e55daf436a25fadae7384611aa0f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">FSMC_BTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="gab6a21211dd7a3445e944af0fe1a4b600"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDSET_0" ref="gab6a21211dd7a3445e944af0fe1a4b600" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">FSMC_BTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga51c23d36fa8e7e38048d94830bf0f74f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDSET_1" ref="ga51c23d36fa8e7e38048d94830bf0f74f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">FSMC_BTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga93be4171cb7d0b66d8d4d12e61b07b88"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDSET_2" ref="ga93be4171cb7d0b66d8d4d12e61b07b88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">FSMC_BTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab01cf0b1c88857669d10fee8d7ba4d85"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_ADDSET_3" ref="gab01cf0b1c88857669d10fee8d7ba4d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">FSMC_BTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae8a3ad9f940c6942682d8d97b1eb0ca4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_BUSTURN" ref="gae8a3ad9f940c6942682d8d97b1eb0ca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">FSMC_BTR3_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a class="anchor" id="ga739f2db66e52626aa9a5ee02c11d7a34"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_BUSTURN_0" ref="ga739f2db66e52626aa9a5ee02c11d7a34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">FSMC_BTR3_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7e4c4102ea6e6cf2082e78168edfc18e"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_BUSTURN_1" ref="ga7e4c4102ea6e6cf2082e78168edfc18e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">FSMC_BTR3_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad5eab2601ae3cd040bf44feb3e70c459"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_BUSTURN_2" ref="gad5eab2601ae3cd040bf44feb3e70c459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">FSMC_BTR3_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gacf61e23804e0fa3ca45f851ca98de371"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_BUSTURN_3" ref="gacf61e23804e0fa3ca45f851ca98de371" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">FSMC_BTR3_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga47a8d8e279c50995143ecf4124580703"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_CLKDIV" ref="ga47a8d8e279c50995143ecf4124580703" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">FSMC_BTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gadd9c93b0ee64856981394a63d6a3a964"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_CLKDIV_0" ref="gadd9c93b0ee64856981394a63d6a3a964" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">FSMC_BTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga98fa7611b4ae197ab25cdf1cae9f8ee1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_CLKDIV_1" ref="ga98fa7611b4ae197ab25cdf1cae9f8ee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">FSMC_BTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf806c044b2a3d1417acc79907dcaef4b"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_CLKDIV_2" ref="gaf806c044b2a3d1417acc79907dcaef4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">FSMC_BTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa9bf0683d046f9bcfb0d55a065ae69ab"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_CLKDIV_3" ref="gaa9bf0683d046f9bcfb0d55a065ae69ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">FSMC_BTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga1e9ac671a510ee06e86c41d7876ffe10"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATAST" ref="ga1e9ac671a510ee06e86c41d7876ffe10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">FSMC_BTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga65fe87d29c1a4ee0b08014ed8e0423e1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATAST_0" ref="ga65fe87d29c1a4ee0b08014ed8e0423e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">FSMC_BTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad33e3df5c80255cb5e11ba427e9c224f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATAST_1" ref="gad33e3df5c80255cb5e11ba427e9c224f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">FSMC_BTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4a31f070e41c6785ebc606d4f25d103a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATAST_2" ref="ga4a31f070e41c6785ebc606d4f25d103a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">FSMC_BTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gad220fbd264261a37eac09d4f6c0b79a2"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATAST_3" ref="gad220fbd264261a37eac09d4f6c0b79a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">FSMC_BTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa88a80458ddd56b0dfa7cf3599b986dd"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATLAT" ref="gaa88a80458ddd56b0dfa7cf3599b986dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">FSMC_BTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="ga655083fdb0e563b9a4d6ea589194ba02"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATLAT_0" ref="ga655083fdb0e563b9a4d6ea589194ba02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">FSMC_BTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga486280713c8f07d7033bce4e74825130"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATLAT_1" ref="ga486280713c8f07d7033bce4e74825130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">FSMC_BTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8314e30c84dccd983de04fdeeb57c360"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATLAT_2" ref="ga8314e30c84dccd983de04fdeeb57c360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">FSMC_BTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac7e7da5269a2dac164c9d1d01da2bc28"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR3_DATLAT_3" ref="gac7e7da5269a2dac164c9d1d01da2bc28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">FSMC_BTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gabbf731d99007936586f9e15f17c3c771"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ACCMOD" ref="gabbf731d99007936586f9e15f17c3c771" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">FSMC_BTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga8e69759ab89b16573bafd2f6ded95bfb"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ACCMOD_0" ref="ga8e69759ab89b16573bafd2f6ded95bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">FSMC_BTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3e486b11f6af0f566f8843a5c95c6a6c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ACCMOD_1" ref="ga3e486b11f6af0f566f8843a5c95c6a6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">FSMC_BTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1e52ae9a5d59507bdf9f4f9da19444ed"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDHLD" ref="ga1e52ae9a5d59507bdf9f4f9da19444ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">FSMC_BTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gadf6200f13c3eed1e9646750897a987a2"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDHLD_0" ref="gadf6200f13c3eed1e9646750897a987a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">FSMC_BTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0803bc2ad60138e0eef53a53ca5bf537"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDHLD_1" ref="ga0803bc2ad60138e0eef53a53ca5bf537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">FSMC_BTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga893711250b9d3ea2e5e48ca53d1e0147"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDHLD_2" ref="ga893711250b9d3ea2e5e48ca53d1e0147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">FSMC_BTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga75c73d4bb0ddcac383ca610a604d95b3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDHLD_3" ref="ga75c73d4bb0ddcac383ca610a604d95b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">FSMC_BTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab44cc2146b4cf6bc8f43292512fd8cf8"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDSET" ref="gab44cc2146b4cf6bc8f43292512fd8cf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">FSMC_BTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="gaa0ee1ab3716b0ab1a4e7b51234af7c63"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDSET_0" ref="gaa0ee1ab3716b0ab1a4e7b51234af7c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">FSMC_BTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacd427c001c5b17a3e083c81f6b228a50"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDSET_1" ref="gacd427c001c5b17a3e083c81f6b228a50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">FSMC_BTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae722fdaa69bfb7622aa80c82e3772949"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDSET_2" ref="gae722fdaa69bfb7622aa80c82e3772949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">FSMC_BTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0f8ab4a1c7fe6e7dc2b093add88c274e"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_ADDSET_3" ref="ga0f8ab4a1c7fe6e7dc2b093add88c274e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">FSMC_BTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga207a9eedfc1b244c393be3c34ea60a15"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_BUSTURN" ref="ga207a9eedfc1b244c393be3c34ea60a15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">FSMC_BTR4_BUSTURN</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BUSTURN[3:0] bits (Bus turnaround phase duration) </p>

</div>
</div>
<a class="anchor" id="ga4dec1fa50fca6639be7179d445aacfe4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_BUSTURN_0" ref="ga4dec1fa50fca6639be7179d445aacfe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">FSMC_BTR4_BUSTURN_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab1db211382068251dc5cfe44a175e639"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_BUSTURN_1" ref="gab1db211382068251dc5cfe44a175e639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">FSMC_BTR4_BUSTURN_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa5391a8c2a1e8cd6abb81fa5b2836464"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_BUSTURN_2" ref="gaa5391a8c2a1e8cd6abb81fa5b2836464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">FSMC_BTR4_BUSTURN_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gadbfd74790a1e25339151de440e3a93e5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_BUSTURN_3" ref="gadbfd74790a1e25339151de440e3a93e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">FSMC_BTR4_BUSTURN_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7ac39964e3792653e454538407b11504"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_CLKDIV" ref="ga7ac39964e3792653e454538407b11504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">FSMC_BTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gaacee394c98ac568fe1d6df61c887ed53"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_CLKDIV_0" ref="gaacee394c98ac568fe1d6df61c887ed53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">FSMC_BTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9c7cd1d1a4954d494bd107400925f86f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_CLKDIV_1" ref="ga9c7cd1d1a4954d494bd107400925f86f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">FSMC_BTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga93b0ab3235ffacca24e6b285460c5dd3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_CLKDIV_2" ref="ga93b0ab3235ffacca24e6b285460c5dd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">FSMC_BTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga931463443390c5a706303e87a538d1ce"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_CLKDIV_3" ref="ga931463443390c5a706303e87a538d1ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">FSMC_BTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2c28625ee031527a29f7cb7db1bb97cf"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATAST" ref="ga2c28625ee031527a29f7cb7db1bb97cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">FSMC_BTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="gabdb0212604c6c58c9524adc7931e2897"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATAST_0" ref="gabdb0212604c6c58c9524adc7931e2897" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">FSMC_BTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2353d753ca5532703b4f822b7d2a7382"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATAST_1" ref="ga2353d753ca5532703b4f822b7d2a7382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">FSMC_BTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8d82a6f3fcf69d6b96968118db7b8216"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATAST_2" ref="ga8d82a6f3fcf69d6b96968118db7b8216" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">FSMC_BTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3e0860f92bb204c4b5902d3e34b8b30a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATAST_3" ref="ga3e0860f92bb204c4b5902d3e34b8b30a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">FSMC_BTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa53cb7c299e794915d3aba803374adca"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATLAT" ref="gaa53cb7c299e794915d3aba803374adca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">FSMC_BTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="gad2315f17d1cd7dd9da1b0ee2f7e4ea29"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATLAT_0" ref="gad2315f17d1cd7dd9da1b0ee2f7e4ea29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">FSMC_BTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga808a7d758e6ca75c573d08ee92228745"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATLAT_1" ref="ga808a7d758e6ca75c573d08ee92228745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">FSMC_BTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac376a62779292d64bfac24d572b743e9"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATLAT_2" ref="gac376a62779292d64bfac24d572b743e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">FSMC_BTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gadfc558894dcb263451dbac13f48fffe1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BTR4_DATLAT_3" ref="gadfc558894dcb263451dbac13f48fffe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">FSMC_BTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa676b8e4f48602c27ea8edab61ce5db0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ACCMOD" ref="gaa676b8e4f48602c27ea8edab61ce5db0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">FSMC_BWTR1_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="gae87cae14e6bb4403b420fc9e4084d6e2"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ACCMOD_0" ref="gae87cae14e6bb4403b420fc9e4084d6e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">FSMC_BWTR1_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac0cddde5db2e0bb09f1c8938afd6ac98"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ACCMOD_1" ref="gac0cddde5db2e0bb09f1c8938afd6ac98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">FSMC_BWTR1_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafa3d8ff62f87ab6aeb5170dd67de15cf"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDHLD" ref="gafa3d8ff62f87ab6aeb5170dd67de15cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">FSMC_BWTR1_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="ga1e24880c23375636d7504d42077a400a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDHLD_0" ref="ga1e24880c23375636d7504d42077a400a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">FSMC_BWTR1_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafb90dec93198b1d3077feb5fe508f004"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDHLD_1" ref="gafb90dec93198b1d3077feb5fe508f004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">FSMC_BWTR1_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga26ef7d6cd5ec547a349462e4f31963b6"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDHLD_2" ref="ga26ef7d6cd5ec547a349462e4f31963b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">FSMC_BWTR1_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac4a961ecd844e14a90d1b2f6c5d59196"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDHLD_3" ref="gac4a961ecd844e14a90d1b2f6c5d59196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">FSMC_BWTR1_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga4aa5ee153cb4bf79f0d4ae2c47f365c4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDSET" ref="ga4aa5ee153cb4bf79f0d4ae2c47f365c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">FSMC_BWTR1_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="gaacb80aeedb6d0d9cb09e7b4d3ff8b541"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDSET_0" ref="gaacb80aeedb6d0d9cb09e7b4d3ff8b541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">FSMC_BWTR1_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga20dbbdff1e2f1d57727dabbc4b03c840"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDSET_1" ref="ga20dbbdff1e2f1d57727dabbc4b03c840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">FSMC_BWTR1_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga411f0d164c26dda8132ff22856757470"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDSET_2" ref="ga411f0d164c26dda8132ff22856757470" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">FSMC_BWTR1_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3e2bc67999e8d2b63771fa223ffa8e4d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_ADDSET_3" ref="ga3e2bc67999e8d2b63771fa223ffa8e4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">FSMC_BWTR1_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gacab3c524b3e47327b24fa560feb93487"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_CLKDIV" ref="gacab3c524b3e47327b24fa560feb93487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">FSMC_BWTR1_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gaa16b4376e693343cf65ab05808398b7f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_CLKDIV_0" ref="gaa16b4376e693343cf65ab05808398b7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">FSMC_BWTR1_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga632860254f0019e87c2e73c872d8d0c3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_CLKDIV_1" ref="ga632860254f0019e87c2e73c872d8d0c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">FSMC_BWTR1_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9debedb9d28dc78574eafc829cde91fe"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_CLKDIV_2" ref="ga9debedb9d28dc78574eafc829cde91fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">FSMC_BWTR1_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga67c483e37ed994b71337a0e0777c1290"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_CLKDIV_3" ref="ga67c483e37ed994b71337a0e0777c1290" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">FSMC_BWTR1_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaee2641a6f415d03df324667662bd3dcf"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATAST" ref="gaee2641a6f415d03df324667662bd3dcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">FSMC_BWTR1_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga162800452847dd98d27a4078370518b2"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATAST_0" ref="ga162800452847dd98d27a4078370518b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">FSMC_BWTR1_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga16476bfbbcb9726c1fbc593d3568a514"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATAST_1" ref="ga16476bfbbcb9726c1fbc593d3568a514" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">FSMC_BWTR1_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga623de376d9f5189d73068d0865a5049e"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATAST_2" ref="ga623de376d9f5189d73068d0865a5049e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">FSMC_BWTR1_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gade0627f53e3df25fdaa973db6159bd70"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATAST_3" ref="gade0627f53e3df25fdaa973db6159bd70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">FSMC_BWTR1_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5f05e337758cdb98cfc833e43bd6d674"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATLAT" ref="ga5f05e337758cdb98cfc833e43bd6d674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">FSMC_BWTR1_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="gadd6a7a7678ef3afbbed587cf318d1540"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATLAT_0" ref="gadd6a7a7678ef3afbbed587cf318d1540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">FSMC_BWTR1_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga515ba99da829728fa7128161786c933d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATLAT_1" ref="ga515ba99da829728fa7128161786c933d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">FSMC_BWTR1_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga13d22659082e66df3f0497057cf7dda5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATLAT_2" ref="ga13d22659082e66df3f0497057cf7dda5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">FSMC_BWTR1_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3af303f1131ff3de0894ec908de252c4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR1_DATLAT_3" ref="ga3af303f1131ff3de0894ec908de252c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">FSMC_BWTR1_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga320be3e2e266dc25bd02e10787b2ba0d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ACCMOD" ref="ga320be3e2e266dc25bd02e10787b2ba0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">FSMC_BWTR2_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="gaabe5419d99a7ad4d4eb761c82077d958"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ACCMOD_0" ref="gaabe5419d99a7ad4d4eb761c82077d958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">FSMC_BWTR2_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab6cdd284ad94abfef0f24fcb813b4558"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ACCMOD_1" ref="gab6cdd284ad94abfef0f24fcb813b4558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">FSMC_BWTR2_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae879db1879650f99b1c75635884bda17"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDHLD" ref="gae879db1879650f99b1c75635884bda17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">FSMC_BWTR2_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gaf5826c5d5c544cd59210c071358fb8e9"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDHLD_0" ref="gaf5826c5d5c544cd59210c071358fb8e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">FSMC_BWTR2_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga258acf47f7706a1cd0b0a914e63cbe17"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDHLD_1" ref="ga258acf47f7706a1cd0b0a914e63cbe17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">FSMC_BWTR2_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga39f1a9ccc80d1218935936539a000b84"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDHLD_2" ref="ga39f1a9ccc80d1218935936539a000b84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">FSMC_BWTR2_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga81de376a21fc25a7e1c31db341dfcd3f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDHLD_3" ref="ga81de376a21fc25a7e1c31db341dfcd3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">FSMC_BWTR2_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7b6553bd9ad305aa42341e08b1736260"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDSET" ref="ga7b6553bd9ad305aa42341e08b1736260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">FSMC_BWTR2_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="ga593fe1987e8c6052cdb992e629f1d059"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDSET_0" ref="ga593fe1987e8c6052cdb992e629f1d059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">FSMC_BWTR2_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6dc23a2314a44b6ad9f293716f0c8a11"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDSET_1" ref="ga6dc23a2314a44b6ad9f293716f0c8a11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">FSMC_BWTR2_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1e9c799b36f45cad86a3f98d262baa6d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDSET_2" ref="ga1e9c799b36f45cad86a3f98d262baa6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">FSMC_BWTR2_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga95abc246eb528275d894346c0665e930"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_ADDSET_3" ref="ga95abc246eb528275d894346c0665e930" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">FSMC_BWTR2_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf62bb3c772353b551de22915814115b6"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_CLKDIV" ref="gaf62bb3c772353b551de22915814115b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">FSMC_BWTR2_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="ga7d5aaffe4b4c549b247c31dead5585c6"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_CLKDIV_0" ref="ga7d5aaffe4b4c549b247c31dead5585c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">FSMC_BWTR2_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6caca8a04c9768a84bcd958656ea8209"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_CLKDIV_1" ref="ga6caca8a04c9768a84bcd958656ea8209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">FSMC_BWTR2_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae608705cf36abaf22e96e9c4c63d4363"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_CLKDIV_2" ref="gae608705cf36abaf22e96e9c4c63d4363" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">FSMC_BWTR2_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf3cb607738f2c3aa4dae4990d0754f73"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_CLKDIV_3" ref="gaf3cb607738f2c3aa4dae4990d0754f73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">FSMC_BWTR2_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab280652524006fbb3820597112136f14"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATAST" ref="gab280652524006fbb3820597112136f14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">FSMC_BWTR2_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga78a0f0466162848135313296ebf44890"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATAST_0" ref="ga78a0f0466162848135313296ebf44890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">FSMC_BWTR2_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga51e43e17e99141c9009c779cc359323a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATAST_1" ref="ga51e43e17e99141c9009c779cc359323a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">FSMC_BWTR2_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1f8791c2a33f740f905d45e3754e3353"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATAST_2" ref="ga1f8791c2a33f740f905d45e3754e3353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">FSMC_BWTR2_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8a2a5797dd14b5b89581c5fb08872fae"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATAST_3" ref="ga8a2a5797dd14b5b89581c5fb08872fae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">FSMC_BWTR2_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga7f04b7ebcecadd4b515cac94159ea8d3"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATLAT" ref="ga7f04b7ebcecadd4b515cac94159ea8d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">FSMC_BWTR2_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="gaac5b453a7316f378f6bf222d5de5b515"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATLAT_0" ref="gaac5b453a7316f378f6bf222d5de5b515" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">FSMC_BWTR2_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6f5e6363ecbd1c23b1f49a9cfb3301d2"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATLAT_1" ref="ga6f5e6363ecbd1c23b1f49a9cfb3301d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">FSMC_BWTR2_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf028fc0c3148bf9075c09ad311afee65"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATLAT_2" ref="gaf028fc0c3148bf9075c09ad311afee65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">FSMC_BWTR2_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9984c8161469dd0922de2d8c4cd9dbe5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR2_DATLAT_3" ref="ga9984c8161469dd0922de2d8c4cd9dbe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">FSMC_BWTR2_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa32a792c0c93d854a90bfbc36fa1329b"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ACCMOD" ref="gaa32a792c0c93d854a90bfbc36fa1329b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">FSMC_BWTR3_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga64d4e414ea73b47e07364e1a121af6a4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ACCMOD_0" ref="ga64d4e414ea73b47e07364e1a121af6a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">FSMC_BWTR3_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gada733b2bda718299345fd0191b25b49f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ACCMOD_1" ref="gada733b2bda718299345fd0191b25b49f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">FSMC_BWTR3_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae3d031a0d71677932a68639ba88bd13e"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDHLD" ref="gae3d031a0d71677932a68639ba88bd13e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">FSMC_BWTR3_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="ga5b3948c407a5a4be6a21cccad0a8d12d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDHLD_0" ref="ga5b3948c407a5a4be6a21cccad0a8d12d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">FSMC_BWTR3_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaea21d05228f7771c6306726af5da5a4a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDHLD_1" ref="gaea21d05228f7771c6306726af5da5a4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">FSMC_BWTR3_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa574b3a1efe581d195789dcc8bba01f8"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDHLD_2" ref="gaa574b3a1efe581d195789dcc8bba01f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">FSMC_BWTR3_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaae8216cf865785468af58dbce0002a7c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDHLD_3" ref="gaae8216cf865785468af58dbce0002a7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">FSMC_BWTR3_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga455ba53d0f18173b0694d71757a084ff"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDSET" ref="ga455ba53d0f18173b0694d71757a084ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">FSMC_BWTR3_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="ga9dddd5ba924b56867c9cb39484ef498d"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDSET_0" ref="ga9dddd5ba924b56867c9cb39484ef498d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">FSMC_BWTR3_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacd242d768da1f9ab4304e91e5dabb5a9"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDSET_1" ref="gacd242d768da1f9ab4304e91e5dabb5a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">FSMC_BWTR3_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaef99967dc66814cf5d732365c40daebb"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDSET_2" ref="gaef99967dc66814cf5d732365c40daebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">FSMC_BWTR3_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga471ebb2d47fb951340df6ba22b40a788"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_ADDSET_3" ref="ga471ebb2d47fb951340df6ba22b40a788" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">FSMC_BWTR3_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5a270daf60bba0a4a9de6607635b0264"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_CLKDIV" ref="ga5a270daf60bba0a4a9de6607635b0264" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">FSMC_BWTR3_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="gab0e2f5c1eb92f5dba7c2d76b6267805a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_CLKDIV_0" ref="gab0e2f5c1eb92f5dba7c2d76b6267805a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">FSMC_BWTR3_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad909c7569c4740c823bf4b31f93d4edb"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_CLKDIV_1" ref="gad909c7569c4740c823bf4b31f93d4edb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">FSMC_BWTR3_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab17fdae6a3e63acc21280497e0761d15"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_CLKDIV_2" ref="gab17fdae6a3e63acc21280497e0761d15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">FSMC_BWTR3_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga56fbdeda5582325eb5eea0061209adc9"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_CLKDIV_3" ref="ga56fbdeda5582325eb5eea0061209adc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">FSMC_BWTR3_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae93d9fee8a67491918526019b439a00f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATAST" ref="gae93d9fee8a67491918526019b439a00f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">FSMC_BWTR3_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="gaf1ec40c6360faeb133cb224a6789bb51"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATAST_0" ref="gaf1ec40c6360faeb133cb224a6789bb51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">FSMC_BWTR3_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacaf23316e44d731620f0cbde29ae9a93"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATAST_1" ref="gacaf23316e44d731620f0cbde29ae9a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">FSMC_BWTR3_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga31686e755ef0f98078d96c08891cf8f4"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATAST_2" ref="ga31686e755ef0f98078d96c08891cf8f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">FSMC_BWTR3_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5a291f74abf021a7fe66ce8afd714c39"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATAST_3" ref="ga5a291f74abf021a7fe66ce8afd714c39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">FSMC_BWTR3_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga05b769f726e31038cfa6bf4897453088"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATLAT" ref="ga05b769f726e31038cfa6bf4897453088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">FSMC_BWTR3_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="ga900f347cf4b9debe88252ff1d453098e"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATLAT_0" ref="ga900f347cf4b9debe88252ff1d453098e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">FSMC_BWTR3_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafb44640d0ccf25b8c8ec4b24b3600d26"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATLAT_1" ref="gafb44640d0ccf25b8c8ec4b24b3600d26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">FSMC_BWTR3_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4a6405794f28617802ba7bd3586a5f50"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATLAT_2" ref="ga4a6405794f28617802ba7bd3586a5f50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">FSMC_BWTR3_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga974cf9ed84e54c78ee995b02cc605706"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR3_DATLAT_3" ref="ga974cf9ed84e54c78ee995b02cc605706" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">FSMC_BWTR3_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga1d13f46a945d5daf6ec339781d3926a9"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ACCMOD" ref="ga1d13f46a945d5daf6ec339781d3926a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">FSMC_BWTR4_ACCMOD</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACCMOD[1:0] bits (Access mode) </p>

</div>
</div>
<a class="anchor" id="ga5e30f51c68b4ac4f9efee2cd5a45943c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ACCMOD_0" ref="ga5e30f51c68b4ac4f9efee2cd5a45943c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">FSMC_BWTR4_ACCMOD_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf7ba26fb09f035addbe1e4c3b0d093c9"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ACCMOD_1" ref="gaf7ba26fb09f035addbe1e4c3b0d093c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">FSMC_BWTR4_ACCMOD_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaafe1198e70d843c883260d354b7ce7b5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDHLD" ref="gaafe1198e70d843c883260d354b7ce7b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">FSMC_BWTR4_ADDHLD</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDHLD[3:0] bits (Address-hold phase duration) </p>

</div>
</div>
<a class="anchor" id="gac62786f538820baa3f0f8edb17ef1b74"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDHLD_0" ref="gac62786f538820baa3f0f8edb17ef1b74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">FSMC_BWTR4_ADDHLD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa69aa2d9cafe8f952721c88083c8a94e"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDHLD_1" ref="gaa69aa2d9cafe8f952721c88083c8a94e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">FSMC_BWTR4_ADDHLD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4c6d991498c385991b461832fb093399"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDHLD_2" ref="ga4c6d991498c385991b461832fb093399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">FSMC_BWTR4_ADDHLD_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac744bdeb5b9ae048b1fa1a07ce9ce9d1"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDHLD_3" ref="gac744bdeb5b9ae048b1fa1a07ce9ce9d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">FSMC_BWTR4_ADDHLD_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa8c3c14faf87768beced4e297edc7bfd"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDSET" ref="gaa8c3c14faf87768beced4e297edc7bfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">FSMC_BWTR4_ADDSET</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADDSET[3:0] bits (Address setup phase duration) </p>

</div>
</div>
<a class="anchor" id="ga65ba73495f6192e409cc00f3e26e27e0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDSET_0" ref="ga65ba73495f6192e409cc00f3e26e27e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">FSMC_BWTR4_ADDSET_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3cc9fa3c1ceae0724f5005bb1e101775"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDSET_1" ref="ga3cc9fa3c1ceae0724f5005bb1e101775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">FSMC_BWTR4_ADDSET_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad2007941f4869504bfef23edbcc18bfa"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDSET_2" ref="gad2007941f4869504bfef23edbcc18bfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">FSMC_BWTR4_ADDSET_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gabcde23639f64241d95b02f5b950ef3cc"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_ADDSET_3" ref="gabcde23639f64241d95b02f5b950ef3cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">FSMC_BWTR4_ADDSET_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gace3c57c780586c96ef5756d642c3bd01"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_CLKDIV" ref="gace3c57c780586c96ef5756d642c3bd01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">FSMC_BWTR4_CLKDIV</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CLKDIV[3:0] bits (Clock divide ratio) </p>

</div>
</div>
<a class="anchor" id="ga8eae837a65cdce995c6fc43afd196e76"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_CLKDIV_0" ref="ga8eae837a65cdce995c6fc43afd196e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">FSMC_BWTR4_CLKDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga265d50716e1b6ae2395f0da696b4d12a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_CLKDIV_1" ref="ga265d50716e1b6ae2395f0da696b4d12a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">FSMC_BWTR4_CLKDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga095f121a1739bcc61e40f2fbb5e8b6a0"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_CLKDIV_2" ref="ga095f121a1739bcc61e40f2fbb5e8b6a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">FSMC_BWTR4_CLKDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga11d5deb7f2aed21baeb4df3015440bc2"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_CLKDIV_3" ref="ga11d5deb7f2aed21baeb4df3015440bc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">FSMC_BWTR4_CLKDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6656c89aac87fc226c0e80f8f753abeb"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATAST" ref="ga6656c89aac87fc226c0e80f8f753abeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">FSMC_BWTR4_DATAST</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAST [3:0] bits (Data-phase duration) </p>

</div>
</div>
<a class="anchor" id="ga5636aaec144530e1c46e819b62c95f09"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATAST_0" ref="ga5636aaec144530e1c46e819b62c95f09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">FSMC_BWTR4_DATAST_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga19eb9fccff444a00caf75b9d20a143ed"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATAST_1" ref="ga19eb9fccff444a00caf75b9d20a143ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">FSMC_BWTR4_DATAST_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa40f9fa60ddb69fdcdcdface743f2c26"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATAST_2" ref="gaa40f9fa60ddb69fdcdcdface743f2c26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">FSMC_BWTR4_DATAST_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafa173c5ff9a7d316cd67897f8e36dbf5"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATAST_3" ref="gafa173c5ff9a7d316cd67897f8e36dbf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">FSMC_BWTR4_DATAST_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaa6f7e16866ecede5f4258c05d95f571b"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATLAT" ref="gaa6f7e16866ecede5f4258c05d95f571b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">FSMC_BWTR4_DATLAT</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLA[3:0] bits (Data latency) </p>

</div>
</div>
<a class="anchor" id="ga9841723700d2b9611be2e7a7b0f19c33"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATLAT_0" ref="ga9841723700d2b9611be2e7a7b0f19c33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">FSMC_BWTR4_DATLAT_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad628c523ceee80e41c02dd4502baee2c"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATLAT_1" ref="gad628c523ceee80e41c02dd4502baee2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">FSMC_BWTR4_DATLAT_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafee2951c0bea4329727767db1bb96a4f"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATLAT_2" ref="gafee2951c0bea4329727767db1bb96a4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">FSMC_BWTR4_DATLAT_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1020e605f8a52d9fd857d3b91d23bf7a"></a><!-- doxytag: member="stm32l1xx.h::FSMC_BWTR4_DATLAT_3" ref="ga1020e605f8a52d9fd857d3b91d23bf7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">FSMC_BWTR4_DATLAT_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"></a><!-- doxytag: member="stm32l1xx.h::I2C_CCR_CCR" ref="ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Control Register in Fast/Standard mode (Master mode) </p>

</div>
</div>
<a class="anchor" id="ga851c8a6b598d54c1a805b1632a4078e5"></a><!-- doxytag: member="stm32l1xx.h::I2C_CCR_DUTY" ref="ga851c8a6b598d54c1a805b1632a4078e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fast Mode Duty Cycle </p>

</div>
</div>
<a class="anchor" id="gaea64e5d7eba609ac9a84964bc0bc2def"></a><!-- doxytag: member="stm32l1xx.h::I2C_CCR_FS" ref="gaea64e5d7eba609ac9a84964bc0bc2def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C Master Mode Selection </p>

</div>
</div>
<a class="anchor" id="gaf933b105259a4bc46a957576adb8d96d"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_ACK" ref="gaf933b105259a4bc46a957576adb8d96d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge Enable </p>

</div>
</div>
<a class="anchor" id="ga56729ccf93c5d9f5b5b05002e3a2323c"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_ALERT" ref="ga56729ccf93c5d9f5b5b05002e3a2323c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Alert </p>

</div>
</div>
<a class="anchor" id="ga4598185d9092edfbf943464bcbb342ac"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_ENARP" ref="ga4598185d9092edfbf943464bcbb342ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ARP Enable </p>

</div>
</div>
<a class="anchor" id="ga1d8c219193b11f8507d7b85831d14912"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_ENGC" ref="ga1d8c219193b11f8507d7b85831d14912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General Call Enable </p>

</div>
</div>
<a class="anchor" id="ga40d2eb849f9d55e6298035b61e84ca42"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_ENPEC" ref="ga40d2eb849f9d55e6298035b61e84ca42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PEC Enable </p>

</div>
</div>
<a class="anchor" id="ga197aaca79f64e832af3a0a0864c2a08c"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_NOSTRETCH" ref="ga197aaca79f64e832af3a0a0864c2a08c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Stretching Disable (Slave mode) </p>

</div>
</div>
<a class="anchor" id="ga953b0d38414808db79da116842ed3262"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_PE" ref="ga953b0d38414808db79da116842ed3262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral Enable </p>

</div>
</div>
<a class="anchor" id="gab4d0119253d93a106b5ca704e5020c12"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_PEC" ref="gab4d0119253d93a106b5ca704e5020c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Packet Error Checking </p>

</div>
</div>
<a class="anchor" id="ga34721958229a5983f2e95dfeaa8e55c3"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_POS" ref="ga34721958229a5983f2e95dfeaa8e55c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge/PEC Position (for data reception) </p>

</div>
</div>
<a class="anchor" id="ga001198ff898802888edf58f56d5371c9"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_SMBTYPE" ref="ga001198ff898802888edf58f56d5371c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Type </p>

</div>
</div>
<a class="anchor" id="ga4cfee7b020a49bd037fa7cf27c796abc"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_SMBUS" ref="ga4cfee7b020a49bd037fa7cf27c796abc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Mode </p>

</div>
</div>
<a class="anchor" id="ga2ca7f18dd5bc1130dbefae4ff8736143"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_START" ref="ga2ca7f18dd5bc1130dbefae4ff8736143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Generation </p>

</div>
</div>
<a class="anchor" id="gace70293f3dfa24d448b600fc58e45223"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_STOP" ref="gace70293f3dfa24d448b600fc58e45223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stop Generation </p>

</div>
</div>
<a class="anchor" id="ga8dc661ef13da02e5bcb943f2003d576d"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR1_SWRST" ref="ga8dc661ef13da02e5bcb943f2003d576d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Reset </p>

</div>
</div>
<a class="anchor" id="gadb81d5c91486b873bd0bf279a4ffcf69"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_DMAEN" ref="gadb81d5c91486b873bd0bf279a4ffcf69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Requests Enable </p>

</div>
</div>
<a class="anchor" id="ga293fbe15ed5fd1fc95915bd6437859e7"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_FREQ" ref="ga293fbe15ed5fd1fc95915bd6437859e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;((uint16_t)0x003F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FREQ[5:0] bits (Peripheral Clock Frequency) </p>

</div>
</div>
<a class="anchor" id="ga09d944f5260f40a0eb714d41859e0d23"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_FREQ_0" ref="ga09d944f5260f40a0eb714d41859e0d23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga25ab0ef2a7795e3326900b277479d89c"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_FREQ_1" ref="ga25ab0ef2a7795e3326900b277479d89c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga657af5a02534cc900cbddc260319d845"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_FREQ_2" ref="ga657af5a02534cc900cbddc260319d845" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga655214f8327fd1322998c9d8bffe308d"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_FREQ_3" ref="ga655214f8327fd1322998c9d8bffe308d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga3382a7262743bc824985af7339449386"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_FREQ_4" ref="ga3382a7262743bc824985af7339449386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gad3b1a2b777fcf158c9e4264485682a20"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_FREQ_5" ref="gad3b1a2b777fcf158c9e4264485682a20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga2efbe5d96ed0ce447a45a62e8317a68a"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_ITBUFEN" ref="ga2efbe5d96ed0ce447a45a62e8317a68a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga6f14ae48e4609c2b3645211234cba974"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_ITERREN" ref="ga6f14ae48e4609c2b3645211234cba974" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga3b1ebaf8173090ec469b055b98e585d2"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_ITEVTEN" ref="ga3b1ebaf8173090ec469b055b98e585d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Event Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga6a0955008cbabbb6b726ba0b4f8da609"></a><!-- doxytag: member="stm32l1xx.h::I2C_CR2_LAST" ref="ga6a0955008cbabbb6b726ba0b4f8da609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Last Transfer </p>

</div>
</div>
<a class="anchor" id="gac43021a4a7f79672d27c36a469b301d5"></a><!-- doxytag: member="stm32l1xx.h::I2C_DR_DR" ref="gac43021a4a7f79672d27c36a469b301d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8-bit Data Register </p>

</div>
</div>
<a class="anchor" id="ga8b7c20c81f79d17921718412b8fca6d7"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD0" ref="ga8b7c20c81f79d17921718412b8fca6d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga499a61f0013c5c6fe38b848901f58769"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD1" ref="ga499a61f0013c5c6fe38b848901f58769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8250616a993a5f2bb04cd0f116005864"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD1_7" ref="ga8250616a993a5f2bb04cd0f116005864" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;((uint16_t)0x00FE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface Address </p>

</div>
</div>
<a class="anchor" id="gab44a263e36a7f34d922ff124aebd99c3"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD2" ref="gab44a263e36a7f34d922ff124aebd99c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9584dca3b1b414a63cf7ba75e557155b"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD3" ref="ga9584dca3b1b414a63cf7ba75e557155b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga110b915b907f4bf29ff03da1f077bd97"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD4" ref="ga110b915b907f4bf29ff03da1f077bd97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga0856dee2657cf0a04d79084da86988ca"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD5" ref="ga0856dee2657cf0a04d79084da86988ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga5507af6154f60125dadc4654f57776ca"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD6" ref="ga5507af6154f60125dadc4654f57776ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gaca710515f0aac5abdac02a630e09097c"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD7" ref="gaca710515f0aac5abdac02a630e09097c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gab945eba8b842a253cc64cce722537264"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD8" ref="gab945eba8b842a253cc64cce722537264" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="gab8141dcd63a8429a64d488cc78ef3ec1"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD8_9" ref="gab8141dcd63a8429a64d488cc78ef3ec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface Address </p>

</div>
</div>
<a class="anchor" id="ga10cf2dfc6b1ed55413be06acca413430"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADD9" ref="ga10cf2dfc6b1ed55413be06acca413430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga7d8df80cd27313c896e887aae81fa639"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR1_ADDMODE" ref="ga7d8df80cd27313c896e887aae81fa639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Addressing Mode (Slave mode) </p>

</div>
</div>
<a class="anchor" id="gadd3d8fd1de1f16d051efb52dd3d657c4"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR2_ADD2" ref="gadd3d8fd1de1f16d051efb52dd3d657c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;((uint8_t)0xFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interface address </p>

</div>
</div>
<a class="anchor" id="gab83ed1ee64439cb2734a708445f37e94"></a><!-- doxytag: member="stm32l1xx.h::I2C_OAR2_ENDUAL" ref="gab83ed1ee64439cb2734a708445f37e94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Dual addressing mode enable </p>

</div>
</div>
<a class="anchor" id="ga6faaa55a1e48aa7c1f2b69669901445d"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_ADD10" ref="ga6faaa55a1e48aa7c1f2b69669901445d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>10-bit header sent (Master mode) </p>

</div>
</div>
<a class="anchor" id="ga3db361a4d9dd84b187085a11d933b45d"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_ADDR" ref="ga3db361a4d9dd84b187085a11d933b45d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address sent (master mode)/matched (slave mode) </p>

</div>
</div>
<a class="anchor" id="ga62aa2496d4b3955214a16a7bd998fd88"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_AF" ref="ga62aa2496d4b3955214a16a7bd998fd88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge Failure </p>

</div>
</div>
<a class="anchor" id="gacbc52f6ec6172c71d8b026a22c2f69d2"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_ARLO" ref="gacbc52f6ec6172c71d8b026a22c2f69d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Arbitration Lost (master mode) </p>

</div>
</div>
<a class="anchor" id="ga1d12990c90ab0757dcfea150ea50b227"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_BERR" ref="ga1d12990c90ab0757dcfea150ea50b227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Error </p>

</div>
</div>
<a class="anchor" id="gafb279f85d78cfe5abd3eeb0b40a65ab1"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_BTF" ref="gafb279f85d78cfe5abd3eeb0b40a65ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Byte Transfer Finished </p>

</div>
</div>
<a class="anchor" id="gad42d2435d2e64bf710c701c9b17adfb4"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_OVR" ref="gad42d2435d2e64bf710c701c9b17adfb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Overrun/Underrun </p>

</div>
</div>
<a class="anchor" id="ga4b2976279024e832e53ad12796a7bb71"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_PECERR" ref="ga4b2976279024e832e53ad12796a7bb71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PEC Error in reception </p>

</div>
</div>
<a class="anchor" id="gaf6ebe33c992611bc2e25bbb01c1441a5"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_RXNE" ref="gaf6ebe33c992611bc2e25bbb01c1441a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Register not Empty (receivers) </p>

</div>
</div>
<a class="anchor" id="ga6935c920da59d755d0cf834548a70ec4"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_SB" ref="ga6935c920da59d755d0cf834548a70ec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Bit (Master mode) </p>

</div>
</div>
<a class="anchor" id="ga8df36c38deb8791d0ac3cb5881298c1c"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_SMBALERT" ref="ga8df36c38deb8791d0ac3cb5881298c1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Alert </p>

</div>
</div>
<a class="anchor" id="gaafcea4cdbe2f6da31566c897fa893a7c"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_STOPF" ref="gaafcea4cdbe2f6da31566c897fa893a7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stop detection (Slave mode) </p>

</div>
</div>
<a class="anchor" id="gaef3a1e4921d7c509d1b639c67882c4c9"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_TIMEOUT" ref="gaef3a1e4921d7c509d1b639c67882c4c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timeout or Tlow Error </p>

</div>
</div>
<a class="anchor" id="gafdc4da49c163910203255e384591b6f7"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR1_TXE" ref="gafdc4da49c163910203255e384591b6f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Register Empty (transmitters) </p>

</div>
</div>
<a class="anchor" id="ga3b1e75a82da73ae2873cff1cd27c3179"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR2_BUSY" ref="ga3b1e75a82da73ae2873cff1cd27c3179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Busy </p>

</div>
</div>
<a class="anchor" id="ga79a6a21835e06d9bc48009f4269b7798"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR2_DUALF" ref="ga79a6a21835e06d9bc48009f4269b7798" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Dual Flag (Slave mode) </p>

</div>
</div>
<a class="anchor" id="gaf3aeb79cbe04f7ec1e3c2615921c4fab"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR2_GENCALL" ref="gaf3aeb79cbe04f7ec1e3c2615921c4fab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>General Call Address (Slave mode) </p>

</div>
</div>
<a class="anchor" id="ga75cc361adf0e72e33d6771ebfa17b52d"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR2_MSL" ref="ga75cc361adf0e72e33d6771ebfa17b52d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master/Slave </p>

</div>
</div>
<a class="anchor" id="ga4a4fd5d9c9e2593be920d19a5f6ae732"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR2_PEC" ref="ga4a4fd5d9c9e2593be920d19a5f6ae732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Packet Error Checking Register </p>

</div>
</div>
<a class="anchor" id="gafcf50334903013177a8c6f4e36b8d6fe"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR2_SMBDEFAULT" ref="gafcf50334903013177a8c6f4e36b8d6fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Device Default Address (Slave mode) </p>

</div>
</div>
<a class="anchor" id="gaa07cf3e404f9f57e98d1ba3793079c80"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR2_SMBHOST" ref="gaa07cf3e404f9f57e98d1ba3793079c80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMBus Host Header (Slave mode) </p>

</div>
</div>
<a class="anchor" id="ga288b20416b42a79e591aa80d9a690fca"></a><!-- doxytag: member="stm32l1xx.h::I2C_SR2_TRA" ref="ga288b20416b42a79e591aa80d9a690fca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter/Receiver </p>

</div>
</div>
<a class="anchor" id="gaff77a39aba630647af62dc7f1a5dc218"></a><!-- doxytag: member="stm32l1xx.h::I2C_TRISE_TRISE" ref="gaff77a39aba630647af62dc7f1a5dc218" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum Rise Time in Fast/Standard mode (Master mode) </p>

</div>
</div>
<a class="anchor" id="ga957f7d5f8a0ec1a6956a7f05cfbd97c2"></a><!-- doxytag: member="stm32l1xx.h::IWDG_KR_KEY" ref="ga957f7d5f8a0ec1a6956a7f05cfbd97c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Key value (write only, read 0000h) </p>

</div>
</div>
<a class="anchor" id="ga4de39c5672f17d326fceb5adc9adc090"></a><!-- doxytag: member="stm32l1xx.h::IWDG_PR_PR" ref="ga4de39c5672f17d326fceb5adc9adc090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint8_t)0x07)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PR[2:0] (Prescaler divider) </p>

</div>
</div>
<a class="anchor" id="ga9b727e7882603df1684cbf230520ca76"></a><!-- doxytag: member="stm32l1xx.h::IWDG_PR_PR_0" ref="ga9b727e7882603df1684cbf230520ca76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafba2551b90c68d95c736a116224b473e"></a><!-- doxytag: member="stm32l1xx.h::IWDG_PR_PR_1" ref="gafba2551b90c68d95c736a116224b473e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga55a1d7fde4e3e724a8644652ba9bb2b9"></a><!-- doxytag: member="stm32l1xx.h::IWDG_PR_PR_2" ref="ga55a1d7fde4e3e724a8644652ba9bb2b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga87024bbb19f26def4c4c1510b22d3033"></a><!-- doxytag: member="stm32l1xx.h::IWDG_RLR_RL" ref="ga87024bbb19f26def4c4c1510b22d3033" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint16_t)0x0FFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Watchdog counter reload value </p>

</div>
</div>
<a class="anchor" id="ga269bd5618ba773d32275b93be004c554"></a><!-- doxytag: member="stm32l1xx.h::IWDG_SR_PVU" ref="ga269bd5618ba773d32275b93be004c554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Watchdog prescaler value update </p>

</div>
</div>
<a class="anchor" id="gadffb8339e556a3b10120b15f0dacc232"></a><!-- doxytag: member="stm32l1xx.h::IWDG_SR_RVU" ref="gadffb8339e556a3b10120b15f0dacc232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Watchdog counter reload value update </p>

</div>
</div>
<a class="anchor" id="ga867e710879aff8343966538f96fa9c90"></a><!-- doxytag: member="stm32l1xx.h::LCD_CLR_SOFC" ref="ga867e710879aff8343966538f96fa9c90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90">LCD_CLR_SOFC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Of Frame Flag Clear Bit </p>

</div>
</div>
<a class="anchor" id="ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"></a><!-- doxytag: member="stm32l1xx.h::LCD_CLR_UDDC" ref="ga4f8ca2fa7b8e712cad529fe1e1ea1f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f">LCD_CLR_UDDC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update Display Done Flag Clear Bit </p>

</div>
</div>
<a class="anchor" id="ga4397609bc1c4864c0700e598c75896c5"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_BIAS" ref="ga4397609bc1c4864c0700e598c75896c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5">LCD_CR_BIAS</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BIAS[1:0] bits (Bias selector) </p>

</div>
</div>
<a class="anchor" id="ga321ef6b637dc7d77bd7a50eadf5f7f4c"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_BIAS_0" ref="ga321ef6b637dc7d77bd7a50eadf5f7f4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c">LCD_CR_BIAS_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bias selector Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaef2acc23783afb145f10a09c0c805d75"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_BIAS_1" ref="gaef2acc23783afb145f10a09c0c805d75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75">LCD_CR_BIAS_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bias selector Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacc5175fd82ae61247dbd79db4397a794"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_DUTY" ref="gacc5175fd82ae61247dbd79db4397a794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794">LCD_CR_DUTY</a>&#160;&#160;&#160;((uint32_t)0x0000001C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DUTY[2:0] bits (Duty selector) </p>

</div>
</div>
<a class="anchor" id="ga11d4d20862251ad5031f83abeff1822d"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_DUTY_0" ref="ga11d4d20862251ad5031f83abeff1822d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d">LCD_CR_DUTY_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Duty selector Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga464f4f54856bd3d4127e75c1074a91ba"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_DUTY_1" ref="ga464f4f54856bd3d4127e75c1074a91ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba">LCD_CR_DUTY_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Duty selector Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf838a811aba1e1d7c85beef3ca1075da"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_DUTY_2" ref="gaf838a811aba1e1d7c85beef3ca1075da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da">LCD_CR_DUTY_2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Duty selector Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga61abf5d141101dd94334064b4f2d78ed"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_LCDEN" ref="ga61abf5d141101dd94334064b4f2d78ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed">LCD_CR_LCDEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LCD Enable Bit </p>

</div>
</div>
<a class="anchor" id="gaa000a53825d3b8de33bf5c1175df17d0"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_MUX_SEG" ref="gaa000a53825d3b8de33bf5c1175df17d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0">LCD_CR_MUX_SEG</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mux Segment Enable Bit </p>

</div>
</div>
<a class="anchor" id="gac92ad348089092948b8730a2cc08eee1"></a><!-- doxytag: member="stm32l1xx.h::LCD_CR_VSEL" ref="gac92ad348089092948b8730a2cc08eee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1">LCD_CR_VSEL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Voltage source selector Bit </p>

</div>
</div>
<a class="anchor" id="ga64173ee59436883ede2d4b7b9d5b7fe9"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_BLINK" ref="ga64173ee59436883ede2d4b7b9d5b7fe9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9">LCD_FCR_BLINK</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLINK[1:0] bits (Blink Enable) </p>

</div>
</div>
<a class="anchor" id="ga1ab05cab944d6911f3ea12c683c4da9f"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_BLINK_0" ref="ga1ab05cab944d6911f3ea12c683c4da9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f">LCD_FCR_BLINK_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga989d4e0b019f1ad923e903152d9391de"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_BLINK_1" ref="ga989d4e0b019f1ad923e903152d9391de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de">LCD_FCR_BLINK_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0c4bce5d67305640a8d581483ff68502"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_BLINKF" ref="ga0c4bce5d67305640a8d581483ff68502" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502">LCD_FCR_BLINKF</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLINKF[2:0] bits (Blink Frequency) </p>

</div>
</div>
<a class="anchor" id="gafd10a6e9b9a0124317a03f4da8d42f0e"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_BLINKF_0" ref="gafd10a6e9b9a0124317a03f4da8d42f0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e">LCD_FCR_BLINKF_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3a9930d11bb778d0c1cb4c2c97e1d77e"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_BLINKF_1" ref="ga3a9930d11bb778d0c1cb4c2c97e1d77e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e">LCD_FCR_BLINKF_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaff7dc633b07c2df975ae030cf074391"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_BLINKF_2" ref="gaaff7dc633b07c2df975ae030cf074391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391">LCD_FCR_BLINKF_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga983bbe7a0d28e2ec90613ae091c49109"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_CC" ref="ga983bbe7a0d28e2ec90613ae091c49109" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109">LCD_FCR_CC</a>&#160;&#160;&#160;((uint32_t)0x00001C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC[2:0] bits (Contrast Control) </p>

</div>
</div>
<a class="anchor" id="ga5f6e4f982be62b336908e5de428f410e"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_CC_0" ref="ga5f6e4f982be62b336908e5de428f410e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e">LCD_FCR_CC_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga287da2fa10a3d67624d6ded92093bf01"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_CC_1" ref="ga287da2fa10a3d67624d6ded92093bf01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01">LCD_FCR_CC_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4746b780884c6e8f466e5a1dde2f2837"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_CC_2" ref="ga4746b780884c6e8f466e5a1dde2f2837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837">LCD_FCR_CC_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3ffc36386c01f57b590e112a9d033a61"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_DEAD" ref="ga3ffc36386c01f57b590e112a9d033a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61">LCD_FCR_DEAD</a>&#160;&#160;&#160;((uint32_t)0x00000380)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DEAD[2:0] bits (DEAD Time) </p>

</div>
</div>
<a class="anchor" id="ga6eb94c7ac631988791d732096abe0e38"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_DEAD_0" ref="ga6eb94c7ac631988791d732096abe0e38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38">LCD_FCR_DEAD_0</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4843bf446f93b7b61f57d21dfa0f9ed6"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_DEAD_1" ref="ga4843bf446f93b7b61f57d21dfa0f9ed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6">LCD_FCR_DEAD_1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga89db21c68833f67d7ac005f0dcaabea8"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_DEAD_2" ref="ga89db21c68833f67d7ac005f0dcaabea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8">LCD_FCR_DEAD_2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2530d4faede144d475c7ffecac76a064"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_DIV" ref="ga2530d4faede144d475c7ffecac76a064" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064">LCD_FCR_DIV</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DIV[3:0] bits (Divider) </p>

</div>
</div>
<a class="anchor" id="gabb56fb376147906eb7721ce5485fd9bd"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_HD" ref="gabb56fb376147906eb7721ce5485fd9bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd">LCD_FCR_HD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>High Drive Enable Bit </p>

</div>
</div>
<a class="anchor" id="ga88601874331aec2df88db92c766cef7e"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_PON" ref="ga88601874331aec2df88db92c766cef7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e">LCD_FCR_PON</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PON[2:0] bits (Puls ON Duration) </p>

</div>
</div>
<a class="anchor" id="ga6000d35c986e02ad994377ddff7f0116"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_PON_0" ref="ga6000d35c986e02ad994377ddff7f0116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116">LCD_FCR_PON_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6e4b9748e9b5d5fbed815703263cea68"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_PON_1" ref="ga6e4b9748e9b5d5fbed815703263cea68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68">LCD_FCR_PON_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga77924f460c41623e94426355bcf8c1c5"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_PON_2" ref="ga77924f460c41623e94426355bcf8c1c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5">LCD_FCR_PON_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaea016a68295da006c27124544d10413f"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_PS" ref="gaea016a68295da006c27124544d10413f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f">LCD_FCR_PS</a>&#160;&#160;&#160;((uint32_t)0x03C00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PS[3:0] bits (Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga93b0c2155e8a5433ac5a8f939ddc5daf"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_SOFIE" ref="ga93b0c2155e8a5433ac5a8f939ddc5daf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf">LCD_FCR_SOFIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start of Frame Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="gad248b9bb8b5c851269efa899c871213d"></a><!-- doxytag: member="stm32l1xx.h::LCD_FCR_UDDIE" ref="gad248b9bb8b5c851269efa899c871213d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d">LCD_FCR_UDDIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update Display Done Interrupt Enable Bit </p>

</div>
</div>
<a class="anchor" id="gaa9b1f11891e4cb10b1a0898731b1f1ca"></a><!-- doxytag: member="stm32l1xx.h::LCD_RAM_SEGMENT_DATA" ref="gaa9b1f11891e4cb10b1a0898731b1f1ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca">LCD_RAM_SEGMENT_DATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Segment Data Bits </p>

</div>
</div>
<a class="anchor" id="ga3c4ee676b44117516e00a1b26dd236c7"></a><!-- doxytag: member="stm32l1xx.h::LCD_SR_ENS" ref="ga3c4ee676b44117516e00a1b26dd236c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7">LCD_SR_ENS</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LCD Enabled Bit </p>

</div>
</div>
<a class="anchor" id="ga1318e3c0ca61e23fabd6768d3f118b90"></a><!-- doxytag: member="stm32l1xx.h::LCD_SR_FCRSR" ref="ga1318e3c0ca61e23fabd6768d3f118b90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90">LCD_SR_FCRSR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LCD FCR Register Synchronization Flag Bit </p>

</div>
</div>
<a class="anchor" id="gae3d84dae053fd48fa2e262836732d3d9"></a><!-- doxytag: member="stm32l1xx.h::LCD_SR_RDY" ref="gae3d84dae053fd48fa2e262836732d3d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9">LCD_SR_RDY</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ready Flag Bit </p>

</div>
</div>
<a class="anchor" id="ga394cb9312119b288d21c60701706488e"></a><!-- doxytag: member="stm32l1xx.h::LCD_SR_SOF" ref="ga394cb9312119b288d21c60701706488e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e">LCD_SR_SOF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Of Frame Flag Bit </p>

</div>
</div>
<a class="anchor" id="gabee96fbee4ff2e98bf625b80b6ab010c"></a><!-- doxytag: member="stm32l1xx.h::LCD_SR_UDD" ref="gabee96fbee4ff2e98bf625b80b6ab010c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c">LCD_SR_UDD</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update Display Done Flag Bit </p>

</div>
</div>
<a class="anchor" id="ga4bf114a777bdeb33d47941c1497df317"></a><!-- doxytag: member="stm32l1xx.h::LCD_SR_UDR" ref="ga4bf114a777bdeb33d47941c1497df317" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317">LCD_SR_UDR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update Display Request Bit </p>

</div>
</div>
<a class="anchor" id="ga00015005adbb6e281ac05f29b862772b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE" ref="ga00015005adbb6e281ac05f29b862772b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">NVIC_IABR_ACTIVE</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt active flags </p>

</div>
</div>
<a class="anchor" id="gaf96b2c2bf18a5845f65c23761f35c20c"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_0" ref="gaf96b2c2bf18a5845f65c23761f35c20c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">NVIC_IABR_ACTIVE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="ga29b032782f6ee599b3e6c67a915f2a77"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_1" ref="ga29b032782f6ee599b3e6c67a915f2a77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">NVIC_IABR_ACTIVE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1c29cb59542e009f5908814bc73f699a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_10" ref="ga1c29cb59542e009f5908814bc73f699a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">NVIC_IABR_ACTIVE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="gaae3ac5a2c4b87dc781facd9f0ab2faa9"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_11" ref="gaae3ac5a2c4b87dc781facd9f0ab2faa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">NVIC_IABR_ACTIVE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="gaf67765093e4ee4b2911e5f29b011e1a1"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_12" ref="gaf67765093e4ee4b2911e5f29b011e1a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">NVIC_IABR_ACTIVE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="ga29b52deba459b2a9a6d2379c9b0b0c26"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_13" ref="ga29b52deba459b2a9a6d2379c9b0b0c26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">NVIC_IABR_ACTIVE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="ga393379d79019d81602dbc4311edc21fe"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_14" ref="ga393379d79019d81602dbc4311edc21fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">NVIC_IABR_ACTIVE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="gab9abe638115ec30e599c34c839515dd4"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_15" ref="gab9abe638115ec30e599c34c839515dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">NVIC_IABR_ACTIVE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="gadac87de01e114b011a900bca17e7b729"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_16" ref="gadac87de01e114b011a900bca17e7b729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">NVIC_IABR_ACTIVE_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="gac7a870327f07feef53199fe4befb2464"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_17" ref="gac7a870327f07feef53199fe4befb2464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">NVIC_IABR_ACTIVE_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="ga16bd00a6c07b193fa07761bc4c68cf1a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_18" ref="ga16bd00a6c07b193fa07761bc4c68cf1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">NVIC_IABR_ACTIVE_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="ga5368786bfb44b9d31c62c180cf089b77"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_19" ref="ga5368786bfb44b9d31c62c180cf089b77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">NVIC_IABR_ACTIVE_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="ga87128e17a9e614347d5b27f2e53c92cc"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_2" ref="ga87128e17a9e614347d5b27f2e53c92cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">NVIC_IABR_ACTIVE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="gaad1a8c8e757e6d7a30c4dc2073693724"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_20" ref="gaad1a8c8e757e6d7a30c4dc2073693724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">NVIC_IABR_ACTIVE_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga89fc27cdcb3a0291dcb03b8d2537b566"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_21" ref="ga89fc27cdcb3a0291dcb03b8d2537b566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">NVIC_IABR_ACTIVE_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="ga1a1e16e90060fae9442e54a02aade2c3"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_22" ref="ga1a1e16e90060fae9442e54a02aade2c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">NVIC_IABR_ACTIVE_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="ga423a9b1f0e4d06137bceaea3d482d7f9"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_23" ref="ga423a9b1f0e4d06137bceaea3d482d7f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">NVIC_IABR_ACTIVE_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="ga2a7cb5ecc8420bde213d4e25d698bad0"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_24" ref="ga2a7cb5ecc8420bde213d4e25d698bad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">NVIC_IABR_ACTIVE_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="ga3be82eac5db87b085ced6424940e36d7"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_25" ref="ga3be82eac5db87b085ced6424940e36d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">NVIC_IABR_ACTIVE_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="ga5b17346a5573c34ca0d8fc3e8ebee702"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_26" ref="ga5b17346a5573c34ca0d8fc3e8ebee702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">NVIC_IABR_ACTIVE_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="ga2a42e366c56ce09eb944c8f20c520004"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_27" ref="ga2a42e366c56ce09eb944c8f20c520004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">NVIC_IABR_ACTIVE_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="gad2736661ca2d3411bede3dfdbe51edbb"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_28" ref="gad2736661ca2d3411bede3dfdbe51edbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">NVIC_IABR_ACTIVE_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="ga9e2b52a462248fe00401170951e51e10"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_29" ref="ga9e2b52a462248fe00401170951e51e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">NVIC_IABR_ACTIVE_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="ga0b70628725abd184e4f3258f25552ad4"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_3" ref="ga0b70628725abd184e4f3258f25552ad4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">NVIC_IABR_ACTIVE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="ga41ab2699910a3c837f177b81e5c40d33"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_30" ref="ga41ab2699910a3c837f177b81e5c40d33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">NVIC_IABR_ACTIVE_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="ga7816041fba7d83cd8b3dd1ba10f80c4a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_31" ref="ga7816041fba7d83cd8b3dd1ba10f80c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">NVIC_IABR_ACTIVE_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="gad31486ae04d73eace12011a850855ffc"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_4" ref="gad31486ae04d73eace12011a850855ffc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">NVIC_IABR_ACTIVE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="gaabdfde449fc6a3c5c6bf5236ebbd14e5"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_5" ref="gaabdfde449fc6a3c5c6bf5236ebbd14e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">NVIC_IABR_ACTIVE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="ga9888c42aada7bd962b44a207954f7209"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_6" ref="ga9888c42aada7bd962b44a207954f7209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">NVIC_IABR_ACTIVE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="ga9028f6886fca410cb526352999f4911a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_7" ref="ga9028f6886fca410cb526352999f4911a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">NVIC_IABR_ACTIVE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga101fc66c184d311ee995db2c8c82ef95"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_8" ref="ga101fc66c184d311ee995db2c8c82ef95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">NVIC_IABR_ACTIVE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="gaed6521600ff1bccc832e252b1b5676dd"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IABR_ACTIVE_9" ref="gaed6521600ff1bccc832e252b1b5676dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">NVIC_IABR_ACTIVE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="gabb8048ac27c64c34aef747eb3845f07d"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA" ref="gabb8048ac27c64c34aef747eb3845f07d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">NVIC_ICER_CLRENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt clear-enable bits </p>

</div>
</div>
<a class="anchor" id="gad7c0e8d7ead740fbbc6efe1b44336c4d"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_0" ref="gad7c0e8d7ead740fbbc6efe1b44336c4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">NVIC_ICER_CLRENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="ga701dd2c4365790c5a9506ecc41f9fe3c"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_1" ref="ga701dd2c4365790c5a9506ecc41f9fe3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">NVIC_ICER_CLRENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="gad9b17e9837b0b1ccf28f7309afba8aa7"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_10" ref="gad9b17e9837b0b1ccf28f7309afba8aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">NVIC_ICER_CLRENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="gae1e4b35a58a123c2e8fa4edb7e81aaeb"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_11" ref="gae1e4b35a58a123c2e8fa4edb7e81aaeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">NVIC_ICER_CLRENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="ga521ef47669c32ba4b6fb34cdee181115"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_12" ref="ga521ef47669c32ba4b6fb34cdee181115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">NVIC_ICER_CLRENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="ga6f787e52461b5e3f777290ac4b8ff6fc"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_13" ref="ga6f787e52461b5e3f777290ac4b8ff6fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">NVIC_ICER_CLRENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="gac937ce62879648e947d70a4db16727f0"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_14" ref="gac937ce62879648e947d70a4db16727f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">NVIC_ICER_CLRENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="gaa6a88004a2ac9b270d73ab1ff53300bb"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_15" ref="gaa6a88004a2ac9b270d73ab1ff53300bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">NVIC_ICER_CLRENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="ga73de40429d453b0a63ea4ed788e949f0"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_16" ref="ga73de40429d453b0a63ea4ed788e949f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">NVIC_ICER_CLRENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="ga393cfbe5e1ce46220aa5ebd9a1891d97"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_17" ref="ga393cfbe5e1ce46220aa5ebd9a1891d97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">NVIC_ICER_CLRENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="ga7fa2d0859938af8374b0ee52c7acb04b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_18" ref="ga7fa2d0859938af8374b0ee52c7acb04b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">NVIC_ICER_CLRENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="ga02572a777aeac75a01c94f56e23ff07b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_19" ref="ga02572a777aeac75a01c94f56e23ff07b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">NVIC_ICER_CLRENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="gace5cb2478698a64c214d63d79aeeed75"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_2" ref="gace5cb2478698a64c214d63d79aeeed75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">NVIC_ICER_CLRENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8df2313e7432cabddba0b974b8f4f020"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_20" ref="ga8df2313e7432cabddba0b974b8f4f020" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">NVIC_ICER_CLRENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga16c4599364e72b2d88ac386144a3fe7e"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_21" ref="ga16c4599364e72b2d88ac386144a3fe7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">NVIC_ICER_CLRENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="ga16b9bade4bebc1c058325e1aafc3fd8f"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_22" ref="ga16b9bade4bebc1c058325e1aafc3fd8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">NVIC_ICER_CLRENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="gaa92531bd55ca6aa771993210d485c0f7"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_23" ref="gaa92531bd55ca6aa771993210d485c0f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">NVIC_ICER_CLRENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="gab41766a9f4345819d8eea33b8753b9f6"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_24" ref="gab41766a9f4345819d8eea33b8753b9f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">NVIC_ICER_CLRENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="gac1bb79682735090f6c1bbf2b298f6c5b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_25" ref="gac1bb79682735090f6c1bbf2b298f6c5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">NVIC_ICER_CLRENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="ga0e63dfa3c37961071f48a76fd34e92e9"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_26" ref="ga0e63dfa3c37961071f48a76fd34e92e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">NVIC_ICER_CLRENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="gada1793fa80d1a517c94dc975dc1270bc"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_27" ref="gada1793fa80d1a517c94dc975dc1270bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">NVIC_ICER_CLRENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="ga9b389b9803af7187df08ab3031be9509"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_28" ref="ga9b389b9803af7187df08ab3031be9509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">NVIC_ICER_CLRENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="gacac7e634d9726387b9026c9504e52582"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_29" ref="gacac7e634d9726387b9026c9504e52582" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">NVIC_ICER_CLRENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="gaff9f3ef9ac99c1b266ab1d8963b36560"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_3" ref="gaff9f3ef9ac99c1b266ab1d8963b36560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">NVIC_ICER_CLRENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="ga11d39e1daa7b9c636fe16951745b011d"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_30" ref="ga11d39e1daa7b9c636fe16951745b011d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">NVIC_ICER_CLRENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="gafb10af18569712590c4db5476292cf6f"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_31" ref="gafb10af18569712590c4db5476292cf6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">NVIC_ICER_CLRENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="ga892fafa00274551ee17971c5f419138b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_4" ref="ga892fafa00274551ee17971c5f419138b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">NVIC_ICER_CLRENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="gadfd48066d81ddc85be2cb4dd71ddcb60"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_5" ref="gadfd48066d81ddc85be2cb4dd71ddcb60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">NVIC_ICER_CLRENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="ga6a92307738d1730bd21d55c6c065b526"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_6" ref="ga6a92307738d1730bd21d55c6c065b526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">NVIC_ICER_CLRENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="gad7132ff32947d90bf2f537591e77823c"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_7" ref="gad7132ff32947d90bf2f537591e77823c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">NVIC_ICER_CLRENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga08b4758eebf43cc2bfc8183a3517c8c0"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_8" ref="ga08b4758eebf43cc2bfc8183a3517c8c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">NVIC_ICER_CLRENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="ga5f11ecc81c128ad3ef27899cd2a048dd"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICER_CLRENA_9" ref="ga5f11ecc81c128ad3ef27899cd2a048dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">NVIC_ICER_CLRENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="gae3c6a7e54654b4873816afad7984fbb0"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND" ref="gae3c6a7e54654b4873816afad7984fbb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">NVIC_ICPR_CLRPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt clear-pending bits </p>

</div>
</div>
<a class="anchor" id="gafecd77abe8ff78b4679c965b11e31ac3"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_0" ref="gafecd77abe8ff78b4679c965b11e31ac3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">NVIC_ICPR_CLRPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="gad1a68ba7be8374cbedfe18c15a852100"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_1" ref="gad1a68ba7be8374cbedfe18c15a852100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">NVIC_ICPR_CLRPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="gae9631ca376fd2fb30ca9fba782dbcebc"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_10" ref="gae9631ca376fd2fb30ca9fba782dbcebc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">NVIC_ICPR_CLRPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="ga65a8a83be00f68acd6d3a6d8dcd81c73"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_11" ref="ga65a8a83be00f68acd6d3a6d8dcd81c73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">NVIC_ICPR_CLRPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="gac1535690e1151004707902cc49f280d2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_12" ref="gac1535690e1151004707902cc49f280d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">NVIC_ICPR_CLRPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="ga704f098169cbfd48746e6fdb647cb139"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_13" ref="ga704f098169cbfd48746e6fdb647cb139" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">NVIC_ICPR_CLRPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="ga764a5bb88ee730049cdaa9823238e4eb"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_14" ref="ga764a5bb88ee730049cdaa9823238e4eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">NVIC_ICPR_CLRPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="ga641b9f2fc8a75d9a0f08ee9e764ae67e"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_15" ref="ga641b9f2fc8a75d9a0f08ee9e764ae67e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">NVIC_ICPR_CLRPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="ga9563b3bc48251e3048bba95dcd8ce2ed"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_16" ref="ga9563b3bc48251e3048bba95dcd8ce2ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">NVIC_ICPR_CLRPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="gacafd4aa7dbd587713c5f8460021ffbbf"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_17" ref="gacafd4aa7dbd587713c5f8460021ffbbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">NVIC_ICPR_CLRPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="gacb158cb09839a27399daaec82596bdae"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_18" ref="gacb158cb09839a27399daaec82596bdae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">NVIC_ICPR_CLRPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="ga4fa77e3164f76f55c8b65716f7e78b3c"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_19" ref="ga4fa77e3164f76f55c8b65716f7e78b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">NVIC_ICPR_CLRPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="ga3ad0271ce6eb2fd787881a526acc9ecf"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_2" ref="ga3ad0271ce6eb2fd787881a526acc9ecf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">NVIC_ICPR_CLRPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="ga913321e79e4566f2589d0cf0cbc69951"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_20" ref="ga913321e79e4566f2589d0cf0cbc69951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">NVIC_ICPR_CLRPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga82b95b5d83cfed1dc8e93252f350738f"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_21" ref="ga82b95b5d83cfed1dc8e93252f350738f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">NVIC_ICPR_CLRPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="gaa48498de37ce0e3630539a40e9748ac8"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_22" ref="gaa48498de37ce0e3630539a40e9748ac8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">NVIC_ICPR_CLRPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="ga7976e3ca5e53e365b2d5fe622f738800"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_23" ref="ga7976e3ca5e53e365b2d5fe622f738800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">NVIC_ICPR_CLRPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="ga2a5aa740ee8b8ddcc9e28cad9cc2e287"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_24" ref="ga2a5aa740ee8b8ddcc9e28cad9cc2e287" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">NVIC_ICPR_CLRPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="gae71fd6b864214fc20cda783f983a3b99"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_25" ref="gae71fd6b864214fc20cda783f983a3b99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">NVIC_ICPR_CLRPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="gae5d5368aef48a813695090fd367ec4a6"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_26" ref="gae5d5368aef48a813695090fd367ec4a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">NVIC_ICPR_CLRPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="ga8092ee7e81ecfa33294e8dc972e736a1"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_27" ref="ga8092ee7e81ecfa33294e8dc972e736a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">NVIC_ICPR_CLRPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="ga0e05fe155495b02aa07f086600d362af"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_28" ref="ga0e05fe155495b02aa07f086600d362af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">NVIC_ICPR_CLRPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="gacd72eea853122e43a77db5d11cf189b2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_29" ref="gacd72eea853122e43a77db5d11cf189b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">NVIC_ICPR_CLRPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="ga601ded5d1439ded3a734b80ae3d9ac42"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_3" ref="ga601ded5d1439ded3a734b80ae3d9ac42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">NVIC_ICPR_CLRPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="ga3482d26f4a66f2e345f5877e5b7d4f59"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_30" ref="ga3482d26f4a66f2e345f5877e5b7d4f59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">NVIC_ICPR_CLRPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="gabfb29b21f8ac81d048b70b6ae17518ee"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_31" ref="gabfb29b21f8ac81d048b70b6ae17518ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">NVIC_ICPR_CLRPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="ga8fa186cf67d658dae40dd70cd0b55456"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_4" ref="ga8fa186cf67d658dae40dd70cd0b55456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">NVIC_ICPR_CLRPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="ga0560ad9cc66e9a4d3b6d918745752350"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_5" ref="ga0560ad9cc66e9a4d3b6d918745752350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">NVIC_ICPR_CLRPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="ga81743f1b0f020b023cd627dc6b46eed0"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_6" ref="ga81743f1b0f020b023cd627dc6b46eed0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">NVIC_ICPR_CLRPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="ga167cc46ce9628e5cbc971f9248fadbc9"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_7" ref="ga167cc46ce9628e5cbc971f9248fadbc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">NVIC_ICPR_CLRPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga19da2023fbcc3856feb1c5e8143d3126"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_8" ref="ga19da2023fbcc3856feb1c5e8143d3126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">NVIC_ICPR_CLRPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="ga8047a8411c6e505edab25c0c7db179df"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ICPR_CLRPEND_9" ref="ga8047a8411c6e505edab25c0c7db179df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">NVIC_ICPR_CLRPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="ga7a3b08d85a1acb7ceb1e099323dcccab"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR0_PRI_0" ref="ga7a3b08d85a1acb7ceb1e099323dcccab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">NVIC_IPR0_PRI_0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 0 </p>

</div>
</div>
<a class="anchor" id="ga23faf79e734bfdb5799fac5916ff10cb"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR0_PRI_1" ref="ga23faf79e734bfdb5799fac5916ff10cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">NVIC_IPR0_PRI_1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 1 </p>

</div>
</div>
<a class="anchor" id="ga80ea52e5abb18a63bd4c7578e47a1446"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR0_PRI_2" ref="ga80ea52e5abb18a63bd4c7578e47a1446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">NVIC_IPR0_PRI_2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 2 </p>

</div>
</div>
<a class="anchor" id="ga9104db3d83a6c566e8bfd2a4b33a7145"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR0_PRI_3" ref="ga9104db3d83a6c566e8bfd2a4b33a7145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">NVIC_IPR0_PRI_3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 3 </p>

</div>
</div>
<a class="anchor" id="ga1282075e5142524bb85e3d2df0102501"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR1_PRI_4" ref="ga1282075e5142524bb85e3d2df0102501" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">NVIC_IPR1_PRI_4</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 4 </p>

</div>
</div>
<a class="anchor" id="gaa63b4e9a76d033470c30e0858306ddb2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR1_PRI_5" ref="gaa63b4e9a76d033470c30e0858306ddb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">NVIC_IPR1_PRI_5</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 5 </p>

</div>
</div>
<a class="anchor" id="ga8b2966818c404ea29e2db4667a3a6f41"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR1_PRI_6" ref="ga8b2966818c404ea29e2db4667a3a6f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">NVIC_IPR1_PRI_6</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 6 </p>

</div>
</div>
<a class="anchor" id="ga96c1da5dac82bf4644b0a11c3a39cb2d"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR1_PRI_7" ref="ga96c1da5dac82bf4644b0a11c3a39cb2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">NVIC_IPR1_PRI_7</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 7 </p>

</div>
</div>
<a class="anchor" id="gad2498ad6390c001f5520f17600935041"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR2_PRI_10" ref="gad2498ad6390c001f5520f17600935041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">NVIC_IPR2_PRI_10</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 10 </p>

</div>
</div>
<a class="anchor" id="ga33f3bb417d3518b39303b9523c1461c1"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR2_PRI_11" ref="ga33f3bb417d3518b39303b9523c1461c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">NVIC_IPR2_PRI_11</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 11 </p>

</div>
</div>
<a class="anchor" id="gad02b1193affeeae87f9b1e8af4feded1"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR2_PRI_8" ref="gad02b1193affeeae87f9b1e8af4feded1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">NVIC_IPR2_PRI_8</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 8 </p>

</div>
</div>
<a class="anchor" id="ga98647b92f40858b03174d73fa9aa50e2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR2_PRI_9" ref="ga98647b92f40858b03174d73fa9aa50e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">NVIC_IPR2_PRI_9</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 9 </p>

</div>
</div>
<a class="anchor" id="ga1a5871dc95a2ca809773a1dde818c63c"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR3_PRI_12" ref="ga1a5871dc95a2ca809773a1dde818c63c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">NVIC_IPR3_PRI_12</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 12 </p>

</div>
</div>
<a class="anchor" id="gada03b8dae40bf704e4bf523d1aa22496"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR3_PRI_13" ref="gada03b8dae40bf704e4bf523d1aa22496" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">NVIC_IPR3_PRI_13</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 13 </p>

</div>
</div>
<a class="anchor" id="ga966d733853ca1b07d12b7c66bfe7eb3c"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR3_PRI_14" ref="ga966d733853ca1b07d12b7c66bfe7eb3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">NVIC_IPR3_PRI_14</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 14 </p>

</div>
</div>
<a class="anchor" id="ga9bd3de39c1d0c6c9efbb9fab3b62d094"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR3_PRI_15" ref="ga9bd3de39c1d0c6c9efbb9fab3b62d094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">NVIC_IPR3_PRI_15</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 15 </p>

</div>
</div>
<a class="anchor" id="gacbc57da3ac7ef9d6de3b0a1ad84a35c3"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR4_PRI_16" ref="gacbc57da3ac7ef9d6de3b0a1ad84a35c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">NVIC_IPR4_PRI_16</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 16 </p>

</div>
</div>
<a class="anchor" id="ga8fbcf647ec5f3b88447c40d82cbba784"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR4_PRI_17" ref="ga8fbcf647ec5f3b88447c40d82cbba784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">NVIC_IPR4_PRI_17</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 17 </p>

</div>
</div>
<a class="anchor" id="ga5980ea116aae6400b74fcbb7ab69db05"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR4_PRI_18" ref="ga5980ea116aae6400b74fcbb7ab69db05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">NVIC_IPR4_PRI_18</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 18 </p>

</div>
</div>
<a class="anchor" id="ga5d53e0b085d3151bead07fae93f507b8"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR4_PRI_19" ref="ga5d53e0b085d3151bead07fae93f507b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">NVIC_IPR4_PRI_19</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 19 </p>

</div>
</div>
<a class="anchor" id="gaa03b60b41f202d008226bc4a9596a833"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR5_PRI_20" ref="gaa03b60b41f202d008226bc4a9596a833" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">NVIC_IPR5_PRI_20</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 20 </p>

</div>
</div>
<a class="anchor" id="gac98a9cb7398fba35957f0d9a39451506"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR5_PRI_21" ref="gac98a9cb7398fba35957f0d9a39451506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">NVIC_IPR5_PRI_21</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 21 </p>

</div>
</div>
<a class="anchor" id="gab8b37a77e86e910e5f16fec4c1bac200"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR5_PRI_22" ref="gab8b37a77e86e910e5f16fec4c1bac200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">NVIC_IPR5_PRI_22</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 22 </p>

</div>
</div>
<a class="anchor" id="gabc2bc84f21dc418ebca068a7a74fbf13"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR5_PRI_23" ref="gabc2bc84f21dc418ebca068a7a74fbf13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">NVIC_IPR5_PRI_23</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 23 </p>

</div>
</div>
<a class="anchor" id="gac35639332d0dd2169659dacb334be746"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR6_PRI_24" ref="gac35639332d0dd2169659dacb334be746" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">NVIC_IPR6_PRI_24</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 24 </p>

</div>
</div>
<a class="anchor" id="ga31813e988f709143c47b376411b63be3"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR6_PRI_25" ref="ga31813e988f709143c47b376411b63be3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">NVIC_IPR6_PRI_25</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 25 </p>

</div>
</div>
<a class="anchor" id="gae874a405758adfc16a21ab2492cc01aa"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR6_PRI_26" ref="gae874a405758adfc16a21ab2492cc01aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">NVIC_IPR6_PRI_26</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 26 </p>

</div>
</div>
<a class="anchor" id="ga6cc988dabd555381a1e8546e8b0d4152"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR6_PRI_27" ref="ga6cc988dabd555381a1e8546e8b0d4152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">NVIC_IPR6_PRI_27</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 27 </p>

</div>
</div>
<a class="anchor" id="ga8c01a412ea1d6b0659e53f23edaa42b9"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR7_PRI_28" ref="ga8c01a412ea1d6b0659e53f23edaa42b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">NVIC_IPR7_PRI_28</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 28 </p>

</div>
</div>
<a class="anchor" id="gab867187fcd218881e0309938fe902674"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR7_PRI_29" ref="gab867187fcd218881e0309938fe902674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">NVIC_IPR7_PRI_29</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 29 </p>

</div>
</div>
<a class="anchor" id="gabe7e7058f4cf233a7b220bfeb1048443"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR7_PRI_30" ref="gabe7e7058f4cf233a7b220bfeb1048443" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">NVIC_IPR7_PRI_30</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 30 </p>

</div>
</div>
<a class="anchor" id="ga8df57e06dd24110f7a228efa85131bbe"></a><!-- doxytag: member="stm32l1xx.h::NVIC_IPR7_PRI_31" ref="ga8df57e06dd24110f7a228efa85131bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">NVIC_IPR7_PRI_31</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of interrupt 31 </p>

</div>
</div>
<a class="anchor" id="ga524d6bb507267b757f54a89b89a8b7b2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA" ref="ga524d6bb507267b757f54a89b89a8b7b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">NVIC_ISER_SETENA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt set enable bits </p>

</div>
</div>
<a class="anchor" id="ga4682204947d21842495025382e45a8fb"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_0" ref="ga4682204947d21842495025382e45a8fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">NVIC_ISER_SETENA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3f31ee863432615256b137741793a77a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_1" ref="ga3f31ee863432615256b137741793a77a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">NVIC_ISER_SETENA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa9a05a01f82e832e6da3452d39a7a6e2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_10" ref="gaa9a05a01f82e832e6da3452d39a7a6e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">NVIC_ISER_SETENA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="ga3b78aa3c425d86301dc148de43115b48"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_11" ref="ga3b78aa3c425d86301dc148de43115b48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">NVIC_ISER_SETENA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="ga447fc01ce241d2ae3cdb631498587efd"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_12" ref="ga447fc01ce241d2ae3cdb631498587efd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">NVIC_ISER_SETENA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="ga320d26a7e0e94b3f459bec4c90a3559a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_13" ref="ga320d26a7e0e94b3f459bec4c90a3559a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">NVIC_ISER_SETENA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="ga3dcc230344b6e3401962a260e9ad7d45"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_14" ref="ga3dcc230344b6e3401962a260e9ad7d45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">NVIC_ISER_SETENA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="ga4c792f54013ef2bf46392c813a9f966e"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_15" ref="ga4c792f54013ef2bf46392c813a9f966e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">NVIC_ISER_SETENA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="ga574e2c400afa40e90866dec2746b6e3a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_16" ref="ga574e2c400afa40e90866dec2746b6e3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">NVIC_ISER_SETENA_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="ga5e6e7ac573075a189cafae29dee4af3e"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_17" ref="ga5e6e7ac573075a189cafae29dee4af3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">NVIC_ISER_SETENA_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="ga79519b08aa1fbf9449d754f03eaa49d6"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_18" ref="ga79519b08aa1fbf9449d754f03eaa49d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">NVIC_ISER_SETENA_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="gaf92a4a2157b8a53c07d0f13f6acc9d6b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_19" ref="gaf92a4a2157b8a53c07d0f13f6acc9d6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">NVIC_ISER_SETENA_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="ga95058dbce83ff1339536029665d216e8"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_2" ref="ga95058dbce83ff1339536029665d216e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">NVIC_ISER_SETENA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="ga765aebd3b4d179659c11212754d495d4"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_20" ref="ga765aebd3b4d179659c11212754d495d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">NVIC_ISER_SETENA_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga8b78a46bbcf70086a2cd26973f7420cd"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_21" ref="ga8b78a46bbcf70086a2cd26973f7420cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">NVIC_ISER_SETENA_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="ga2166c96acab924d0cc6e84c019046a78"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_22" ref="ga2166c96acab924d0cc6e84c019046a78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">NVIC_ISER_SETENA_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="ga37a1543e4b66f8662a130e44811d63e8"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_23" ref="ga37a1543e4b66f8662a130e44811d63e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">NVIC_ISER_SETENA_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="gacbac420cda087473b34c86e110b5de0a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_24" ref="gacbac420cda087473b34c86e110b5de0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">NVIC_ISER_SETENA_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="gaf75bfd414772f29ac8d7eb20000cbe94"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_25" ref="gaf75bfd414772f29ac8d7eb20000cbe94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">NVIC_ISER_SETENA_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_26" ref="ga9bda2dc8c0afc0b29f8b5ad13ec6fa43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">NVIC_ISER_SETENA_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="ga5ed656de3e29c9870541b3c47041f0e2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_27" ref="ga5ed656de3e29c9870541b3c47041f0e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">NVIC_ISER_SETENA_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="ga565ddf52fd22e6d5aa9d606da5bfbb96"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_28" ref="ga565ddf52fd22e6d5aa9d606da5bfbb96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">NVIC_ISER_SETENA_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="gafd010353bce4fed442e08ea918a6642a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_29" ref="gafd010353bce4fed442e08ea918a6642a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">NVIC_ISER_SETENA_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="ga8bb1cf3d86f49f6785d125fa18352039"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_3" ref="ga8bb1cf3d86f49f6785d125fa18352039" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">NVIC_ISER_SETENA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="gad1134b329f5284ae7b3e429cb905fa4f"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_30" ref="gad1134b329f5284ae7b3e429cb905fa4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">NVIC_ISER_SETENA_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="gab197009ecc0031bc0a8b62bcdbaff37b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_31" ref="gab197009ecc0031bc0a8b62bcdbaff37b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">NVIC_ISER_SETENA_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="ga131d008c6bc5bc26b989913d18d01204"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_4" ref="ga131d008c6bc5bc26b989913d18d01204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">NVIC_ISER_SETENA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="ga6cc5a554385260be8ebda6433b691fb2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_5" ref="ga6cc5a554385260be8ebda6433b691fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">NVIC_ISER_SETENA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="gaf7851457a3c800072677e5cae54cc6cc"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_6" ref="gaf7851457a3c800072677e5cae54cc6cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">NVIC_ISER_SETENA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="ga84068d07c3276a8c03b13aecf67a8ca1"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_7" ref="ga84068d07c3276a8c03b13aecf67a8ca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">NVIC_ISER_SETENA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga259f4752dc739afb8aaf1e4146019ec9"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_8" ref="ga259f4752dc739afb8aaf1e4146019ec9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">NVIC_ISER_SETENA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="ga371e8d82dd1bcc44c2ea8e90a66c5ae5"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISER_SETENA_9" ref="ga371e8d82dd1bcc44c2ea8e90a66c5ae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">NVIC_ISER_SETENA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="ga706ae5af63e84b9d9a901c030d39b2de"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND" ref="ga706ae5af63e84b9d9a901c030d39b2de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">NVIC_ISPR_SETPEND</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt set-pending bits </p>

</div>
</div>
<a class="anchor" id="ga4ea480702ab09562864852893b9005c2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_0" ref="ga4ea480702ab09562864852893b9005c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">NVIC_ISPR_SETPEND_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3b5d1b15a80c029c9aa985bb23a7ffb2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_1" ref="ga3b5d1b15a80c029c9aa985bb23a7ffb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">NVIC_ISPR_SETPEND_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 1 </p>

</div>
</div>
<a class="anchor" id="ga05ef4ef84df65432e2e75448d851b789"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_10" ref="ga05ef4ef84df65432e2e75448d851b789" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">NVIC_ISPR_SETPEND_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 10 </p>

</div>
</div>
<a class="anchor" id="gacbd66dd5953c24688917964115ae796f"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_11" ref="gacbd66dd5953c24688917964115ae796f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">NVIC_ISPR_SETPEND_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 11 </p>

</div>
</div>
<a class="anchor" id="ga3cdcc8da708ddeee71a593050dfade50"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_12" ref="ga3cdcc8da708ddeee71a593050dfade50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">NVIC_ISPR_SETPEND_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 12 </p>

</div>
</div>
<a class="anchor" id="gae51ee8367ba000f48692a84505b2b620"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_13" ref="gae51ee8367ba000f48692a84505b2b620" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">NVIC_ISPR_SETPEND_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 13 </p>

</div>
</div>
<a class="anchor" id="ga6588454e29509bb1eae0c96a25bf7ed9"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_14" ref="ga6588454e29509bb1eae0c96a25bf7ed9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">NVIC_ISPR_SETPEND_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 14 </p>

</div>
</div>
<a class="anchor" id="ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_15" ref="ga4f6fee7fe7c8ee64ddb5cd2a419ac88e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">NVIC_ISPR_SETPEND_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 15 </p>

</div>
</div>
<a class="anchor" id="ga33d421797a1718a74cf4ff4b58d4f4fd"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_16" ref="ga33d421797a1718a74cf4ff4b58d4f4fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">NVIC_ISPR_SETPEND_16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 16 </p>

</div>
</div>
<a class="anchor" id="gaae2b82da99561dd033e74b0b3a3aad0b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_17" ref="gaae2b82da99561dd033e74b0b3a3aad0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">NVIC_ISPR_SETPEND_17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 17 </p>

</div>
</div>
<a class="anchor" id="gae5a078aafa6253af4b17ca28cdbc3699"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_18" ref="gae5a078aafa6253af4b17ca28cdbc3699" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">NVIC_ISPR_SETPEND_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 18 </p>

</div>
</div>
<a class="anchor" id="ga07d2e9109ecccd36be4e6230d95cd648"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_19" ref="ga07d2e9109ecccd36be4e6230d95cd648" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">NVIC_ISPR_SETPEND_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 19 </p>

</div>
</div>
<a class="anchor" id="gaa2de13af9ff315637a1cd651847f022d"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_2" ref="gaa2de13af9ff315637a1cd651847f022d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">NVIC_ISPR_SETPEND_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3cf4ff376f8afcc661184028c713c5c0"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_20" ref="ga3cf4ff376f8afcc661184028c713c5c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">NVIC_ISPR_SETPEND_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 20 </p>

</div>
</div>
<a class="anchor" id="ga76ddcc81d3c5e498ab99f23183bf4a5b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_21" ref="ga76ddcc81d3c5e498ab99f23183bf4a5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">NVIC_ISPR_SETPEND_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 21 </p>

</div>
</div>
<a class="anchor" id="ga0db2d31426967beb45500dd82816e6e5"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_22" ref="ga0db2d31426967beb45500dd82816e6e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">NVIC_ISPR_SETPEND_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 22 </p>

</div>
</div>
<a class="anchor" id="gaec0b7e1a693eb4a090622b18f79a2b6d"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_23" ref="gaec0b7e1a693eb4a090622b18f79a2b6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">NVIC_ISPR_SETPEND_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 23 </p>

</div>
</div>
<a class="anchor" id="gac91b78240ce32417e0916fce399c5035"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_24" ref="gac91b78240ce32417e0916fce399c5035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">NVIC_ISPR_SETPEND_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 24 </p>

</div>
</div>
<a class="anchor" id="gacf6576e0ed8e79909372b9f29b36ea05"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_25" ref="gacf6576e0ed8e79909372b9f29b36ea05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">NVIC_ISPR_SETPEND_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 25 </p>

</div>
</div>
<a class="anchor" id="ga1bc96581240b52ea223b8512e5fe404f"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_26" ref="ga1bc96581240b52ea223b8512e5fe404f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">NVIC_ISPR_SETPEND_26</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 26 </p>

</div>
</div>
<a class="anchor" id="gacef6dcabdd3b151cf81f65f27f160c8b"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_27" ref="gacef6dcabdd3b151cf81f65f27f160c8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">NVIC_ISPR_SETPEND_27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 27 </p>

</div>
</div>
<a class="anchor" id="gacaaae73e711685955c9bbd810a8750b2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_28" ref="gacaaae73e711685955c9bbd810a8750b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">NVIC_ISPR_SETPEND_28</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 28 </p>

</div>
</div>
<a class="anchor" id="gadc01bacfbd4e6533b8114ad67766f50a"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_29" ref="gadc01bacfbd4e6533b8114ad67766f50a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">NVIC_ISPR_SETPEND_29</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 29 </p>

</div>
</div>
<a class="anchor" id="ga76361988bf57c412fe73ffb799afd797"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_3" ref="ga76361988bf57c412fe73ffb799afd797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">NVIC_ISPR_SETPEND_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 3 </p>

</div>
</div>
<a class="anchor" id="gae7973887dda1478e3941782ec6cc33a6"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_30" ref="gae7973887dda1478e3941782ec6cc33a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">NVIC_ISPR_SETPEND_30</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 30 </p>

</div>
</div>
<a class="anchor" id="ga569e37431b777e42c39bd6a708150081"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_31" ref="ga569e37431b777e42c39bd6a708150081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">NVIC_ISPR_SETPEND_31</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 31 </p>

</div>
</div>
<a class="anchor" id="gaa8e69812ce2bb6458c0c6214b1307c5e"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_4" ref="gaa8e69812ce2bb6458c0c6214b1307c5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">NVIC_ISPR_SETPEND_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 4 </p>

</div>
</div>
<a class="anchor" id="ga95c03293d177e1bfe43be1d5eefbf5f8"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_5" ref="ga95c03293d177e1bfe43be1d5eefbf5f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">NVIC_ISPR_SETPEND_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 5 </p>

</div>
</div>
<a class="anchor" id="gaeee79d95614db51d2e0ff530d09673e9"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_6" ref="gaeee79d95614db51d2e0ff530d09673e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">NVIC_ISPR_SETPEND_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 6 </p>

</div>
</div>
<a class="anchor" id="ga809b3f1ab6def76d15fa0b457445d244"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_7" ref="ga809b3f1ab6def76d15fa0b457445d244" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">NVIC_ISPR_SETPEND_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 7 </p>

</div>
</div>
<a class="anchor" id="ga3fae06b9e22eaeb3ee19bd19105b1ae2"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_8" ref="ga3fae06b9e22eaeb3ee19bd19105b1ae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">NVIC_ISPR_SETPEND_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 8 </p>

</div>
</div>
<a class="anchor" id="gac5459e94b315765d3f4e9ab9c6e00aae"></a><!-- doxytag: member="stm32l1xx.h::NVIC_ISPR_SETPEND_9" ref="gac5459e94b315765d3f4e9ab9c6e00aae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">NVIC_ISPR_SETPEND_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit 9 </p>

</div>
</div>
<a class="anchor" id="ga19bdc28f97676f37d7f413e2bef9e439"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_ANAWSEL1" ref="ga19bdc28f97676f37d7f413e2bef9e439" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439">OPAMP_CSR_ANAWSEL1</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch ANA Enable for OPAMP1 </p>

</div>
</div>
<a class="anchor" id="gae11461c636f00cabc7c33c98118038f7"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_ANAWSEL2" ref="gae11461c636f00cabc7c33c98118038f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7">OPAMP_CSR_ANAWSEL2</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch ANA Enable for OPAMP2 </p>

</div>
</div>
<a class="anchor" id="ga7292fb0f4d01d24e7f0b74a0e380f691"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_ANAWSEL3" ref="ga7292fb0f4d01d24e7f0b74a0e380f691" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691">OPAMP_CSR_ANAWSEL3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch ANA Enable for OPAMP3 </p>

</div>
</div>
<a class="anchor" id="gadd7cf07cd19782a07c3521f3f1393ac4"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_AOP_RANGE" ref="gadd7cf07cd19782a07c3521f3f1393ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4">OPAMP_CSR_AOP_RANGE</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power range selection </p>

</div>
</div>
<a class="anchor" id="ga7b23675b1a4989b66adb3b4bde3701a4"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA1CAL_H" ref="ga7b23675b1a4989b66adb3b4bde3701a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4">OPAMP_CSR_OPA1CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP1 Offset calibration for N differential pair </p>

</div>
</div>
<a class="anchor" id="ga559315504bd28b2ae4bbd2eb5f68a5c3"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA1CAL_L" ref="ga559315504bd28b2ae4bbd2eb5f68a5c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3">OPAMP_CSR_OPA1CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP1 Offset calibration for P differential pair </p>

</div>
</div>
<a class="anchor" id="ga2292621da808518e35353c6acb780939"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA1CALOUT" ref="ga2292621da808518e35353c6acb780939" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939">OPAMP_CSR_OPA1CALOUT</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP1 calibration output </p>

</div>
</div>
<a class="anchor" id="ga5150a4cdd237a13e2e90d270401dc01a"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA1LPM" ref="ga5150a4cdd237a13e2e90d270401dc01a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a">OPAMP_CSR_OPA1LPM</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP1 Low power enable </p>

</div>
</div>
<a class="anchor" id="gae5b644934e804cbc8e42bd484dcebd6e"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA1PD" ref="gae5b644934e804cbc8e42bd484dcebd6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e">OPAMP_CSR_OPA1PD</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP1 disable </p>

</div>
</div>
<a class="anchor" id="gad10eefaaf4ba1fd000519ac7b9a23a99"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA2CAL_H" ref="gad10eefaaf4ba1fd000519ac7b9a23a99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99">OPAMP_CSR_OPA2CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP2 Offset calibration for N differential pair </p>

</div>
</div>
<a class="anchor" id="gaef0680339e9466294ed793971564d414"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA2CAL_L" ref="gaef0680339e9466294ed793971564d414" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414">OPAMP_CSR_OPA2CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP2 Offset calibration for P differential pair </p>

</div>
</div>
<a class="anchor" id="ga3bf6b44e744f16a16f88e20c28b5cb6f"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA2CALOUT" ref="ga3bf6b44e744f16a16f88e20c28b5cb6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f">OPAMP_CSR_OPA2CALOUT</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP2 calibration output </p>

</div>
</div>
<a class="anchor" id="gab886ae6a479d527ded647fde68507e7f"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA2LPM" ref="gab886ae6a479d527ded647fde68507e7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f">OPAMP_CSR_OPA2LPM</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP2 Low power enable </p>

</div>
</div>
<a class="anchor" id="ga48a11d9b9cabf471a9eb865749258cbd"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA2PD" ref="ga48a11d9b9cabf471a9eb865749258cbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd">OPAMP_CSR_OPA2PD</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP2 disable </p>

</div>
</div>
<a class="anchor" id="ga651e244b6aeb3d84e6c0a7c92b66ec78"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA3CAL_H" ref="ga651e244b6aeb3d84e6c0a7c92b66ec78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78">OPAMP_CSR_OPA3CAL_H</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP3 Offset calibration for N differential pair </p>

</div>
</div>
<a class="anchor" id="ga81d1cac1c2fb6fc29cdea834aa6682fc"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA3CAL_L" ref="ga81d1cac1c2fb6fc29cdea834aa6682fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc">OPAMP_CSR_OPA3CAL_L</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP3 Offset calibration for P differential pair </p>

</div>
</div>
<a class="anchor" id="ga31721a43b927aa5c21ac2593048f4b3c"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA3CALOUT" ref="ga31721a43b927aa5c21ac2593048f4b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c">OPAMP_CSR_OPA3CALOUT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP3 calibration output </p>

</div>
</div>
<a class="anchor" id="ga9a5671520e4b2a48a13fa05830107bbd"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA3LPM" ref="ga9a5671520e4b2a48a13fa05830107bbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd">OPAMP_CSR_OPA3LPM</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP3 Low power enable </p>

</div>
</div>
<a class="anchor" id="ga9654013fe2fdc451fe058a2cb2acb676"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_OPA3PD" ref="ga9654013fe2fdc451fe058a2cb2acb676" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676">OPAMP_CSR_OPA3PD</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OPAMP3 disable </p>

</div>
</div>
<a class="anchor" id="ga37b676e928da0202bddb2f12188c90ef"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S3SEL1" ref="ga37b676e928da0202bddb2f12188c90ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef">OPAMP_CSR_S3SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 3 for OPAMP1 Enable </p>

</div>
</div>
<a class="anchor" id="ga5a8a67e8d565fd87ed7d815b97b595ed"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S3SEL2" ref="ga5a8a67e8d565fd87ed7d815b97b595ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed">OPAMP_CSR_S3SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 3 for OPAMP2 Enable </p>

</div>
</div>
<a class="anchor" id="gadff0805d6ac464d02c69eb17712d0cc8"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S3SEL3" ref="gadff0805d6ac464d02c69eb17712d0cc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8">OPAMP_CSR_S3SEL3</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 3 for OPAMP3 Enable </p>

</div>
</div>
<a class="anchor" id="ga0e328d9d724eb39d4400d36d502fea5a"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S4SEL1" ref="ga0e328d9d724eb39d4400d36d502fea5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a">OPAMP_CSR_S4SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 4 for OPAMP1 Enable </p>

</div>
</div>
<a class="anchor" id="gab6c4ae766097f963e04ea1453edb2ae5"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S4SEL2" ref="gab6c4ae766097f963e04ea1453edb2ae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5">OPAMP_CSR_S4SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 4 for OPAMP2 Enable </p>

</div>
</div>
<a class="anchor" id="ga2f0031b457119e521efdea09a2331f5d"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S4SEL3" ref="ga2f0031b457119e521efdea09a2331f5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d">OPAMP_CSR_S4SEL3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 4 for OPAMP3 Enable </p>

</div>
</div>
<a class="anchor" id="gac4eea516e7d5c208b8289b0660cc75a9"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S5SEL1" ref="gac4eea516e7d5c208b8289b0660cc75a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9">OPAMP_CSR_S5SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 5 for OPAMP1 Enable </p>

</div>
</div>
<a class="anchor" id="ga7b0d17dca87b31e081ab21816742f798"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S5SEL2" ref="ga7b0d17dca87b31e081ab21816742f798" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798">OPAMP_CSR_S5SEL2</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 5 for OPAMP2 Enable </p>

</div>
</div>
<a class="anchor" id="ga7f40ae8a996a7a1a8b9a1abcaba4d6e2"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S5SEL3" ref="ga7f40ae8a996a7a1a8b9a1abcaba4d6e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2">OPAMP_CSR_S5SEL3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 5 for OPAMP3 Enable </p>

</div>
</div>
<a class="anchor" id="ga5d6208311a1867d128b86cd3c7cb510b"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S6SEL1" ref="ga5d6208311a1867d128b86cd3c7cb510b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b">OPAMP_CSR_S6SEL1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 6 for OPAMP1 Enable </p>

</div>
</div>
<a class="anchor" id="ga67e91d1a9059b9c1a513488c461cc4ee"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S6SEL2" ref="ga67e91d1a9059b9c1a513488c461cc4ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee">OPAMP_CSR_S6SEL2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 6 for OPAMP2 Enable </p>

</div>
</div>
<a class="anchor" id="gaf3d352251aff35978e0f23da69a40a1d"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S6SEL3" ref="gaf3d352251aff35978e0f23da69a40a1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d">OPAMP_CSR_S6SEL3</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 6 for OPAMP3 Enable </p>

</div>
</div>
<a class="anchor" id="gad733d970416f5da10bd97202fd3ac79a"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_CSR_S7SEL2" ref="gad733d970416f5da10bd97202fd3ac79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a">OPAMP_CSR_S7SEL2</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch 7 for OPAMP2 Enable </p>

</div>
</div>
<a class="anchor" id="ga6d67d0c010127eeb9579d64ef4f50b8e"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP" ref="ga6d67d0c010127eeb9579d64ef4f50b8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d67d0c010127eeb9579d64ef4f50b8e">OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset trim in low power for OPAMP1 </p>

</div>
</div>
<a class="anchor" id="gae84ec59f1995faa1f0018e7931cf42b6"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP" ref="gae84ec59f1995faa1f0018e7931cf42b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae84ec59f1995faa1f0018e7931cf42b6">OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x000FFC00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset trim in low power for OPAMP2 </p>

</div>
</div>
<a class="anchor" id="ga6d9e1e43bbc700b5b4f570e65803ab94"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP" ref="ga6d9e1e43bbc700b5b4f570e65803ab94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9e1e43bbc700b5b4f570e65803ab94">OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP</a>&#160;&#160;&#160;((uint32_t)0x3FF00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset trim in low power for OPAMP3 </p>

</div>
</div>
<a class="anchor" id="ga8305bb177fa09fa517ea4b19ea3608c8"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_OTR_AO1_OPT_OFFSET_TRIM" ref="ga8305bb177fa09fa517ea4b19ea3608c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8305bb177fa09fa517ea4b19ea3608c8">OPAMP_OTR_AO1_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset trim for OPAMP1 </p>

</div>
</div>
<a class="anchor" id="gad26269f17246a77eef9128141817d6fb"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_OTR_AO2_OPT_OFFSET_TRIM" ref="gad26269f17246a77eef9128141817d6fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad26269f17246a77eef9128141817d6fb">OPAMP_OTR_AO2_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x000FFC00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset trim for OPAMP2 </p>

</div>
</div>
<a class="anchor" id="gabab4f16051586e59b29f84c3b3316eca"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_OTR_AO3_OPT_OFFSET_TRIM" ref="gabab4f16051586e59b29f84c3b3316eca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabab4f16051586e59b29f84c3b3316eca">OPAMP_OTR_AO3_OPT_OFFSET_TRIM</a>&#160;&#160;&#160;((uint32_t)0x3FF00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset trim for OPAMP2 </p>

</div>
</div>
<a class="anchor" id="ga11d7d7115cedfa7d321971f832d8a391"></a><!-- doxytag: member="stm32l1xx.h::OPAMP_OTR_OT_USER" ref="ga11d7d7115cedfa7d321971f832d8a391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391">OPAMP_OTR_OT_USER</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Switch to OPAMP offset user trimmed values </p>

</div>
</div>
<a class="anchor" id="gab44484cacc35c80cf82eb011d6cbe13a"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_CSBF" ref="gab44484cacc35c80cf82eb011d6cbe13a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear Standby Flag </p>

</div>
</div>
<a class="anchor" id="ga3928de64f633b84770b1cfecea702fa7"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_CWUF" ref="ga3928de64f633b84770b1cfecea702fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear Wakeup Flag </p>

</div>
</div>
<a class="anchor" id="gaf5c65ab845794ef48f09faa2ee44f718"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_DBP" ref="gaf5c65ab845794ef48f09faa2ee44f718" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable Backup Domain write protection </p>

</div>
</div>
<a class="anchor" id="ga282ffe109edf2466c2a563784a591ec8"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_FWU" ref="ga282ffe109edf2466c2a563784a591ec8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8">PWR_CR_FWU</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fast wakeup </p>

</div>
</div>
<a class="anchor" id="gad420341e83bf995a581a42b49511e2ad"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_LPRUN" ref="gad420341e83bf995a581a42b49511e2ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad">PWR_CR_LPRUN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low power run mode </p>

</div>
</div>
<a class="anchor" id="ga4e3d6a1e77ba526a2bc43343916f0e79"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_LPSDSR" ref="ga4e3d6a1e77ba526a2bc43343916f0e79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79">PWR_CR_LPSDSR</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low-power deepsleep/sleep/low power run </p>

</div>
</div>
<a class="anchor" id="ga8c8075e98772470804c9e3fe74984115"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PDDS" ref="ga8c8075e98772470804c9e3fe74984115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Down Deepsleep </p>

</div>
</div>
<a class="anchor" id="gac73c24d43953c7598e42acdd4c4e7435"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS" ref="gac73c24d43953c7598e42acdd4c4e7435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLS[2:0] bits (PVD Level Selection) </p>

</div>
</div>
<a class="anchor" id="gacef447510818c468c202e3b4991ea08e"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_0" ref="gacef447510818c468c202e3b4991ea08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafcd19d78943514a2f695a39b45594623"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_1" ref="gafcd19d78943514a2f695a39b45594623" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1a8986ee557f443d4a8eebf68026bd52"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_2" ref="ga1a8986ee557f443d4a8eebf68026bd52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 PVD level configuration </p>

</div>
</div>
<a class="anchor" id="gacb6b904b20d7e4fff958c75748861216"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_LEV0" ref="gacb6b904b20d7e4fff958c75748861216" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 0 </p>

</div>
</div>
<a class="anchor" id="ga15b71263f73f0c4e53ca91fc8d096818"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_LEV1" ref="ga15b71263f73f0c4e53ca91fc8d096818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 1 </p>

</div>
</div>
<a class="anchor" id="ga2ea128abc2fc4252b53d09ca2850e69e"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_LEV2" ref="ga2ea128abc2fc4252b53d09ca2850e69e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 2 </p>

</div>
</div>
<a class="anchor" id="ga9c1782980a2fb12de80058729a74f174"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_LEV3" ref="ga9c1782980a2fb12de80058729a74f174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 3 </p>

</div>
</div>
<a class="anchor" id="ga0fe79f097ea6c30a4ccf69ed3e177f85"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_LEV4" ref="ga0fe79f097ea6c30a4ccf69ed3e177f85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 4 </p>

</div>
</div>
<a class="anchor" id="ga326781d09a07b4d215424fbbae11b7b2"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_LEV5" ref="ga326781d09a07b4d215424fbbae11b7b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;((uint16_t)0x00A0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 5 </p>

</div>
</div>
<a class="anchor" id="gaaff17e9c7fe7d837523b1e9a2f4e9baf"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_LEV6" ref="gaaff17e9c7fe7d837523b1e9a2f4e9baf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 6 </p>

</div>
</div>
<a class="anchor" id="ga95e3b301b5470ae94d32c53a9fbdfc8b"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PLS_LEV7" ref="ga95e3b301b5470ae94d32c53a9fbdfc8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;((uint16_t)0x00E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD level 7 </p>

</div>
</div>
<a class="anchor" id="ga05d5c39759e69a294c0ab9bea8f142e5"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_PVDE" ref="ga05d5c39759e69a294c0ab9bea8f142e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power Voltage Detector Enable </p>

</div>
</div>
<a class="anchor" id="ga14c19c1188ed2c42acbdba5759bc5e03"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_ULP" ref="ga14c19c1188ed2c42acbdba5759bc5e03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03">PWR_CR_ULP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ultra Low Power mode </p>

</div>
</div>
<a class="anchor" id="gaccc33f1ba4e374e116ffa50f3a503030"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_VOS" ref="gaccc33f1ba4e374e116ffa50f3a503030" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VOS[1:0] bits (Voltage scaling range selection) </p>

</div>
</div>
<a class="anchor" id="ga27b4e08a8936aa9828c5d683fde2fb59"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_VOS_0" ref="ga27b4e08a8936aa9828c5d683fde2fb59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac3093c26b256c965cebec3b2e388a3b4"></a><!-- doxytag: member="stm32l1xx.h::PWR_CR_VOS_1" ref="gac3093c26b256c965cebec3b2e388a3b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2a92d9adb125e24ab1cd1a58a73efe19"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_EWUP1" ref="ga2a92d9adb125e24ab1cd1a58a73efe19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable WKUP pin 1 </p>

</div>
</div>
<a class="anchor" id="ga3924963c0b869453e9be2b8f14c929dc"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_EWUP2" ref="ga3924963c0b869453e9be2b8f14c929dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable WKUP pin 2 </p>

</div>
</div>
<a class="anchor" id="ga58d9b871a8a67cc724b836cc96a8d7d3"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_EWUP3" ref="ga58d9b871a8a67cc724b836cc96a8d7d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">PWR_CSR_EWUP3</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable WKUP pin 3 </p>

</div>
</div>
<a class="anchor" id="ga3535ce181895cc00afeb28dcac68d04c"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_PVDO" ref="ga3535ce181895cc00afeb28dcac68d04c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PVD Output </p>

</div>
</div>
<a class="anchor" id="gafb4741c79606f7fde43e2b88113053d7"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_REGLPF" ref="gafb4741c79606f7fde43e2b88113053d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7">PWR_CSR_REGLPF</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Regulator LP flag </p>

</div>
</div>
<a class="anchor" id="gab4fd42f153660593cad6f4fe22ff76bb"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_SBF" ref="gab4fd42f153660593cad6f4fe22ff76bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Standby Flag </p>

</div>
</div>
<a class="anchor" id="ga760e9fa30782fc54fec0b0f886eda0f1"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_VOSF" ref="ga760e9fa30782fc54fec0b0f886eda0f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Voltage Scaling select flag </p>

</div>
</div>
<a class="anchor" id="ga918aa3e6e5f97f7032d3eae8ac324eba"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_VREFINTRDYF" ref="ga918aa3e6e5f97f7032d3eae8ac324eba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">PWR_CSR_VREFINTRDYF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal voltage reference (VREFINT) ready flag </p>

</div>
</div>
<a class="anchor" id="ga9465bb7ad9ca936688344e2a077539e6"></a><!-- doxytag: member="stm32l1xx.h::PWR_CSR_WUF" ref="ga9465bb7ad9ca936688344e2a077539e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wakeup Flag </p>

</div>
</div>
<a class="anchor" id="ga524cc652e296826620c38dcfd6c47e33"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_AESEN" ref="ga524cc652e296826620c38dcfd6c47e33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga524cc652e296826620c38dcfd6c47e33">RCC_AHBENR_AESEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES clock enable </p>

</div>
</div>
<a class="anchor" id="gade3ee302bf659a2bfbf75e1a00630242"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_CRCEN" ref="gade3ee302bf659a2bfbf75e1a00630242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC clock enable </p>

</div>
</div>
<a class="anchor" id="gac8c3053f1ce37c9f643f0e31471927ea"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_DMA1EN" ref="gac8c3053f1ce37c9f643f0e31471927ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 clock enable </p>

</div>
</div>
<a class="anchor" id="ga5c1919d23da5027f6d44fda6963fc984"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_DMA2EN" ref="ga5c1919d23da5027f6d44fda6963fc984" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984">RCC_AHBENR_DMA2EN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA2 clock enable </p>

</div>
</div>
<a class="anchor" id="ga67a12de126652d191a1bc2c114c3395a"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_FLITFEN" ref="ga67a12de126652d191a1bc2c114c3395a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FLITF clock enable (has effect only when the Flash memory is in power down mode) </p>

</div>
</div>
<a class="anchor" id="gaa9cb07b151b9ea4c8e34f2af743ee0ea"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_FSMCEN" ref="gaa9cb07b151b9ea4c8e34f2af743ee0ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea">RCC_AHBENR_FSMCEN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FSMC clock enable </p>

</div>
</div>
<a class="anchor" id="ga8909660b884f126ab1476daac7999619"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_GPIOAEN" ref="ga8909660b884f126ab1476daac7999619" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port A clock enable </p>

</div>
</div>
<a class="anchor" id="gab7995351a5b0545e8cd86a228d97dcec"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_GPIOBEN" ref="gab7995351a5b0545e8cd86a228d97dcec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port B clock enable </p>

</div>
</div>
<a class="anchor" id="ga7e5c4504b7adbb13372e7536123a756b"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_GPIOCEN" ref="ga7e5c4504b7adbb13372e7536123a756b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port C clock enable </p>

</div>
</div>
<a class="anchor" id="ga07b7f4fd011c26e100682157c4a59890"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_GPIODEN" ref="ga07b7f4fd011c26e100682157c4a59890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port D clock enable </p>

</div>
</div>
<a class="anchor" id="gaaadb75d66f86d0da923ef690fd3f35c7"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_GPIOEEN" ref="gaaadb75d66f86d0da923ef690fd3f35c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7">RCC_AHBENR_GPIOEEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port E clock enable </p>

</div>
</div>
<a class="anchor" id="ga9c0de1cc7b72b07f81bce3597a63dc39"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_GPIOFEN" ref="ga9c0de1cc7b72b07f81bce3597a63dc39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port F clock enable </p>

</div>
</div>
<a class="anchor" id="ga08e8871667788c394be6b1f1f6fc011c"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_GPIOGEN" ref="ga08e8871667788c394be6b1f1f6fc011c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08e8871667788c394be6b1f1f6fc011c">RCC_AHBENR_GPIOGEN</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port G clock enable </p>

</div>
</div>
<a class="anchor" id="ga65735e58928263f9171aa04ce1784843"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBENR_GPIOHEN" ref="ga65735e58928263f9171aa04ce1784843" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port H clock enable </p>

</div>
</div>
<a class="anchor" id="ga9fe15cd310356d563c7f8b2080426cc4"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_AESLPEN" ref="ga9fe15cd310356d563c7f8b2080426cc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fe15cd310356d563c7f8b2080426cc4">RCC_AHBLPENR_AESLPEN</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga24b72821d1df0037ffad16d4e7aefc48"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_CRCLPEN" ref="ga24b72821d1df0037ffad16d4e7aefc48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga8053aa13396d01a92ab6668dc18024b1"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_DMA1LPEN" ref="ga8053aa13396d01a92ab6668dc18024b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gae56b87b993eaa2db8ed40878f5eb09b1"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_DMA2LPEN" ref="gae56b87b993eaa2db8ed40878f5eb09b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae56b87b993eaa2db8ed40878f5eb09b1">RCC_AHBLPENR_DMA2LPEN</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA2 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga216c6dc7dadf00b88d1b0585b68e23f0"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_FLITFLPEN" ref="ga216c6dc7dadf00b88d1b0585b68e23f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash Interface clock enabled in sleep mode (has effect only when the Flash memory is in power down mode) </p>

</div>
</div>
<a class="anchor" id="gac5cb3be5b5487c88828749216b1d90fa"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_FSMCLPEN" ref="gac5cb3be5b5487c88828749216b1d90fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cb3be5b5487c88828749216b1d90fa">RCC_AHBLPENR_FSMCLPEN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FSMC clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga8fdb2dae547fe9b89381c894ae21e08a"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_GPIOALPEN" ref="ga8fdb2dae547fe9b89381c894ae21e08a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port A clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga1943c1a7faf87f869a4a381bb17fb0ea"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_GPIOBLPEN" ref="ga1943c1a7faf87f869a4a381bb17fb0ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port B clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga31961dd470a5be30373cd496ae6da055"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_GPIOCLPEN" ref="ga31961dd470a5be30373cd496ae6da055" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port C clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga25cad84f367cbe2ecdbea5a5b3f0d605"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_GPIODLPEN" ref="ga25cad84f367cbe2ecdbea5a5b3f0d605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port D clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga8ac3d2e5547dc444ed2f7c9341a2f169"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_GPIOELPEN" ref="ga8ac3d2e5547dc444ed2f7c9341a2f169" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ac3d2e5547dc444ed2f7c9341a2f169">RCC_AHBLPENR_GPIOELPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port E clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga2ccf09da13567020955294a1038b1a06"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_GPIOFLPEN" ref="ga2ccf09da13567020955294a1038b1a06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf09da13567020955294a1038b1a06">RCC_AHBLPENR_GPIOFLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port F clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gaa3acb185874ae6fa030ad69bea267c63"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_GPIOGLPEN" ref="gaa3acb185874ae6fa030ad69bea267c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3acb185874ae6fa030ad69bea267c63">RCC_AHBLPENR_GPIOGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port G clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga13b804e2e8ae7920a8db3a1828ff3b42"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_GPIOHLPEN" ref="ga13b804e2e8ae7920a8db3a1828ff3b42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port H clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gaed1d1c5701ec18542e7a22c429a1cee8"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBLPENR_SRAMLPEN" ref="gaed1d1c5701ec18542e7a22c429a1cee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed1d1c5701ec18542e7a22c429a1cee8">RCC_AHBLPENR_SRAMLPEN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SRAM clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga13c85410e6181343c5e0591d0e0a14fc"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_AESRST" ref="ga13c85410e6181343c5e0591d0e0a14fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13c85410e6181343c5e0591d0e0a14fc">RCC_AHBRSTR_AESRST</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AES reset </p>

</div>
</div>
<a class="anchor" id="ga6e955ed3881dfd4a3a97b1bb13da0dde"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_CRCRST" ref="ga6e955ed3881dfd4a3a97b1bb13da0dde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC reset </p>

</div>
</div>
<a class="anchor" id="ga97c9487ca04b0a1a992d0f2e00df739c"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_DMA1RST" ref="ga97c9487ca04b0a1a992d0f2e00df739c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA1 reset </p>

</div>
</div>
<a class="anchor" id="ga1443b5b3b8808f0b619597431f4acfe7"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_DMA2RST" ref="ga1443b5b3b8808f0b619597431f4acfe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1443b5b3b8808f0b619597431f4acfe7">RCC_AHBRSTR_DMA2RST</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA2 reset </p>

</div>
</div>
<a class="anchor" id="ga14792d6944967d58822d13c720f83ee8"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_FLITFRST" ref="ga14792d6944967d58822d13c720f83ee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FLITF reset </p>

</div>
</div>
<a class="anchor" id="gad6d5b3a4fe1beddcef4be6700702b06e"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_FSMCRST" ref="gad6d5b3a4fe1beddcef4be6700702b06e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad6d5b3a4fe1beddcef4be6700702b06e">RCC_AHBRSTR_FSMCRST</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FSMC reset </p>

</div>
</div>
<a class="anchor" id="ga327f966b6e8dc82dc0ac950539ce0407"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_GPIOARST" ref="ga327f966b6e8dc82dc0ac950539ce0407" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port A reset </p>

</div>
</div>
<a class="anchor" id="gab07dc17b79c908bdbf9cf196947d0035"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_GPIOBRST" ref="gab07dc17b79c908bdbf9cf196947d0035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port B reset </p>

</div>
</div>
<a class="anchor" id="ga5b837c7b81c1a4b8f986c23b7c5b5afa"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_GPIOCRST" ref="ga5b837c7b81c1a4b8f986c23b7c5b5afa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port C reset </p>

</div>
</div>
<a class="anchor" id="ga9054c3b77b70344f0edb27e3397fee77"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_GPIODRST" ref="ga9054c3b77b70344f0edb27e3397fee77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port D reset </p>

</div>
</div>
<a class="anchor" id="gaf573d4f175347ee5083f8b790695f611"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_GPIOERST" ref="gaf573d4f175347ee5083f8b790695f611" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611">RCC_AHBRSTR_GPIOERST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port E reset </p>

</div>
</div>
<a class="anchor" id="ga74e619b0f46c362da4e814d044e9bf86"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_GPIOFRST" ref="ga74e619b0f46c362da4e814d044e9bf86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port F reset </p>

</div>
</div>
<a class="anchor" id="gacfdb99f798146b522d736f74f32b9693"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_GPIOGRST" ref="gacfdb99f798146b522d736f74f32b9693" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacfdb99f798146b522d736f74f32b9693">RCC_AHBRSTR_GPIOGRST</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port G reset </p>

</div>
</div>
<a class="anchor" id="ga4641a35381254234afb284547689e43c"></a><!-- doxytag: member="stm32l1xx.h::RCC_AHBRSTR_GPIOHRST" ref="ga4641a35381254234afb284547689e43c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO port H reset </p>

</div>
</div>
<a class="anchor" id="ga25307398c31b0f372cad700d4c0d26ed"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_COMPEN" ref="ga25307398c31b0f372cad700d4c0d26ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Comparator interface clock enable </p>

</div>
</div>
<a class="anchor" id="ga087968e2786321fb8645c46b22eea132"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_DACEN" ref="ga087968e2786321fb8645c46b22eea132" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC interface clock enable </p>

</div>
</div>
<a class="anchor" id="ga5ca3afe0c517702b2d1366b692c8db0e"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_I2C1EN" ref="ga5ca3afe0c517702b2d1366b692c8db0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 1 clock enable </p>

</div>
</div>
<a class="anchor" id="gafd7d1c3c7dbe20aea87a694ae15840f6"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_I2C2EN" ref="gafd7d1c3c7dbe20aea87a694ae15840f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 2 clock enable </p>

</div>
</div>
<a class="anchor" id="ga67644bbc78bc6be7ec4e024020477e12"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_LCDEN" ref="ga67644bbc78bc6be7ec4e024020477e12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12">RCC_APB1ENR_LCDEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LCD clock enable </p>

</div>
</div>
<a class="anchor" id="ga5c19997ccd28464b80a7c3325da0ca60"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_PWREN" ref="ga5c19997ccd28464b80a7c3325da0ca60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power interface clock enable </p>

</div>
</div>
<a class="anchor" id="gafdce64692c44bf95efbf2fed054e59be"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_SPI2EN" ref="gafdce64692c44bf95efbf2fed054e59be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 2 clock enable </p>

</div>
</div>
<a class="anchor" id="ga8757f8d1e1ff1447e08e5abea4615083"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_SPI3EN" ref="ga8757f8d1e1ff1447e08e5abea4615083" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 3 clock enable </p>

</div>
</div>
<a class="anchor" id="gacd3966a4d6ae47f06b3c095eaf26a610"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_TIM2EN" ref="gacd3966a4d6ae47f06b3c095eaf26a610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 2 clock enabled </p>

</div>
</div>
<a class="anchor" id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_TIM3EN" ref="ga75bfa33eb00ee30c6e22f7ceea464ac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 3 clock enable </p>

</div>
</div>
<a class="anchor" id="gad4fbbf6b1beeec92c7d80e9e05bd1461"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_TIM4EN" ref="gad4fbbf6b1beeec92c7d80e9e05bd1461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 4 clock enable </p>

</div>
</div>
<a class="anchor" id="ga49abbbc8fd297c544df2d337b28f80e4"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_TIM5EN" ref="ga49abbbc8fd297c544df2d337b28f80e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 5 clock enable </p>

</div>
</div>
<a class="anchor" id="gafb0279b1f0ff35c2df728d9653cabc0c"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_TIM6EN" ref="gafb0279b1f0ff35c2df728d9653cabc0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 6 clock enable </p>

</div>
</div>
<a class="anchor" id="gab595fbaf4167297d8fe2825e41f41990"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_TIM7EN" ref="gab595fbaf4167297d8fe2825e41f41990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 7 clock enable </p>

</div>
</div>
<a class="anchor" id="gae6b0fe571aa29ed30389f87bdbf37b46"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_UART4EN" ref="gae6b0fe571aa29ed30389f87bdbf37b46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART 4 clock enable </p>

</div>
</div>
<a class="anchor" id="ga24a9eea153892405f53007f521efee2e"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_UART5EN" ref="ga24a9eea153892405f53007f521efee2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART 5 clock enable </p>

</div>
</div>
<a class="anchor" id="gab840af4f735ec36419d61c7db3cfa00d"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_USART2EN" ref="gab840af4f735ec36419d61c7db3cfa00d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 2 clock enable </p>

</div>
</div>
<a class="anchor" id="ga8033e0312aea02ae7eb2d57da13e8298"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_USART3EN" ref="ga8033e0312aea02ae7eb2d57da13e8298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 3 clock enable </p>

</div>
</div>
<a class="anchor" id="ga563ec3f13e60adc91bc8741c5cc8184f"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_USBEN" ref="ga563ec3f13e60adc91bc8741c5cc8184f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB clock enable </p>

</div>
</div>
<a class="anchor" id="gaf712b922ee776a972d2efa3da0ea4733"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1ENR_WWDGEN" ref="gaf712b922ee776a972d2efa3da0ea4733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window Watchdog clock enable </p>

</div>
</div>
<a class="anchor" id="gae6751f8c4511c642d6086b356f325a63"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_COMPLPEN" ref="gae6751f8c4511c642d6086b356f325a63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Comparator interface clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gaf36a11e89644548702385d548f3f9ec4"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_DACLPEN" ref="gaf36a11e89644548702385d548f3f9ec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC interface clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga33286469d0a9b9fedbc2b60aa6cd7da7"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_I2C1LPEN" ref="ga33286469d0a9b9fedbc2b60aa6cd7da7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 1 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gaf6a53d37df11a56412ae06f73626f637"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_I2C2LPEN" ref="gaf6a53d37df11a56412ae06f73626f637" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 2 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gaf15ead8015b411490cdf8fb7a2355716"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_LCDLPEN" ref="gaf15ead8015b411490cdf8fb7a2355716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf15ead8015b411490cdf8fb7a2355716">RCC_APB1LPENR_LCDLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LCD clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga274fa282ad1ff40b747644bf9360feb4"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_PWRLPEN" ref="ga274fa282ad1ff40b747644bf9360feb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power interface clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga41dcbf845448cbb1b75c0ad7e83b77cb"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_SPI2LPEN" ref="ga41dcbf845448cbb1b75c0ad7e83b77cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 2 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gae8acbff235a15b58d1be0f065cdb5472"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_SPI3LPEN" ref="gae8acbff235a15b58d1be0f065cdb5472" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 3 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga1f561f8bfc556b52335ec2a32ba81c44"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_TIM2LPEN" ref="ga1f561f8bfc556b52335ec2a32ba81c44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 2 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga9391d99885a0a6fbaf3447117ac0f7aa"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_TIM3LPEN" ref="ga9391d99885a0a6fbaf3447117ac0f7aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 3 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga6f04aff278b72fbf6acbe0ad947b06ae"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_TIM4LPEN" ref="ga6f04aff278b72fbf6acbe0ad947b06ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 4 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga5741a6c45b9de1d0c927beb87f399dd9"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_TIM5LPEN" ref="ga5741a6c45b9de1d0c927beb87f399dd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 5 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga439a5998fd60c3375411c7db2129ac89"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_TIM6LPEN" ref="ga439a5998fd60c3375411c7db2129ac89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 6 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gab7867dc2695855fa9084a13d06a4299f"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_TIM7LPEN" ref="gab7867dc2695855fa9084a13d06a4299f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 7 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga88fe1e9cf93caa4e02de35e92e55834d"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_UART4LPEN" ref="ga88fe1e9cf93caa4e02de35e92e55834d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">RCC_APB1LPENR_UART4LPEN</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART 4 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga3de908135d9c9e74c598f7bf1e88fb34"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_UART5LPEN" ref="ga3de908135d9c9e74c598f7bf1e88fb34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">RCC_APB1LPENR_UART5LPEN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART 5 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga6055c39af369463e14d6ff2017043671"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_USART2LPEN" ref="ga6055c39af369463e14d6ff2017043671" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 2 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gae11baa29f4e6d122dabdd54c6b4be052"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_USART3LPEN" ref="gae11baa29f4e6d122dabdd54c6b4be052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 3 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga9c068ba6f9554c5b98ddc7c87b658e1e"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_USBLPEN" ref="ga9c068ba6f9554c5b98ddc7c87b658e1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga13f3db4ac67bf32c994364cc43f4fe8b"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1LPENR_WWDGLPEN" ref="ga13f3db4ac67bf32c994364cc43f4fe8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window Watchdog clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga8895a90782d329bed4152b0bcf8266f7"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_COMPRST" ref="ga8895a90782d329bed4152b0bcf8266f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Comparator interface reset </p>

</div>
</div>
<a class="anchor" id="ga7fb9c125237cfe5b6436ca795e7f3564"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_DACRST" ref="ga7fb9c125237cfe5b6436ca795e7f3564" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DAC interface reset </p>

</div>
</div>
<a class="anchor" id="gadcd25346a7d7b0009090adfbca899b93"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_I2C1RST" ref="gadcd25346a7d7b0009090adfbca899b93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 1 reset </p>

</div>
</div>
<a class="anchor" id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_I2C2RST" ref="ga412d59407e5dad43cf8ae1ea6f8bc5c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C 2 reset </p>

</div>
</div>
<a class="anchor" id="gac5fc9c8195476406d32332999cc89ede"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_LCDRST" ref="gac5fc9c8195476406d32332999cc89ede" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede">RCC_APB1RSTR_LCDRST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LCD reset </p>

</div>
</div>
<a class="anchor" id="ga274d8cb48f0e89831efabea66d64af2a"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_PWRRST" ref="ga274d8cb48f0e89831efabea66d64af2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power interface reset </p>

</div>
</div>
<a class="anchor" id="ga0a6289a35547cf0d5300706f9baa18ea"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_SPI2RST" ref="ga0a6289a35547cf0d5300706f9baa18ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 2 reset </p>

</div>
</div>
<a class="anchor" id="ga261e0f1b39cd1cab41ec6bf40c21867b"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_SPI3RST" ref="ga261e0f1b39cd1cab41ec6bf40c21867b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI 3 reset </p>

</div>
</div>
<a class="anchor" id="ga51ca4659706d0e00333d4abff049dc0d"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_TIM2RST" ref="ga51ca4659706d0e00333d4abff049dc0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 2 reset </p>

</div>
</div>
<a class="anchor" id="ga8680c562fd372b494a160594525d7ce9"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_TIM3RST" ref="ga8680c562fd372b494a160594525d7ce9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 3 reset </p>

</div>
</div>
<a class="anchor" id="ga6a720364de988965b6d2f91ed6519570"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_TIM4RST" ref="ga6a720364de988965b6d2f91ed6519570" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 4 reset </p>

</div>
</div>
<a class="anchor" id="ga1d1233dd5266ba55d9951e3b1a334552"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_TIM5RST" ref="ga1d1233dd5266ba55d9951e3b1a334552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 5 reset </p>

</div>
</div>
<a class="anchor" id="ga8d64bd82cf47a209afebc7d663e28383"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_TIM6RST" ref="ga8d64bd82cf47a209afebc7d663e28383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 6 reset </p>

</div>
</div>
<a class="anchor" id="ga40b1d355ee76ad9a044ad37f1629e760"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_TIM7RST" ref="ga40b1d355ee76ad9a044ad37f1629e760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 7 reset </p>

</div>
</div>
<a class="anchor" id="ga0802e99fa9eb9388393af3135ca2cb2b"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_UART4RST" ref="ga0802e99fa9eb9388393af3135ca2cb2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b">RCC_APB1RSTR_UART4RST</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART 4 reset </p>

</div>
</div>
<a class="anchor" id="ga5e4d54359192c58725e5ece2b539f8ee"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_UART5RST" ref="ga5e4d54359192c58725e5ece2b539f8ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee">RCC_APB1RSTR_UART5RST</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART 5 reset </p>

</div>
</div>
<a class="anchor" id="ga195c39f08384ca1fa13b53a31d65d0a5"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_USART2RST" ref="ga195c39f08384ca1fa13b53a31d65d0a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 2 reset </p>

</div>
</div>
<a class="anchor" id="ga766478ebdcbb647eb3f32962543bd194"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_USART3RST" ref="ga766478ebdcbb647eb3f32962543bd194" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART 3 reset </p>

</div>
</div>
<a class="anchor" id="ga51baa4f973f66eb9781d690fa061f97f"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_USBRST" ref="ga51baa4f973f66eb9781d690fa061f97f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB reset </p>

</div>
</div>
<a class="anchor" id="ga0d2591ac0655a8798f4c16cef97e6f94"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB1RSTR_WWDGRST" ref="ga0d2591ac0655a8798f4c16cef97e6f94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window Watchdog reset </p>

</div>
</div>
<a class="anchor" id="ga57b9f50cb96a2e4ceba37728b4a32a42"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2ENR_ADC1EN" ref="ga57b9f50cb96a2e4ceba37728b4a32a42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 clock enable </p>

</div>
</div>
<a class="anchor" id="gabf714bbe5b378910693dbfe824b70de8"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2ENR_SDIOEN" ref="gabf714bbe5b378910693dbfe824b70de8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO clock enable </p>

</div>
</div>
<a class="anchor" id="gae08a3510371b9234eb96369c91d3552f"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2ENR_SPI1EN" ref="gae08a3510371b9234eb96369c91d3552f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI1 clock enable </p>

</div>
</div>
<a class="anchor" id="ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2ENR_SYSCFGEN" ref="ga7a9d56a8aa1fa0f519ecbdf0d19dd4da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System Configuration SYSCFG clock enable </p>

</div>
</div>
<a class="anchor" id="gaa98e28e157787e24b93af95273ab3055"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2ENR_TIM10EN" ref="gaa98e28e157787e24b93af95273ab3055" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM10 interface clock enable </p>

</div>
</div>
<a class="anchor" id="gab1d2aeebc8ccf4e2ee18f4d924a35188"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2ENR_TIM11EN" ref="gab1d2aeebc8ccf4e2ee18f4d924a35188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM11 Timer clock enable </p>

</div>
</div>
<a class="anchor" id="ga987ebd8255dc8f9c09127e1d608d1065"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2ENR_TIM9EN" ref="ga987ebd8255dc8f9c09127e1d608d1065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM9 interface clock enable </p>

</div>
</div>
<a class="anchor" id="ga4666bb90842e8134b32e6a34a0f165f3"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2ENR_USART1EN" ref="ga4666bb90842e8134b32e6a34a0f165f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART1 clock enable </p>

</div>
</div>
<a class="anchor" id="ga126a8791f77cecc599e32d2c882a4dab"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2LPENR_ADC1LPEN" ref="ga126a8791f77cecc599e32d2c882a4dab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga7a740fdf8313fbdd00dd97eb73afc4dc"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2LPENR_SDIOLPEN" ref="ga7a740fdf8313fbdd00dd97eb73afc4dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga2c6729058e54f4b8f8ae01d5b3586aaa"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2LPENR_SPI1LPEN" ref="ga2c6729058e54f4b8f8ae01d5b3586aaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI1 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gaaa82cfc33f0cf71220398bbe1c4b412e"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2LPENR_SYSCFGLPEN" ref="gaaa82cfc33f0cf71220398bbe1c4b412e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System Configuration SYSCFG clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gae7999e2ebeb1300d0cf6a59ad92c41b6"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2LPENR_TIM10LPEN" ref="gae7999e2ebeb1300d0cf6a59ad92c41b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM10 interface clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gad43fcaa4f4d6fb2b590a6ffee31f8c94"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2LPENR_TIM11LPEN" ref="gad43fcaa4f4d6fb2b590a6ffee31f8c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM11 Timer clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga91b882f3dc2b939a53ed3f4caa537de1"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2LPENR_TIM9LPEN" ref="ga91b882f3dc2b939a53ed3f4caa537de1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM9 interface clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="gab8b429bc8d52abd1ba3818a82542bb98"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2LPENR_USART1LPEN" ref="gab8b429bc8d52abd1ba3818a82542bb98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART1 clock enabled in sleep mode </p>

</div>
</div>
<a class="anchor" id="ga7b818d0d9747621c936ad16c93a4956a"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2RSTR_ADC1RST" ref="ga7b818d0d9747621c936ad16c93a4956a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC1 reset </p>

</div>
</div>
<a class="anchor" id="ga754451a96f4c4faf63a29ca1a132c64d"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2RSTR_SDIORST" ref="ga754451a96f4c4faf63a29ca1a132c64d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO reset </p>

</div>
</div>
<a class="anchor" id="ga345f05d3508a9fd5128208761feb29fb"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2RSTR_SPI1RST" ref="ga345f05d3508a9fd5128208761feb29fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI1 reset </p>

</div>
</div>
<a class="anchor" id="ga813d42b8d48ae6379c053a44870af49d"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2RSTR_SYSCFGRST" ref="ga813d42b8d48ae6379c053a44870af49d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System Configuration SYSCFG reset </p>

</div>
</div>
<a class="anchor" id="gac76155acdc99c8c6502ba3beba818f42"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2RSTR_TIM10RST" ref="gac76155acdc99c8c6502ba3beba818f42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM10 reset </p>

</div>
</div>
<a class="anchor" id="ga9651c8201d42ba03bb1bf89d9d39e60c"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2RSTR_TIM11RST" ref="ga9651c8201d42ba03bb1bf89d9d39e60c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM11 reset </p>

</div>
</div>
<a class="anchor" id="gab3aa588d4814a289d939e111492724af"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2RSTR_TIM9RST" ref="gab3aa588d4814a289d939e111492724af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM9 reset </p>

</div>
</div>
<a class="anchor" id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a><!-- doxytag: member="stm32l1xx.h::RCC_APB2RSTR_USART1RST" ref="gae7ae8e338b3b42ad037e9e5b6eeb2c41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART1 reset </p>

</div>
</div>
<a class="anchor" id="gafe10e66938644ee8054a2426ff23efea"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE" ref="gafe10e66938644ee8054a2426ff23efea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HPRE[3:0] bits (AHB prescaler) </p>

</div>
</div>
<a class="anchor" id="ga88ece6ca270b3ecf6f63bf20893bc172"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_0" ref="ga88ece6ca270b3ecf6f63bf20893bc172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacbdd3a02814178ba02b8ebbaccd91599"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_1" ref="gacbdd3a02814178ba02b8ebbaccd91599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadac734bddb507eed4a62a0af4cef74a3"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_2" ref="gadac734bddb507eed4a62a0af4cef74a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5a1180512cc5f3dde7895040a9037286"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_3" ref="ga5a1180512cc5f3dde7895040a9037286" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 HPRE configuration </p>

</div>
</div>
<a class="anchor" id="ga2b7d7f29b09a49c31404fc0d44645c84"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV1" ref="ga2b7d7f29b09a49c31404fc0d44645c84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK not divided </p>

</div>
</div>
<a class="anchor" id="ga280da821f0da1bec1f4c0e132ddf8eab"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV128" ref="ga280da821f0da1bec1f4c0e132ddf8eab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 128 </p>

</div>
</div>
<a class="anchor" id="ga3806da4f1afc9e5be0fca001c8c57815"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV16" ref="ga3806da4f1afc9e5be0fca001c8c57815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 16 </p>

</div>
</div>
<a class="anchor" id="gaa9eeb5e38e53e79b08a4ac438497ebea"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV2" ref="gaa9eeb5e38e53e79b08a4ac438497ebea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 2 </p>

</div>
</div>
<a class="anchor" id="ga089930cedd5b2cb201e717438f29d25b"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV256" ref="ga089930cedd5b2cb201e717438f29d25b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 256 </p>

</div>
</div>
<a class="anchor" id="gaffe860867ae4b1b6d28473ded1546d91"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV4" ref="gaffe860867ae4b1b6d28473ded1546d91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 4 </p>

</div>
</div>
<a class="anchor" id="gae5088dcbaefc55d4b6693e9b1e595ed0"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV512" ref="gae5088dcbaefc55d4b6693e9b1e595ed0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 512 </p>

</div>
</div>
<a class="anchor" id="ga1caeba8dc2b4c0bb11be600e983e3370"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV64" ref="ga1caeba8dc2b4c0bb11be600e983e3370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 64 </p>

</div>
</div>
<a class="anchor" id="gaca71d6b42bdb83b5ff5320578869a058"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_HPRE_DIV8" ref="gaca71d6b42bdb83b5ff5320578869a058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 8 </p>

</div>
</div>
<a class="anchor" id="gae8dc46f3c11cef325d28f49a62bc4ac6"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_DIV1" ref="gae8dc46f3c11cef325d28f49a62bc4ac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6">RCC_CFGR_MCO_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MCO Clock divided by 1 </p>

</div>
</div>
<a class="anchor" id="ga8da7d9083ad13d0a8b8e7d5e35d6346c"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_DIV16" ref="ga8da7d9083ad13d0a8b8e7d5e35d6346c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c">RCC_CFGR_MCO_DIV16</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MCO Clock divided by 16 ****************** Bit definition for RCC_CIR register </p>

</div>
</div>
<a class="anchor" id="ga5de45047037537d2dc34f99caba9d69e"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_DIV2" ref="ga5de45047037537d2dc34f99caba9d69e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5de45047037537d2dc34f99caba9d69e">RCC_CFGR_MCO_DIV2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MCO Clock divided by 2 </p>

</div>
</div>
<a class="anchor" id="gac0ff81e3f81e83e9250d3bb2934012e8"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_DIV4" ref="gac0ff81e3f81e83e9250d3bb2934012e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0ff81e3f81e83e9250d3bb2934012e8">RCC_CFGR_MCO_DIV4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MCO Clock divided by 4 </p>

</div>
</div>
<a class="anchor" id="gaac99eea3f711a169fb64bd0ddaf99e5a"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_DIV8" ref="gaac99eea3f711a169fb64bd0ddaf99e5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a">RCC_CFGR_MCO_DIV8</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MCO Clock divided by 8 </p>

</div>
</div>
<a class="anchor" id="ga183179f1b1763f38ae88f2d8d90acd70"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_HSE" ref="ga183179f1b1763f38ae88f2d8d90acd70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External 1-25 MHz oscillator clock selected </p>

</div>
</div>
<a class="anchor" id="ga91f0ac507b8c4e5d443c107d934cfdb1"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_HSI" ref="ga91f0ac507b8c4e5d443c107d934cfdb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal 16 MHz RC oscillator clock selected </p>

</div>
</div>
<a class="anchor" id="gad10ee688b7cf27e652ffd003f177fdcd"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_LSE" ref="gad10ee688b7cf27e652ffd003f177fdcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE selected </p>

</div>
</div>
<a class="anchor" id="ga96c817553f5f226b1d661b1448ed820a"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_LSI" ref="ga96c817553f5f226b1d661b1448ed820a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;((uint32_t)0x06000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI selected </p>

</div>
</div>
<a class="anchor" id="ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_MSI" ref="ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">RCC_CFGR_MCO_MSI</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Medium Speed RC oscillator clock selected </p>

</div>
</div>
<a class="anchor" id="gab345908eef02b3029dd78be58baa0c8d"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_NOCLOCK" ref="gab345908eef02b3029dd78be58baa0c8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No clock </p>

</div>
</div>
<a class="anchor" id="gac1b83ae21df9327e2a705b19ce981da6"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_PLL" ref="gac1b83ae21df9327e2a705b19ce981da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;((uint32_t)0x05000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock divided </p>

</div>
</div>
<a class="anchor" id="gaecf3b078108fdaf7e66d15ae71ec4181"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCO_SYSCLK" ref="gaecf3b078108fdaf7e66d15ae71ec4181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System clock selected </p>

</div>
</div>
<a class="anchor" id="ga2c2055812655d6acfda9a73dd2e94e10"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCOPRE" ref="ga2c2055812655d6acfda9a73dd2e94e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;((uint32_t)0x70000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MCOPRE[2:0] bits (Microcontroller Clock Output Prescaler) </p>

</div>
</div>
<a class="anchor" id="gac98f09d53898c8b449c4bb3c4e7d5fb9"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCOPRE_0" ref="gac98f09d53898c8b449c4bb3c4e7d5fb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2226fb2d3a83378d6736065c3ca2e71b"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCOPRE_1" ref="ga2226fb2d3a83378d6736065c3ca2e71b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga53ae1dca228a7e8ff1e1af07b9adc246"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCOPRE_2" ref="ga53ae1dca228a7e8ff1e1af07b9adc246" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 MCO Prescaler configuration </p>

</div>
</div>
<a class="anchor" id="ga76304e842d0244575776a28f82cafcfd"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCOSEL" ref="ga76304e842d0244575776a28f82cafcfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MCO[2:0] bits (Microcontroller Clock Output) </p>

</div>
</div>
<a class="anchor" id="gab02d2500aaedb40c512793f8c38290a9"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCOSEL_0" ref="gab02d2500aaedb40c512793f8c38290a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga85fcf02df023f6a18ceb6ba85478ff64"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCOSEL_1" ref="ga85fcf02df023f6a18ceb6ba85478ff64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga136d5fb2b22442eca6796b45dfa72d84"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_MCOSEL_2" ref="ga136d5fb2b22442eca6796b45dfa72d84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 MCO configuration </p>

</div>
</div>
<a class="anchor" id="gad6d1731e7b6bfda6962dcef892cfdede"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLDIV" ref="gad6d1731e7b6bfda6962dcef892cfdede" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLLDIV[1:0] bits (PLL Output Division) </p>

</div>
</div>
<a class="anchor" id="ga5669c495ac2762698d349448b22a2be5"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLDIV1" ref="ga5669c495ac2762698d349448b22a2be5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5669c495ac2762698d349448b22a2be5">RCC_CFGR_PLLDIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock output = CKVCO / 1 </p>

</div>
</div>
<a class="anchor" id="ga6d0b498f4f0ec257aa80334e622046f0"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLDIV2" ref="ga6d0b498f4f0ec257aa80334e622046f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">RCC_CFGR_PLLDIV2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock output = CKVCO / 2 </p>

</div>
</div>
<a class="anchor" id="ga51d7c69f6894bf138b9d4c5682ea1a32"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLDIV3" ref="ga51d7c69f6894bf138b9d4c5682ea1a32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock output = CKVCO / 3 </p>

</div>
</div>
<a class="anchor" id="ga287acb80daf1c57a41971a9a25beff81"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLDIV4" ref="ga287acb80daf1c57a41971a9a25beff81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">RCC_CFGR_PLLDIV4</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock output = CKVCO / 4 </p>

</div>
</div>
<a class="anchor" id="ga9bbdce8c7dec2ccb4dca8a5db0b4876a"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLDIV_0" ref="ga9bbdce8c7dec2ccb4dca8a5db0b4876a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a">RCC_CFGR_PLLDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit0 </p>

</div>
</div>
<a class="anchor" id="ga64ee8e8910329d35452238804532448b"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLDIV_1" ref="ga64ee8e8910329d35452238804532448b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b">RCC_CFGR_PLLDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit1 PLLDIV configuration </p>

</div>
</div>
<a class="anchor" id="ga538fd5df8d890696483a0e901d739309"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL" ref="ga538fd5df8d890696483a0e901d739309" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLLMUL[3:0] bits (PLL multiplication factor) </p>

</div>
</div>
<a class="anchor" id="gad4d4ff081f554fcb4278df9f259f2392"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL12" ref="gad4d4ff081f554fcb4278df9f259f2392" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 12 </p>

</div>
</div>
<a class="anchor" id="gae1ef5de15a26513ab208a48a21f8aa58"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL16" ref="gae1ef5de15a26513ab208a48a21f8aa58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a>&#160;&#160;&#160;((uint32_t)0x00140000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 16 </p>

</div>
</div>
<a class="anchor" id="ga39af78af8145dd94a065426e8c9f9675"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL24" ref="ga39af78af8145dd94a065426e8c9f9675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">RCC_CFGR_PLLMUL24</a>&#160;&#160;&#160;((uint32_t)0x00180000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 24 </p>

</div>
</div>
<a class="anchor" id="ga599cf14f159345374d91a96e645b105b"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL3" ref="ga599cf14f159345374d91a96e645b105b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 3 </p>

</div>
</div>
<a class="anchor" id="ga06a3e34d9dc5a57b150fd724ee1b12d4"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL32" ref="ga06a3e34d9dc5a57b150fd724ee1b12d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">RCC_CFGR_PLLMUL32</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 32 </p>

</div>
</div>
<a class="anchor" id="gaf76c27dba3f4be2433fd5a384a1877ae"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL4" ref="gaf76c27dba3f4be2433fd5a384a1877ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 4 </p>

</div>
</div>
<a class="anchor" id="ga597063f54fb43db439f8548305154df5"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL48" ref="ga597063f54fb43db439f8548305154df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">RCC_CFGR_PLLMUL48</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 48 PLLDIV configuration </p>

</div>
</div>
<a class="anchor" id="gaf7e89d2d6400ab0e8583b6016ace93b7"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL6" ref="gaf7e89d2d6400ab0e8583b6016ace93b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 6 </p>

</div>
</div>
<a class="anchor" id="ga8a409fec792612f0583ed37fd5bffd16"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL8" ref="ga8a409fec792612f0583ed37fd5bffd16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL input clock * 8 </p>

</div>
</div>
<a class="anchor" id="ga00db50b9aedde139842945837323fef3"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL_0" ref="ga00db50b9aedde139842945837323fef3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">RCC_CFGR_PLLMUL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga5071ad49eba8116a452455050a45e393"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL_1" ref="ga5071ad49eba8116a452455050a45e393" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">RCC_CFGR_PLLMUL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6c7ccedfebcece45df4b537b55cc2ecf"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL_2" ref="ga6c7ccedfebcece45df4b537b55cc2ecf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">RCC_CFGR_PLLMUL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa214686c587e1215b6a002fdc99c9f2a"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLMUL_3" ref="gaa214686c587e1215b6a002fdc99c9f2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">RCC_CFGR_PLLMUL_3</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 PLLMUL configuration </p>

</div>
</div>
<a class="anchor" id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLSRC" ref="gaba4a5dbbd286f07a97f5aa6e6f3f6a57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL entry clock source </p>

</div>
</div>
<a class="anchor" id="ga5fd58409765f79b08b2b5d86a2c322f4"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLSRC_HSE" ref="ga5fd58409765f79b08b2b5d86a2c322f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE as PLL entry clock source </p>

</div>
</div>
<a class="anchor" id="ga915304a210fe2681353f5c201b66fb6b"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PLLSRC_HSI" ref="ga915304a210fe2681353f5c201b66fb6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">RCC_CFGR_PLLSRC_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI as PLL entry clock source </p>

</div>
</div>
<a class="anchor" id="ga50b2423a5fea74a47b9eb8ab51869412"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1" ref="ga50b2423a5fea74a47b9eb8ab51869412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PRE1[2:0] bits (APB1 prescaler) </p>

</div>
</div>
<a class="anchor" id="ga2d37c20686faa340a77021117f5908b7"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1_0" ref="ga2d37c20686faa340a77021117f5908b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad41049f8a28fdced6bb4d9267845ffa2"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1_1" ref="gad41049f8a28fdced6bb4d9267845ffa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5fcb524f6ca203ddff1862c124d4f89f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1_2" ref="ga5fcb524f6ca203ddff1862c124d4f89f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 PPRE1 configuration </p>

</div>
</div>
<a class="anchor" id="gac8f6562bb2ecf65055a2f42cbb48ef11"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1_DIV1" ref="gac8f6562bb2ecf65055a2f42cbb48ef11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK not divided </p>

</div>
</div>
<a class="anchor" id="ga5c38ba326bde7c7a18c4f7f2aacf823f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1_DIV16" ref="ga5c38ba326bde7c7a18c4f7f2aacf823f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 16 </p>

</div>
</div>
<a class="anchor" id="gaf832ad6844c907d9bb37c1536defcb0d"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1_DIV2" ref="gaf832ad6844c907d9bb37c1536defcb0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 2 </p>

</div>
</div>
<a class="anchor" id="ga0e340725f46e9462d9b02a079b9fa8ae"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1_DIV4" ref="ga0e340725f46e9462d9b02a079b9fa8ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 4 </p>

</div>
</div>
<a class="anchor" id="ga9ddd6d657837e1971bb86e3bf1c15e72"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE1_DIV8" ref="ga9ddd6d657837e1971bb86e3bf1c15e72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 8 </p>

</div>
</div>
<a class="anchor" id="gad61bd4f9f345ba41806813b0bfff1311"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2" ref="gad61bd4f9f345ba41806813b0bfff1311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PRE2[2:0] bits (APB2 prescaler) </p>

</div>
</div>
<a class="anchor" id="ga82ca63155494ed59eb5e34bec1e5f4e9"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2_0" ref="ga82ca63155494ed59eb5e34bec1e5f4e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafdb19c9e76fe8e8a7c991714c92e937f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2_1" ref="gafdb19c9e76fe8e8a7c991714c92e937f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9adc802687eab5b6ece99a20793219db"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2_2" ref="ga9adc802687eab5b6ece99a20793219db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 PPRE2 configuration </p>

</div>
</div>
<a class="anchor" id="ga247aebf1999a38ea07785558d277bb1a"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2_DIV1" ref="ga247aebf1999a38ea07785558d277bb1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK not divided </p>

</div>
</div>
<a class="anchor" id="gaece3ee58d4138f7452733bfa1ad37eb9"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2_DIV16" ref="gaece3ee58d4138f7452733bfa1ad37eb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00003800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 16 PLL entry clock source </p>

</div>
</div>
<a class="anchor" id="ga99d9c91eaad122460d324a71cc939d1b"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2_DIV2" ref="ga99d9c91eaad122460d324a71cc939d1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 2 </p>

</div>
</div>
<a class="anchor" id="ga4340fc3fc52eca36eb302959fbecb715"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2_DIV4" ref="ga4340fc3fc52eca36eb302959fbecb715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00002800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 4 </p>

</div>
</div>
<a class="anchor" id="ga412b382a1134e0ee5614e0f4bcf97552"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_PPRE2_DIV8" ref="ga412b382a1134e0ee5614e0f4bcf97552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HCLK divided by 8 </p>

</div>
</div>
<a class="anchor" id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SW" ref="ga0eea5e5f7743a7e8995b8beeb18355c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SW[1:0] bits (System clock Switch) </p>

</div>
</div>
<a class="anchor" id="ga99f08d86fd41824058a7fdf817f7e2fd"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SW_0" ref="ga99f08d86fd41824058a7fdf817f7e2fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga72d51cb5d66ee1aa4d2c6f14796a072f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SW_1" ref="ga72d51cb5d66ee1aa4d2c6f14796a072f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 SW configuration </p>

</div>
</div>
<a class="anchor" id="gafb563f217242d969f4355d0818fde705"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SW_HSE" ref="gafb563f217242d969f4355d0818fde705" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE selected as system clock </p>

</div>
</div>
<a class="anchor" id="gacbac8bae4f0808b3c3a5185aa10081fb"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SW_HSI" ref="gacbac8bae4f0808b3c3a5185aa10081fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI selected as system clock </p>

</div>
</div>
<a class="anchor" id="gaf76678c7a8f1366e115dbdd95e3568eb"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SW_MSI" ref="gaf76678c7a8f1366e115dbdd95e3568eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI selected as system clock </p>

</div>
</div>
<a class="anchor" id="ga87389cacb2eaf53730da13a2a33cd487"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SW_PLL" ref="ga87389cacb2eaf53730da13a2a33cd487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL selected as system clock </p>

</div>
</div>
<a class="anchor" id="ga15bf2269500dc97e137315f44aa015c9"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SWS" ref="ga15bf2269500dc97e137315f44aa015c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SWS[1:0] bits (System Clock Switch Status) </p>

</div>
</div>
<a class="anchor" id="ga1eae59112c51def51979e31e8695b39f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SWS_0" ref="ga1eae59112c51def51979e31e8695b39f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaad3a5718999d7259f216137a23c2a379"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SWS_1" ref="gaad3a5718999d7259f216137a23c2a379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 SWS configuration </p>

</div>
</div>
<a class="anchor" id="gae09a0202f441c1a43e69c62331d50a08"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SWS_HSE" ref="gae09a0202f441c1a43e69c62331d50a08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE oscillator used as system clock </p>

</div>
</div>
<a class="anchor" id="ga6764639cf221e1ebc0b5448dcaed590a"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SWS_HSI" ref="ga6764639cf221e1ebc0b5448dcaed590a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI oscillator used as system clock </p>

</div>
</div>
<a class="anchor" id="gab22f5fe5aca788772b1596d5155628c5"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SWS_MSI" ref="gab22f5fe5aca788772b1596d5155628c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">RCC_CFGR_SWS_MSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI oscillator used as system clock </p>

</div>
</div>
<a class="anchor" id="ga2c67e2279804a83ef24438267d9d4a6c"></a><!-- doxytag: member="stm32l1xx.h::RCC_CFGR_SWS_PLL" ref="ga2c67e2279804a83ef24438267d9d4a6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL used as system clock </p>

</div>
</div>
<a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_CSSC" ref="ga46edb2b9568f002feba7b4312ed92c1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Security System Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_CSSF" ref="gad66b719e4061294de35af58cc27aba7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Security System Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_HSERDYC" ref="ga9464e8188d717902990b467a9396d238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_HSERDYF" ref="ga11ea196450aac9ac35e283a66afc3da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_HSERDYIE" ref="ga5492f9b58600cf66616eb931b48b3c11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_HSIRDYC" ref="gad1b58377908e5c31a684747d0a80ecb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_HSIRDYF" ref="gad38877547c4cbbb94659d5726f377163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_HSIRDYIE" ref="gac714351a6f9dab4741354fb017638580" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaf9045f799b03300b7178862ff3f599dd"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSECSS" ref="gaf9045f799b03300b7178862ff3f599dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9045f799b03300b7178862ff3f599dd">RCC_CIR_LSECSS</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE CSS Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga1955e781a884122a3f426cf50485e38e"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSECSSC" ref="ga1955e781a884122a3f426cf50485e38e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1955e781a884122a3f426cf50485e38e">RCC_CIR_LSECSSC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE CSS Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gab1eab92132d47cb315a38d66c5cb806d"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSECSSIE" ref="gab1eab92132d47cb315a38d66c5cb806d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1eab92132d47cb315a38d66c5cb806d">RCC_CIR_LSECSSIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE CSS Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSERDYC" ref="ga144b5147f3a8d0bfda04618e301986aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSERDYF" ref="gabfc100e7ae673dfcec7be79af0d91dfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSERDYIE" ref="ga6a0ad2672c9ba1b26012cbc6d423dff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSIRDYC" ref="ga982989563f1a95c89bf7f4a25d99f704" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSIRDYF" ref="gacb94ccfe6a212f020e732d1dd787a6fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_LSIRDYIE" ref="ga872ba937149a7372138df06f8188ab56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gafbd6bfe7da86191d3c531151727dcb58"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_MSIRDYC" ref="gafbd6bfe7da86191d3c531151727dcb58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6bfe7da86191d3c531151727dcb58">RCC_CIR_MSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="ga3730ae0a55c59ca7581ae1e8e8319663"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_MSIRDYF" ref="ga3730ae0a55c59ca7581ae1e8e8319663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="gab8324959b84162dd8e6c3adb479986a3"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_MSIRDYIE" ref="gab8324959b84162dd8e6c3adb479986a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_PLLRDYC" ref="ga245af864b194f0c2b2389ea1ee49a396" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL Ready Interrupt Clear </p>

</div>
</div>
<a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_PLLRDYF" ref="ga0f007895a17e668f22f7b8b24ca90aec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL Ready Interrupt flag </p>

</div>
</div>
<a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a><!-- doxytag: member="stm32l1xx.h::RCC_CIR_PLLRDYIE" ref="ga1b70927cab2ba9cf82d1620cf88b0f95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL Ready Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_CSSON" ref="gacc05308869ad055e1e6f2c32d738aecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Security System enable </p>

</div>
</div>
<a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_HSEBYP" ref="gaa3288090671af5a959aae4d7f7696d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External High Speed clock Bypass </p>

</div>
</div>
<a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_HSEON" ref="gadb8228c9020595b4cf9995137b8c9a7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External High Speed clock enable </p>

</div>
</div>
<a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_HSERDY" ref="ga86a34e00182c83409d89ff566cb02cc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External High Speed clock ready flag </p>

</div>
</div>
<a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_HSION" ref="gaf4fcacf94a97f7d49a70e089b39cf474" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal High Speed clock enable </p>

</div>
</div>
<a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_HSIRDY" ref="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal High Speed clock ready flag </p>

</div>
</div>
<a class="anchor" id="gaee09fff7bffaaabc64d99627f2249795"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_MSION" ref="gaee09fff7bffaaabc64d99627f2249795" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock enable </p>

</div>
</div>
<a class="anchor" id="gac38ef564d136d79b5e22b564db8d2b07"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_MSIRDY" ref="gac38ef564d136d79b5e22b564db8d2b07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock ready flag </p>

</div>
</div>
<a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_PLLON" ref="gad0e73d5b0a4883e074d40029b49ee47e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL enable </p>

</div>
</div>
<a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_PLLRDY" ref="gafa12d7ac6a7f0f91d066aeb2c6071888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PLL clock ready flag </p>

</div>
</div>
<a class="anchor" id="gaf5cb8ce29ab0c579e788999c96f34db3"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_RTCPRE" ref="gaf5cb8ce29ab0c579e788999c96f34db3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>&#160;&#160;&#160;((uint32_t)0x60000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC/LCD Prescaler </p>

</div>
</div>
<a class="anchor" id="gac9e8d8aa53f0db77f19f0ae4f0a659ff"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_RTCPRE_0" ref="gac9e8d8aa53f0db77f19f0ae4f0a659ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">RCC_CR_RTCPRE_0</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit0 </p>

</div>
</div>
<a class="anchor" id="ga97b08bda72e10784ae37f72f48da6829"></a><!-- doxytag: member="stm32l1xx.h::RCC_CR_RTCPRE_1" ref="ga97b08bda72e10784ae37f72f48da6829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">RCC_CR_RTCPRE_1</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit1 </p>

</div>
</div>
<a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_IWDGRSTF" ref="ga22a7079ba87dd7acd5ed7fe7b704e85f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Independent Watchdog reset flag </p>

</div>
</div>
<a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_LPWRRSTF" ref="ga675455250b91f125d52f5d347c2c0fbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low-Power reset flag </p>

</div>
</div>
<a class="anchor" id="ga2f5198ce9785eab7b8a483b092ff067b"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_LSEBYP" ref="ga2f5198ce9785eab7b8a483b092ff067b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Low Speed oscillator Bypass </p>

</div>
</div>
<a class="anchor" id="gabb783f6cf3e637a310edf19c63eef951"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_LSECSSD" ref="gabb783f6cf3e637a310edf19c63eef951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Low Speed oscillator CSS Detected </p>

</div>
</div>
<a class="anchor" id="gaae04acc4f20a344f54ef5611a066f6f7"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_LSECSSON" ref="gaae04acc4f20a344f54ef5611a066f6f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Low Speed oscillator CSS Enable </p>

</div>
</div>
<a class="anchor" id="gac5e71f3e06f010bbf7592571e541869a"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_LSEON" ref="gac5e71f3e06f010bbf7592571e541869a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Low Speed oscillator enable </p>

</div>
</div>
<a class="anchor" id="gaef6f70de38e3cd825b7126ef317b955c"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_LSERDY" ref="gaef6f70de38e3cd825b7126ef317b955c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Low Speed oscillator Ready </p>

</div>
</div>
<a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_LSION" ref="ga803cbf97bda1ebaf9afee2a3c9f0851b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Low Speed oscillator enable </p>

</div>
</div>
<a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_LSIRDY" ref="gab569110e757aee573ebf9ad80812e8bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Low Speed oscillator Ready </p>

</div>
</div>
<a class="anchor" id="ga14163f80ac0b005217eb318d0639afef"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_OBLRSTF" ref="ga14163f80ac0b005217eb318d0639afef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option Bytes Loader reset flag </p>

</div>
</div>
<a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_PINRSTF" ref="ga4e26d2902d11e638cd0b702332f53ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PIN reset flag </p>

</div>
</div>
<a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_PORRSTF" ref="ga837e2d7e2395ac45ebe2aea95ecde9bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>POR/PDR reset flag </p>

</div>
</div>
<a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RMVF" ref="gafc26c5996b14005a70afbeaa29aae716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remove reset flag </p>

</div>
</div>
<a class="anchor" id="gaf06cc284da6687ccce83abb3696613f9"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCEN" ref="gaf06cc284da6687ccce83abb3696613f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC clock enable </p>

</div>
</div>
<a class="anchor" id="ga98f3b508ec0e52edc9c9fd22e292a3a5"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCRST" ref="ga98f3b508ec0e52edc9c9fd22e292a3a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTC reset </p>

</div>
</div>
<a class="anchor" id="ga9c870e6b0cf4e8e3f9ed37acaaf86f42"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCSEL" ref="ga9c870e6b0cf4e8e3f9ed37acaaf86f42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTCSEL[1:0] bits (RTC clock source selection) </p>

</div>
</div>
<a class="anchor" id="ga9b13f18d53d5d61deda138fe1603e493"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCSEL_0" ref="ga9b13f18d53d5d61deda138fe1603e493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493">RCC_CSR_RTCSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4e1d1b52267c2916df4ff546ad78f78d"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCSEL_1" ref="ga4e1d1b52267c2916df4ff546ad78f78d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d">RCC_CSR_RTCSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 RTC congiguration </p>

</div>
</div>
<a class="anchor" id="ga63cfa8b19f84b2018e49afb4c69a76da"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCSEL_HSE" ref="ga63cfa8b19f84b2018e49afb4c69a76da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE oscillator clock divided by 2, 4, 8 or 16 by RTCPRE used as RTC clock </p>

</div>
</div>
<a class="anchor" id="gabaaeebc88a8a5ca1176e32f676a3cc2c"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCSEL_LSE" ref="gabaaeebc88a8a5ca1176e32f676a3cc2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSE oscillator clock used as RTC clock </p>

</div>
</div>
<a class="anchor" id="ga5a5da77ab05027820e8c16ad4d7c3f41"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCSEL_LSI" ref="ga5a5da77ab05027820e8c16ad4d7c3f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSI oscillator clock used as RTC clock </p>

</div>
</div>
<a class="anchor" id="ga88bbe702356ab1d39a35b89c4be88446"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_RTCSEL_NOCLOCK" ref="ga88bbe702356ab1d39a35b89c4be88446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446">RCC_CSR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No clock </p>

</div>
</div>
<a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_SFTRSTF" ref="ga16e89534934436ee8958440882b71e6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Reset flag </p>

</div>
</div>
<a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a><!-- doxytag: member="stm32l1xx.h::RCC_CSR_WWDGRSTF" ref="gacabd7bbde7e78c9c8f5fd46e34771826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Window watchdog reset flag </p>

</div>
</div>
<a class="anchor" id="gac98dfeb8365fd0b721394fc6a503b40b"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_HSICAL" ref="gac98dfeb8365fd0b721394fc6a503b40b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal High Speed clock Calibration </p>

</div>
</div>
<a class="anchor" id="gab79c333962d5bd80636eca9997759804"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_HSITRIM" ref="gab79c333962d5bd80636eca9997759804" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>&#160;&#160;&#160;((uint32_t)0x00001F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal High Speed clock trimming </p>

</div>
</div>
<a class="anchor" id="gae18406d77831ffad4799394913ca472c"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSICAL" ref="gae18406d77831ffad4799394913ca472c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Calibration </p>

</div>
</div>
<a class="anchor" id="ga015acd05a0c052e05e5ad6c32c442232"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSIRANGE" ref="ga015acd05a0c052e05e5ad6c32c442232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Range </p>

</div>
</div>
<a class="anchor" id="ga9ec7422168fd486c1a0031116f9acd93"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSIRANGE_0" ref="ga9ec7422168fd486c1a0031116f9acd93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">RCC_ICSCR_MSIRANGE_0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Range 65.536 KHz </p>

</div>
</div>
<a class="anchor" id="ga9c51e3867e3fe6f4c2429408fbbe78a8"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSIRANGE_1" ref="ga9c51e3867e3fe6f4c2429408fbbe78a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">RCC_ICSCR_MSIRANGE_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Range 131.072 KHz </p>

</div>
</div>
<a class="anchor" id="ga48527b1ba8d8f88073a34f5af4c7557d"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSIRANGE_2" ref="ga48527b1ba8d8f88073a34f5af4c7557d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">RCC_ICSCR_MSIRANGE_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Range 262.144 KHz </p>

</div>
</div>
<a class="anchor" id="ga4bc6acbe6b593a22910be5202ea8f920"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSIRANGE_3" ref="ga4bc6acbe6b593a22910be5202ea8f920" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">RCC_ICSCR_MSIRANGE_3</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Range 524.288 KHz </p>

</div>
</div>
<a class="anchor" id="ga59e25d967d4cc17665fb9e49b6f75dd7"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSIRANGE_4" ref="ga59e25d967d4cc17665fb9e49b6f75dd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">RCC_ICSCR_MSIRANGE_4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Range 1.048 MHz </p>

</div>
</div>
<a class="anchor" id="ga30480b94b74b9f8264617059baa16786"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSIRANGE_5" ref="ga30480b94b74b9f8264617059baa16786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">RCC_ICSCR_MSIRANGE_5</a>&#160;&#160;&#160;((uint32_t)0x0000A000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Range 2.097 MHz </p>

</div>
</div>
<a class="anchor" id="gaa2179594652f94a2b51e13559612e5ea"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSIRANGE_6" ref="gaa2179594652f94a2b51e13559612e5ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">RCC_ICSCR_MSIRANGE_6</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock Range 4.194 MHz </p>

</div>
</div>
<a class="anchor" id="ga7f61335b01758a4336598e7fa97445e6"></a><!-- doxytag: member="stm32l1xx.h::RCC_ICSCR_MSITRIM" ref="ga7f61335b01758a4336598e7fa97445e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal Multi Speed clock trimming </p>

</div>
</div>
<a class="anchor" id="ga05b94fcb22e97f18851a932d73ec4fb6"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH" ref="ga05b94fcb22e97f18851a932d73ec4fb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05b94fcb22e97f18851a932d73ec4fb6">RI_ASCR1_CH</a>&#160;&#160;&#160;((uint32_t)0x03FCFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AS_CH[25:18] &amp; AS_CH[15:0] bits ( Analog switches selection bits) </p>

</div>
</div>
<a class="anchor" id="ga35c3581ed4de728efae4b8420d61b6cf"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_0" ref="ga35c3581ed4de728efae4b8420d61b6cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf">RI_ASCR1_CH_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga476a30055082cb6239183609c321ed84"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_1" ref="ga476a30055082cb6239183609c321ed84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84">RI_ASCR1_CH_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae3c516346dc0c53359bd91ebce3f5d4d"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_10" ref="gae3c516346dc0c53359bd91ebce3f5d4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d">RI_ASCR1_CH_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="ga8db621c8a0d2fce4fbfb50ee99ae4842"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_11" ref="ga8db621c8a0d2fce4fbfb50ee99ae4842" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842">RI_ASCR1_CH_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="ga3569a064eebb7148cfc450e89e637d11"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_12" ref="ga3569a064eebb7148cfc450e89e637d11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11">RI_ASCR1_CH_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="gaed83dec747e47af6e8731ba9a386dba1"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_13" ref="gaed83dec747e47af6e8731ba9a386dba1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1">RI_ASCR1_CH_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="ga3dd4bd779d14f04ca4f9d72dd772d0e9"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_14" ref="ga3dd4bd779d14f04ca4f9d72dd772d0e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9">RI_ASCR1_CH_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="ga7171966843026503e0319c89d95dc275"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_15" ref="ga7171966843026503e0319c89d95dc275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275">RI_ASCR1_CH_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="gaceb195ff1c181b4cfc9586ac7c19a34d"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_18" ref="gaceb195ff1c181b4cfc9586ac7c19a34d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d">RI_ASCR1_CH_18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 18 </p>

</div>
</div>
<a class="anchor" id="gab7ca7729b1644b9d9ace22e5815b596e"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_19" ref="gab7ca7729b1644b9d9ace22e5815b596e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e">RI_ASCR1_CH_19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 19 </p>

</div>
</div>
<a class="anchor" id="gac3837d2221490cdbe32aa73ecccb81d6"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_2" ref="gac3837d2221490cdbe32aa73ecccb81d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6">RI_ASCR1_CH_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5a76688e594aebf9ead13d28a4618534"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_20" ref="ga5a76688e594aebf9ead13d28a4618534" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534">RI_ASCR1_CH_20</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 20 </p>

</div>
</div>
<a class="anchor" id="ga5afe98d489b31057e3013293fbb13c8d"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_21" ref="ga5afe98d489b31057e3013293fbb13c8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d">RI_ASCR1_CH_21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 21 </p>

</div>
</div>
<a class="anchor" id="gaf815cb08076563c90563eec1b746d11a"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_22" ref="gaf815cb08076563c90563eec1b746d11a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf815cb08076563c90563eec1b746d11a">RI_ASCR1_CH_22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 22 </p>

</div>
</div>
<a class="anchor" id="ga4ee58ed0f420ae3f55141b5e540d4c9d"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_23" ref="ga4ee58ed0f420ae3f55141b5e540d4c9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d">RI_ASCR1_CH_23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 23 </p>

</div>
</div>
<a class="anchor" id="gae29aa20ea8efe6e1c21dc438cbd408d8"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_24" ref="gae29aa20ea8efe6e1c21dc438cbd408d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8">RI_ASCR1_CH_24</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 24 </p>

</div>
</div>
<a class="anchor" id="gaabf632afea743545719609559260b308"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_25" ref="gaabf632afea743545719609559260b308" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308">RI_ASCR1_CH_25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 25 </p>

</div>
</div>
<a class="anchor" id="ga7dffddd190fb552db214a90c03132d03"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_27" ref="ga7dffddd190fb552db214a90c03132d03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dffddd190fb552db214a90c03132d03">RI_ASCR1_CH_27</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 27 </p>

</div>
</div>
<a class="anchor" id="gad43c535a50ffe57ece70e3c97138fec7"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_28" ref="gad43c535a50ffe57ece70e3c97138fec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad43c535a50ffe57ece70e3c97138fec7">RI_ASCR1_CH_28</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 28 </p>

</div>
</div>
<a class="anchor" id="gaaaefe723849bf88ffc4871aed375a711"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_29" ref="gaaaefe723849bf88ffc4871aed375a711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaefe723849bf88ffc4871aed375a711">RI_ASCR1_CH_29</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 29 </p>

</div>
</div>
<a class="anchor" id="ga39a1b76b597db291f342168ca86c592a"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_3" ref="ga39a1b76b597db291f342168ca86c592a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a">RI_ASCR1_CH_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf5680ce5a4a987095d840a7ac96b6599"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_30" ref="gaf5680ce5a4a987095d840a7ac96b6599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5680ce5a4a987095d840a7ac96b6599">RI_ASCR1_CH_30</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 30 </p>

</div>
</div>
<a class="anchor" id="gab37b233d88f4434ce1f30c8dce56c2d2"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_31" ref="gab37b233d88f4434ce1f30c8dce56c2d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab37b233d88f4434ce1f30c8dce56c2d2">RI_ASCR1_CH_31</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 16 </p>

</div>
</div>
<a class="anchor" id="ga3dec0b3bcfe7befb75a43f5573a56659"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_4" ref="ga3dec0b3bcfe7befb75a43f5573a56659" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659">RI_ASCR1_CH_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2aca78076d819d0c1d1a3cbdce680d16"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_5" ref="ga2aca78076d819d0c1d1a3cbdce680d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16">RI_ASCR1_CH_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga5baabbaf4ba016fe7038e4e1779f56d0"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_6" ref="ga5baabbaf4ba016fe7038e4e1779f56d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0">RI_ASCR1_CH_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gafb20649c9e05d7a925346f863627bba2"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_7" ref="gafb20649c9e05d7a925346f863627bba2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2">RI_ASCR1_CH_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga91d063f26cb508e8f8ecc6e4732410dc"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_8" ref="ga91d063f26cb508e8f8ecc6e4732410dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc">RI_ASCR1_CH_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="ga0ed38883e815c56c2dfc1af1084fc04d"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_CH_9" ref="ga0ed38883e815c56c2dfc1af1084fc04d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d">RI_ASCR1_CH_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="gaa61a2caf9bf76335404532180c033236"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_SCM" ref="gaa61a2caf9bf76335404532180c033236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236">RI_ASCR1_SCM</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I/O Switch control mode </p>

</div>
</div>
<a class="anchor" id="gae5638ca72d0a62251410161b71037aa7"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR1_VCOMP" ref="gae5638ca72d0a62251410161b71037aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7">RI_ASCR1_VCOMP</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADC analog switch selection for internal node to COMP1 </p>

</div>
</div>
<a class="anchor" id="ga3bbca2c060a0bc77d7e782a406359b15"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH0b" ref="ga3bbca2c060a0bc77d7e782a406359b15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bbca2c060a0bc77d7e782a406359b15">RI_ASCR2_CH0b</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH0b selection bit </p>

</div>
</div>
<a class="anchor" id="ga53e7f2013c0ccbbe7f6ad23134f4331a"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH10b" ref="ga53e7f2013c0ccbbe7f6ad23134f4331a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53e7f2013c0ccbbe7f6ad23134f4331a">RI_ASCR2_CH10b</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH10b selection bit </p>

</div>
</div>
<a class="anchor" id="ga2b585e25bf053bd342713566374c0bf0"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH11b" ref="ga2b585e25bf053bd342713566374c0bf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b585e25bf053bd342713566374c0bf0">RI_ASCR2_CH11b</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH11b selection bit </p>

</div>
</div>
<a class="anchor" id="ga0b26d554353a13de0060912aab90acc9"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH12b" ref="ga0b26d554353a13de0060912aab90acc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b26d554353a13de0060912aab90acc9">RI_ASCR2_CH12b</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH12b selection bit </p>

</div>
</div>
<a class="anchor" id="gab9f85a52b8922645b25897826c37d4f9"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH1b" ref="gab9f85a52b8922645b25897826c37d4f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9f85a52b8922645b25897826c37d4f9">RI_ASCR2_CH1b</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH1b selection bit </p>

</div>
</div>
<a class="anchor" id="ga59889a973a900265d90d6b1a577790ce"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH2b" ref="ga59889a973a900265d90d6b1a577790ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga59889a973a900265d90d6b1a577790ce">RI_ASCR2_CH2b</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH2b selection bit </p>

</div>
</div>
<a class="anchor" id="ga5bc7700ba4ef7829dc69bcaffd71541d"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH3b" ref="ga5bc7700ba4ef7829dc69bcaffd71541d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc7700ba4ef7829dc69bcaffd71541d">RI_ASCR2_CH3b</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH3b selection bit </p>

</div>
</div>
<a class="anchor" id="ga1dbce23f848b4474aab1ca803fcf26da"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH6b" ref="ga1dbce23f848b4474aab1ca803fcf26da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbce23f848b4474aab1ca803fcf26da">RI_ASCR2_CH6b</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH6b selection bit </p>

</div>
</div>
<a class="anchor" id="ga58d87fca98be04ab0903d7273780ed7f"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH7b" ref="ga58d87fca98be04ab0903d7273780ed7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58d87fca98be04ab0903d7273780ed7f">RI_ASCR2_CH7b</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH7b selection bit </p>

</div>
</div>
<a class="anchor" id="gafa40b4c38672fbbc691d279c4af216b0"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH8b" ref="gafa40b4c38672fbbc691d279c4af216b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa40b4c38672fbbc691d279c4af216b0">RI_ASCR2_CH8b</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH8b selection bit </p>

</div>
</div>
<a class="anchor" id="ga1993e2371b816f5454213653d3e48842"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_CH9b" ref="ga1993e2371b816f5454213653d3e48842" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1993e2371b816f5454213653d3e48842">RI_ASCR2_CH9b</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CH9b selection bit </p>

</div>
</div>
<a class="anchor" id="ga107731f14487352ff843d3c1aedd4640"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR10_1" ref="ga107731f14487352ff843d3c1aedd4640" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640">RI_ASCR2_GR10_1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR10-1 selection bit </p>

</div>
</div>
<a class="anchor" id="ga66c71861e9ad11b44150b93505988b51"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR10_2" ref="ga66c71861e9ad11b44150b93505988b51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51">RI_ASCR2_GR10_2</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR10-2 selection bit </p>

</div>
</div>
<a class="anchor" id="gad915c71a6ca56cb9ed8107a4f3d55a22"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR10_3" ref="gad915c71a6ca56cb9ed8107a4f3d55a22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22">RI_ASCR2_GR10_3</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR10-3 selection bit </p>

</div>
</div>
<a class="anchor" id="ga77d08e89c26c8fd3948f4b1ffc821fb3"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR10_4" ref="ga77d08e89c26c8fd3948f4b1ffc821fb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3">RI_ASCR2_GR10_4</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR10-4 selection bit </p>

</div>
</div>
<a class="anchor" id="gaa987eaf3fb4b755150aba6c1c1869541"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR4_1" ref="gaa987eaf3fb4b755150aba6c1c1869541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541">RI_ASCR2_GR4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR4-1 selection bit </p>

</div>
</div>
<a class="anchor" id="ga78a3bb7d3099a87e6fd417e748f50a47"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR4_2" ref="ga78a3bb7d3099a87e6fd417e748f50a47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47">RI_ASCR2_GR4_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR4-2 selection bit </p>

</div>
</div>
<a class="anchor" id="ga75318d892c468098e8d4ca30ff59c21b"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR4_3" ref="ga75318d892c468098e8d4ca30ff59c21b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b">RI_ASCR2_GR4_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR4-3 selection bit </p>

</div>
</div>
<a class="anchor" id="ga00c0a6a82ac65715c9850a41e55a81e6"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR4_4" ref="ga00c0a6a82ac65715c9850a41e55a81e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00c0a6a82ac65715c9850a41e55a81e6">RI_ASCR2_GR4_4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR4-4 selection bit </p>

</div>
</div>
<a class="anchor" id="ga35b70043d76941e46c05ed954181de99"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR5_1" ref="ga35b70043d76941e46c05ed954181de99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99">RI_ASCR2_GR5_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR5-1 selection bit </p>

</div>
</div>
<a class="anchor" id="ga092c8873e1ccc149ac20820165afa3a6"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR5_2" ref="ga092c8873e1ccc149ac20820165afa3a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6">RI_ASCR2_GR5_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR5-2 selection bit </p>

</div>
</div>
<a class="anchor" id="ga662bfe4dc3f4442594e603739e2b31f3"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR5_3" ref="ga662bfe4dc3f4442594e603739e2b31f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3">RI_ASCR2_GR5_3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR5-3 selection bit </p>

</div>
</div>
<a class="anchor" id="gab7fa10064241e2519be1ad8d6ca74c0f"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR5_4" ref="gab7fa10064241e2519be1ad8d6ca74c0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab7fa10064241e2519be1ad8d6ca74c0f">RI_ASCR2_GR5_4</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR5-4 selection bit </p>

</div>
</div>
<a class="anchor" id="ga68a0445518cab86238c19ec70b1a7f82"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR6_1" ref="ga68a0445518cab86238c19ec70b1a7f82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82">RI_ASCR2_GR6_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR6-1 selection bit </p>

</div>
</div>
<a class="anchor" id="ga180b56b3ecc2deff88f2428b402b5631"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR6_2" ref="ga180b56b3ecc2deff88f2428b402b5631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631">RI_ASCR2_GR6_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR6-2 selection bit </p>

</div>
</div>
<a class="anchor" id="ga9f32ad9d722774eafb4bf6f1f808c33e"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR6_3" ref="ga9f32ad9d722774eafb4bf6f1f808c33e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f32ad9d722774eafb4bf6f1f808c33e">RI_ASCR2_GR6_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR6-3 selection bit </p>

</div>
</div>
<a class="anchor" id="gaf65214f3d0d79db1018117035a0acc5f"></a><!-- doxytag: member="stm32l1xx.h::RI_ASCR2_GR6_4" ref="gaf65214f3d0d79db1018117035a0acc5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf65214f3d0d79db1018117035a0acc5f">RI_ASCR2_GR6_4</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GR6-4 selection bit </p>

</div>
</div>
<a class="anchor" id="ga5145ba33aafcf98f7f6e04ea85cfe79c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA" ref="ga5145ba33aafcf98f7f6e04ea85cfe79c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5145ba33aafcf98f7f6e04ea85cfe79c">RI_HYSCR1_PA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[15:0] Port A Hysteresis selection </p>

</div>
</div>
<a class="anchor" id="ga65c7061b2387d9774d4a29dfb9da7bc6"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_0" ref="ga65c7061b2387d9774d4a29dfb9da7bc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65c7061b2387d9774d4a29dfb9da7bc6">RI_HYSCR1_PA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1e30e44855e8a02b007781e0b821b432"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_1" ref="ga1e30e44855e8a02b007781e0b821b432" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e30e44855e8a02b007781e0b821b432">RI_HYSCR1_PA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga95b03d5607623e958e5230c4f62926bf"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_10" ref="ga95b03d5607623e958e5230c4f62926bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95b03d5607623e958e5230c4f62926bf">RI_HYSCR1_PA_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="ga01cb50708f61052800d6a79b314cf14c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_11" ref="ga01cb50708f61052800d6a79b314cf14c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga01cb50708f61052800d6a79b314cf14c">RI_HYSCR1_PA_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="gafbb78dab941bba89432af056a1b46175"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_12" ref="gafbb78dab941bba89432af056a1b46175" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb78dab941bba89432af056a1b46175">RI_HYSCR1_PA_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="gaf321b0ca350e01de8cdfcb8ca98dcebf"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_13" ref="gaf321b0ca350e01de8cdfcb8ca98dcebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf321b0ca350e01de8cdfcb8ca98dcebf">RI_HYSCR1_PA_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="gaa89b9f6aed39f7ce36538a0b4386dee5"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_14" ref="gaa89b9f6aed39f7ce36538a0b4386dee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa89b9f6aed39f7ce36538a0b4386dee5">RI_HYSCR1_PA_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="gadc8a0f64fb157ae732ae2aee67ba1e00"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_15" ref="gadc8a0f64fb157ae732ae2aee67ba1e00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc8a0f64fb157ae732ae2aee67ba1e00">RI_HYSCR1_PA_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="ga2a18ea4423a8d86d64fe4096ce99da73"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_2" ref="ga2a18ea4423a8d86d64fe4096ce99da73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a18ea4423a8d86d64fe4096ce99da73">RI_HYSCR1_PA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga31f47312df1081b99cb7bb37108025d1"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_3" ref="ga31f47312df1081b99cb7bb37108025d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31f47312df1081b99cb7bb37108025d1">RI_HYSCR1_PA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8b753c36a11a65522b6085696e0fbce4"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_4" ref="ga8b753c36a11a65522b6085696e0fbce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b753c36a11a65522b6085696e0fbce4">RI_HYSCR1_PA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga852c79796eb5e7b6072d28ac37d54826"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_5" ref="ga852c79796eb5e7b6072d28ac37d54826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga852c79796eb5e7b6072d28ac37d54826">RI_HYSCR1_PA_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga6e98d5931fd04092018c0d4b2218e993"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_6" ref="ga6e98d5931fd04092018c0d4b2218e993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98d5931fd04092018c0d4b2218e993">RI_HYSCR1_PA_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gabb5bae81d4bad89eb9bea27f462136ed"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_7" ref="gabb5bae81d4bad89eb9bea27f462136ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb5bae81d4bad89eb9bea27f462136ed">RI_HYSCR1_PA_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga5cefe1a3a06f8448c4eb82a70e13e031"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_8" ref="ga5cefe1a3a06f8448c4eb82a70e13e031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cefe1a3a06f8448c4eb82a70e13e031">RI_HYSCR1_PA_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="ga9f9390916e40fc545763f727d8afdb9d"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PA_9" ref="ga9f9390916e40fc545763f727d8afdb9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f9390916e40fc545763f727d8afdb9d">RI_HYSCR1_PA_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga14b6c6b02074440c8117040dab96ad00"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB" ref="ga14b6c6b02074440c8117040dab96ad00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14b6c6b02074440c8117040dab96ad00">RI_HYSCR1_PB</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[15:0] Port B Hysteresis selection </p>

</div>
</div>
<a class="anchor" id="ga8c8867699d64da05d6da35f70aa36410"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_0" ref="ga8c8867699d64da05d6da35f70aa36410" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8867699d64da05d6da35f70aa36410">RI_HYSCR1_PB_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8dacaf57911add1790db2d6c7e19705e"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_1" ref="ga8dacaf57911add1790db2d6c7e19705e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dacaf57911add1790db2d6c7e19705e">RI_HYSCR1_PB_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gabf9546ac3971f865f5701c62d0cca5a2"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_10" ref="gabf9546ac3971f865f5701c62d0cca5a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf9546ac3971f865f5701c62d0cca5a2">RI_HYSCR1_PB_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="ga79cc2722419b25b769d8487038f28628"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_11" ref="ga79cc2722419b25b769d8487038f28628" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79cc2722419b25b769d8487038f28628">RI_HYSCR1_PB_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="gab605e2258c53879ca5772ecb183004ca"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_12" ref="gab605e2258c53879ca5772ecb183004ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab605e2258c53879ca5772ecb183004ca">RI_HYSCR1_PB_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="ga90a219c42ca050e7fa03eb3749002dbb"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_13" ref="ga90a219c42ca050e7fa03eb3749002dbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga90a219c42ca050e7fa03eb3749002dbb">RI_HYSCR1_PB_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="gac8372d0faca5d921d6396789947e4768"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_14" ref="gac8372d0faca5d921d6396789947e4768" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8372d0faca5d921d6396789947e4768">RI_HYSCR1_PB_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="gab1d46a1d121ba077559e59d3f979c34a"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_15" ref="gab1d46a1d121ba077559e59d3f979c34a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1d46a1d121ba077559e59d3f979c34a">RI_HYSCR1_PB_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="ga48f5d561a7216b3eb37335823337f4c6"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_2" ref="ga48f5d561a7216b3eb37335823337f4c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga48f5d561a7216b3eb37335823337f4c6">RI_HYSCR1_PB_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaae3eff836fb151eb75a68e69412cc40e"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_3" ref="gaae3eff836fb151eb75a68e69412cc40e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae3eff836fb151eb75a68e69412cc40e">RI_HYSCR1_PB_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab140dac35d8483090b7d9a1c0d98878e"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_4" ref="gab140dac35d8483090b7d9a1c0d98878e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab140dac35d8483090b7d9a1c0d98878e">RI_HYSCR1_PB_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5c3845ade7b349c5ab47f66262e25fd8"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_5" ref="ga5c3845ade7b349c5ab47f66262e25fd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c3845ade7b349c5ab47f66262e25fd8">RI_HYSCR1_PB_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga043770a538224eb1e668769514d746ec"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_6" ref="ga043770a538224eb1e668769514d746ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga043770a538224eb1e668769514d746ec">RI_HYSCR1_PB_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gabd4ba620e0f539ffd571def4e349132d"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_7" ref="gabd4ba620e0f539ffd571def4e349132d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd4ba620e0f539ffd571def4e349132d">RI_HYSCR1_PB_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga1913163432c3add1cba4d291a159daf6"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_8" ref="ga1913163432c3add1cba4d291a159daf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1913163432c3add1cba4d291a159daf6">RI_HYSCR1_PB_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="ga93361a0c779c6e7daabd0dd58613337a"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR1_PB_9" ref="ga93361a0c779c6e7daabd0dd58613337a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93361a0c779c6e7daabd0dd58613337a">RI_HYSCR1_PB_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="gaf09b5ddac48ee180dc7ddb1e734a66db"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC" ref="gaf09b5ddac48ee180dc7ddb1e734a66db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf09b5ddac48ee180dc7ddb1e734a66db">RI_HYSCR2_PC</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[15:0] Port C Hysteresis selection </p>

</div>
</div>
<a class="anchor" id="gaa9e78082b66f117d190267df32208f74"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_0" ref="gaa9e78082b66f117d190267df32208f74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e78082b66f117d190267df32208f74">RI_HYSCR2_PC_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3fd01d50074e253029d67b6c5e841c8a"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_1" ref="ga3fd01d50074e253029d67b6c5e841c8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fd01d50074e253029d67b6c5e841c8a">RI_HYSCR2_PC_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf9ec3d47c2b42b7af4f67f114b9e33c6"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_10" ref="gaf9ec3d47c2b42b7af4f67f114b9e33c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ec3d47c2b42b7af4f67f114b9e33c6">RI_HYSCR2_PC_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="ga9bcc79e86da6f06ecbf44ec7d2dc09ed"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_11" ref="ga9bcc79e86da6f06ecbf44ec7d2dc09ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bcc79e86da6f06ecbf44ec7d2dc09ed">RI_HYSCR2_PC_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="gad365b14b80d22074a5eacfc853201a00"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_12" ref="gad365b14b80d22074a5eacfc853201a00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad365b14b80d22074a5eacfc853201a00">RI_HYSCR2_PC_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="gafbe822bac8cb0a89132cc5ade5d60f6f"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_13" ref="gafbe822bac8cb0a89132cc5ade5d60f6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbe822bac8cb0a89132cc5ade5d60f6f">RI_HYSCR2_PC_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="ga3c762dbe6431125074802f7c6b4ff92f"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_14" ref="ga3c762dbe6431125074802f7c6b4ff92f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c762dbe6431125074802f7c6b4ff92f">RI_HYSCR2_PC_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="gadaf32949a92f0bb4f85c141992018f20"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_15" ref="gadaf32949a92f0bb4f85c141992018f20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadaf32949a92f0bb4f85c141992018f20">RI_HYSCR2_PC_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="ga3c52c01282fdad197229b803c46b0461"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_2" ref="ga3c52c01282fdad197229b803c46b0461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c52c01282fdad197229b803c46b0461">RI_HYSCR2_PC_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga86584cd3651a985c3d7de1362dd3a88c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_3" ref="ga86584cd3651a985c3d7de1362dd3a88c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86584cd3651a985c3d7de1362dd3a88c">RI_HYSCR2_PC_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab15e23dd1870a5ccb225a000b5e4aec1"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_4" ref="gab15e23dd1870a5ccb225a000b5e4aec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab15e23dd1870a5ccb225a000b5e4aec1">RI_HYSCR2_PC_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga08ae56ff6827a6bee06fdd301a2bdc28"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_5" ref="ga08ae56ff6827a6bee06fdd301a2bdc28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae56ff6827a6bee06fdd301a2bdc28">RI_HYSCR2_PC_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaa84aee46eaa71bb7ed9e0bece7c6562a"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_6" ref="gaa84aee46eaa71bb7ed9e0bece7c6562a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa84aee46eaa71bb7ed9e0bece7c6562a">RI_HYSCR2_PC_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga7233eb70e2930bad6a761ea6f144266c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_7" ref="ga7233eb70e2930bad6a761ea6f144266c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7233eb70e2930bad6a761ea6f144266c">RI_HYSCR2_PC_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gae2c4528b8056bbba163a718436de96b1"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_8" ref="gae2c4528b8056bbba163a718436de96b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2c4528b8056bbba163a718436de96b1">RI_HYSCR2_PC_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="ga610abf0d56c15a4449bceac4b003815a"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PC_9" ref="ga610abf0d56c15a4449bceac4b003815a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga610abf0d56c15a4449bceac4b003815a">RI_HYSCR2_PC_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga312f30d2666209812bf94f22986b0035"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD" ref="ga312f30d2666209812bf94f22986b0035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga312f30d2666209812bf94f22986b0035">RI_HYSCR2_PD</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[15:0] Port D Hysteresis selection </p>

</div>
</div>
<a class="anchor" id="gad3565abfc787c3198f41f6292b7f3e01"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_0" ref="gad3565abfc787c3198f41f6292b7f3e01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3565abfc787c3198f41f6292b7f3e01">RI_HYSCR2_PD_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga64aabec0b817ee30ac063f4f0406c75b"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_1" ref="ga64aabec0b817ee30ac063f4f0406c75b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64aabec0b817ee30ac063f4f0406c75b">RI_HYSCR2_PD_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacdb420ed8e7af3c7392f1c9546a1a2ce"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_10" ref="gacdb420ed8e7af3c7392f1c9546a1a2ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacdb420ed8e7af3c7392f1c9546a1a2ce">RI_HYSCR2_PD_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="gab1702f6d00435aea63b648186c5b6005"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_11" ref="gab1702f6d00435aea63b648186c5b6005" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1702f6d00435aea63b648186c5b6005">RI_HYSCR2_PD_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="gaff99a77f97d3856313b5cc1b4167455c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_12" ref="gaff99a77f97d3856313b5cc1b4167455c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff99a77f97d3856313b5cc1b4167455c">RI_HYSCR2_PD_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="ga2b13b9120ac43b601cf0a2c7ac49e359"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_13" ref="ga2b13b9120ac43b601cf0a2c7ac49e359" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b13b9120ac43b601cf0a2c7ac49e359">RI_HYSCR2_PD_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="gaf6a78aa687b92e98ff67cc79ce336f1a"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_14" ref="gaf6a78aa687b92e98ff67cc79ce336f1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a78aa687b92e98ff67cc79ce336f1a">RI_HYSCR2_PD_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="ga4db744a01131eca82ee5a647f39fcea4"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_15" ref="ga4db744a01131eca82ee5a647f39fcea4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4db744a01131eca82ee5a647f39fcea4">RI_HYSCR2_PD_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="gaa5efc8b87f26b5e628301292499cbcd5"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_2" ref="gaa5efc8b87f26b5e628301292499cbcd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5efc8b87f26b5e628301292499cbcd5">RI_HYSCR2_PD_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0b94eeb5e5dc65827737a0fb508c0562"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_3" ref="ga0b94eeb5e5dc65827737a0fb508c0562" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b94eeb5e5dc65827737a0fb508c0562">RI_HYSCR2_PD_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae2a5e8b8513a97e22df2e63be47c5a0b"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_4" ref="gae2a5e8b8513a97e22df2e63be47c5a0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2a5e8b8513a97e22df2e63be47c5a0b">RI_HYSCR2_PD_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga913f2fee0cfe1cca981a00f63a854f80"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_5" ref="ga913f2fee0cfe1cca981a00f63a854f80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga913f2fee0cfe1cca981a00f63a854f80">RI_HYSCR2_PD_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gada5c54871159135db05a19d83c6c4b05"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_6" ref="gada5c54871159135db05a19d83c6c4b05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada5c54871159135db05a19d83c6c4b05">RI_HYSCR2_PD_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gace5c5492cdae87d9bac8e7e6fecf7aaa"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_7" ref="gace5c5492cdae87d9bac8e7e6fecf7aaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace5c5492cdae87d9bac8e7e6fecf7aaa">RI_HYSCR2_PD_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gaa3dad96e4b6db07c99508d333b9da85a"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_8" ref="gaa3dad96e4b6db07c99508d333b9da85a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3dad96e4b6db07c99508d333b9da85a">RI_HYSCR2_PD_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="gab1d439f38d8e356869a07144d9d81b21"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PD_9" ref="gab1d439f38d8e356869a07144d9d81b21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1d439f38d8e356869a07144d9d81b21">RI_HYSCR2_PD_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga792b1c16c7bfb2bfb5f8d56e809ea718"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE" ref="ga792b1c16c7bfb2bfb5f8d56e809ea718" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga792b1c16c7bfb2bfb5f8d56e809ea718">RI_HYSCR2_PE</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[15:0] Port E Hysteresis selection </p>

</div>
</div>
<a class="anchor" id="ga782521b1f6ff5b136ab45922e153ef99"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_0" ref="ga782521b1f6ff5b136ab45922e153ef99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga782521b1f6ff5b136ab45922e153ef99">RI_HYSCR2_PE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa30146760c544270745bfb202a35dee7"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_1" ref="gaa30146760c544270745bfb202a35dee7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa30146760c544270745bfb202a35dee7">RI_HYSCR2_PE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga81cfa91a6032715459c05e87748cfcdc"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_10" ref="ga81cfa91a6032715459c05e87748cfcdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81cfa91a6032715459c05e87748cfcdc">RI_HYSCR2_PE_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="ga1aaf2ecd34bce4d007df53d0a12ba3e4"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_11" ref="ga1aaf2ecd34bce4d007df53d0a12ba3e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1aaf2ecd34bce4d007df53d0a12ba3e4">RI_HYSCR2_PE_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="ga3de5322d82ba33ed474659eeaa5b8189"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_12" ref="ga3de5322d82ba33ed474659eeaa5b8189" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de5322d82ba33ed474659eeaa5b8189">RI_HYSCR2_PE_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="gada47a00621a168573f1dc222f2458a56"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_13" ref="gada47a00621a168573f1dc222f2458a56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada47a00621a168573f1dc222f2458a56">RI_HYSCR2_PE_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="ga7c97b2662f8f4270f25ef75884eb0cb6"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_14" ref="ga7c97b2662f8f4270f25ef75884eb0cb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c97b2662f8f4270f25ef75884eb0cb6">RI_HYSCR2_PE_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="gaec51abda99307513c9f3902472e5241c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_15" ref="gaec51abda99307513c9f3902472e5241c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec51abda99307513c9f3902472e5241c">RI_HYSCR2_PE_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="ga5bced107c2e03044800c283724a74534"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_2" ref="ga5bced107c2e03044800c283724a74534" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bced107c2e03044800c283724a74534">RI_HYSCR2_PE_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga556b74a8e3ae7438b271d0bcd50b919d"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_3" ref="ga556b74a8e3ae7438b271d0bcd50b919d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga556b74a8e3ae7438b271d0bcd50b919d">RI_HYSCR2_PE_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae62fd7e854bc430ac153f180142885ae"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_4" ref="gae62fd7e854bc430ac153f180142885ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae62fd7e854bc430ac153f180142885ae">RI_HYSCR2_PE_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3ddcdd8a95ab82fc65229dfd6a4d36df"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_5" ref="ga3ddcdd8a95ab82fc65229dfd6a4d36df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ddcdd8a95ab82fc65229dfd6a4d36df">RI_HYSCR2_PE_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaa58be3365ae479ad5d5dca245c944c62"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_6" ref="gaa58be3365ae479ad5d5dca245c944c62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa58be3365ae479ad5d5dca245c944c62">RI_HYSCR2_PE_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga5e59c500201fba14716416639b8ac7e8"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_7" ref="ga5e59c500201fba14716416639b8ac7e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e59c500201fba14716416639b8ac7e8">RI_HYSCR2_PE_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga63fd2625bcc049069cf3cedaa368e0f7"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_8" ref="ga63fd2625bcc049069cf3cedaa368e0f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga63fd2625bcc049069cf3cedaa368e0f7">RI_HYSCR2_PE_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="gae4b2b5583d856563fd3eb1c6a81eb856"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR2_PE_9" ref="gae4b2b5583d856563fd3eb1c6a81eb856" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae4b2b5583d856563fd3eb1c6a81eb856">RI_HYSCR2_PE_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga1c653c0a973eba715adbcbe16fbf1f2c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF" ref="ga1c653c0a973eba715adbcbe16fbf1f2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c653c0a973eba715adbcbe16fbf1f2c">RI_HYSCR3_PF</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[15:0] Port F Hysteresis selection </p>

</div>
</div>
<a class="anchor" id="ga399db9aab5e9563cc63ea113417da5a1"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_0" ref="ga399db9aab5e9563cc63ea113417da5a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga399db9aab5e9563cc63ea113417da5a1">RI_HYSCR3_PF_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8b0d114d395de05c2cb0f1cfe4fcd5df"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_1" ref="ga8b0d114d395de05c2cb0f1cfe4fcd5df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b0d114d395de05c2cb0f1cfe4fcd5df">RI_HYSCR3_PF_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3152d20bb4fcc24a7fd3dbf89d97a2fd"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_10" ref="ga3152d20bb4fcc24a7fd3dbf89d97a2fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3152d20bb4fcc24a7fd3dbf89d97a2fd">RI_HYSCR3_PF_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="gad339f6b9b4408f6b285eac72e8c2a10b"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_11" ref="gad339f6b9b4408f6b285eac72e8c2a10b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad339f6b9b4408f6b285eac72e8c2a10b">RI_HYSCR3_PF_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="ga18385d948755306dca6836c3b1a26e6c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_12" ref="ga18385d948755306dca6836c3b1a26e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga18385d948755306dca6836c3b1a26e6c">RI_HYSCR3_PF_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="gad22e69f33e497edd10c70d8c6a84c9e9"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_13" ref="gad22e69f33e497edd10c70d8c6a84c9e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad22e69f33e497edd10c70d8c6a84c9e9">RI_HYSCR3_PF_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="gacd1dabc88c3850ac790b3f7274ded5fb"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_14" ref="gacd1dabc88c3850ac790b3f7274ded5fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd1dabc88c3850ac790b3f7274ded5fb">RI_HYSCR3_PF_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="gadc0044525c75a349c03f060d10195c12"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_15" ref="gadc0044525c75a349c03f060d10195c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc0044525c75a349c03f060d10195c12">RI_HYSCR3_PF_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="ga3cd9b5b1f358db80d682d55413b17fe1"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_2" ref="ga3cd9b5b1f358db80d682d55413b17fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd9b5b1f358db80d682d55413b17fe1">RI_HYSCR3_PF_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaeb51a0832304c92e6b002b6a7de5175c"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_3" ref="gaeb51a0832304c92e6b002b6a7de5175c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb51a0832304c92e6b002b6a7de5175c">RI_HYSCR3_PF_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab5f5eff42e415d7f15cc8e3f0a24797d"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_4" ref="gab5f5eff42e415d7f15cc8e3f0a24797d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5f5eff42e415d7f15cc8e3f0a24797d">RI_HYSCR3_PF_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga0713b973dcd009708f653da8ba94c332"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_5" ref="ga0713b973dcd009708f653da8ba94c332" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0713b973dcd009708f653da8ba94c332">RI_HYSCR3_PF_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gaeb8ab3d3057fe54fd821d93b5503b7a1"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_6" ref="gaeb8ab3d3057fe54fd821d93b5503b7a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8ab3d3057fe54fd821d93b5503b7a1">RI_HYSCR3_PF_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gafa0cdce4d4f9fc0415bb97950700c861"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_7" ref="gafa0cdce4d4f9fc0415bb97950700c861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa0cdce4d4f9fc0415bb97950700c861">RI_HYSCR3_PF_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga34added43063e839702bd256247b8ab3"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_8" ref="ga34added43063e839702bd256247b8ab3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34added43063e839702bd256247b8ab3">RI_HYSCR3_PF_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="ga70bd595efa4a91f34bde1f4c7558ed09"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR3_PF_9" ref="ga70bd595efa4a91f34bde1f4c7558ed09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70bd595efa4a91f34bde1f4c7558ed09">RI_HYSCR3_PF_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="gaa45ca49f69da225d66e99e033be85e02"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG" ref="gaa45ca49f69da225d66e99e033be85e02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa45ca49f69da225d66e99e033be85e02">RI_HYSCR4_PG</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[15:0] Port G Hysteresis selection </p>

</div>
</div>
<a class="anchor" id="ga3008d6daa946183f827dd5a70ef9fc7d"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_0" ref="ga3008d6daa946183f827dd5a70ef9fc7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3008d6daa946183f827dd5a70ef9fc7d">RI_HYSCR4_PG_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9c2a38bbbdd9eb287404ecfd3573f3c1"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_1" ref="ga9c2a38bbbdd9eb287404ecfd3573f3c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c2a38bbbdd9eb287404ecfd3573f3c1">RI_HYSCR4_PG_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga56f5180b88ab5c117b63502e3683ca7b"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_10" ref="ga56f5180b88ab5c117b63502e3683ca7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56f5180b88ab5c117b63502e3683ca7b">RI_HYSCR4_PG_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 10 </p>

</div>
</div>
<a class="anchor" id="ga53e738bdf522ad90af3f1b78cb3bc3af"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_11" ref="ga53e738bdf522ad90af3f1b78cb3bc3af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53e738bdf522ad90af3f1b78cb3bc3af">RI_HYSCR4_PG_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 11 </p>

</div>
</div>
<a class="anchor" id="ga12d3594dbc456fcf50fdcec0fc0c28f2"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_12" ref="ga12d3594dbc456fcf50fdcec0fc0c28f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12d3594dbc456fcf50fdcec0fc0c28f2">RI_HYSCR4_PG_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 12 </p>

</div>
</div>
<a class="anchor" id="ga2629e5e701a4f355b1bf7769f50d1dd5"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_13" ref="ga2629e5e701a4f355b1bf7769f50d1dd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2629e5e701a4f355b1bf7769f50d1dd5">RI_HYSCR4_PG_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 13 </p>

</div>
</div>
<a class="anchor" id="gada698fa4d7cf12deef037bc282bc8ac0"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_14" ref="gada698fa4d7cf12deef037bc282bc8ac0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada698fa4d7cf12deef037bc282bc8ac0">RI_HYSCR4_PG_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 14 </p>

</div>
</div>
<a class="anchor" id="gaae76b5b44a75a91bd2a8ea32e80e49fd"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_15" ref="gaae76b5b44a75a91bd2a8ea32e80e49fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae76b5b44a75a91bd2a8ea32e80e49fd">RI_HYSCR4_PG_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 15 </p>

</div>
</div>
<a class="anchor" id="ga3f7e582f62a85ca1fb5da0e40d602e12"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_2" ref="ga3f7e582f62a85ca1fb5da0e40d602e12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f7e582f62a85ca1fb5da0e40d602e12">RI_HYSCR4_PG_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6f15fce3d39f9bca6c3ec51783af844b"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_3" ref="ga6f15fce3d39f9bca6c3ec51783af844b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f15fce3d39f9bca6c3ec51783af844b">RI_HYSCR4_PG_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga0d9c5c6a551c9589fd7325d955d19330"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_4" ref="ga0d9c5c6a551c9589fd7325d955d19330" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9c5c6a551c9589fd7325d955d19330">RI_HYSCR4_PG_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5451537366230d21b7ea68197b6ddb2e"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_5" ref="ga5451537366230d21b7ea68197b6ddb2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5451537366230d21b7ea68197b6ddb2e">RI_HYSCR4_PG_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gae6589df9d1bfb0200394d76ffa22f7d8"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_6" ref="gae6589df9d1bfb0200394d76ffa22f7d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6589df9d1bfb0200394d76ffa22f7d8">RI_HYSCR4_PG_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga90fef21b5c43b576cfe26f189a1e5f94"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_7" ref="ga90fef21b5c43b576cfe26f189a1e5f94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga90fef21b5c43b576cfe26f189a1e5f94">RI_HYSCR4_PG_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="gae20912f004b0787b789e197646ddd395"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_8" ref="gae20912f004b0787b789e197646ddd395" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae20912f004b0787b789e197646ddd395">RI_HYSCR4_PG_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 8 </p>

</div>
</div>
<a class="anchor" id="ga6e7d25e49037ab39023785c82aafcc8a"></a><!-- doxytag: member="stm32l1xx.h::RI_HYSCR4_PG_9" ref="ga6e7d25e49037ab39023785c82aafcc8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7d25e49037ab39023785c82aafcc8a">RI_HYSCR4_PG_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 9 </p>

</div>
</div>
<a class="anchor" id="ga991a7aa3c0986605cb45831b5f16d02e"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC1" ref="ga991a7aa3c0986605cb45831b5f16d02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e">RI_ICR_IC1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input capture 1 </p>

</div>
</div>
<a class="anchor" id="ga8c4ed51eda0dbe6e489ba45e15fcdac7"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC1Z" ref="ga8c4ed51eda0dbe6e489ba45e15fcdac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c4ed51eda0dbe6e489ba45e15fcdac7">RI_ICR_IC1Z</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC1Z[3:0] bits (Input Capture 1 select bits) </p>

</div>
</div>
<a class="anchor" id="ga3fc7e84a9bb47672a7532a4dcf6a9c50"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC1Z_0" ref="ga3fc7e84a9bb47672a7532a4dcf6a9c50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7e84a9bb47672a7532a4dcf6a9c50">RI_ICR_IC1Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga66d91cac4331afc91f298978e8a7dd2b"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC1Z_1" ref="ga66d91cac4331afc91f298978e8a7dd2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66d91cac4331afc91f298978e8a7dd2b">RI_ICR_IC1Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad27b39fcad1770a4d33e8f99a7b23b1f"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC1Z_2" ref="gad27b39fcad1770a4d33e8f99a7b23b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad27b39fcad1770a4d33e8f99a7b23b1f">RI_ICR_IC1Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9fd1f2b67fd6c3b2d72e1486de9d425b"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC1Z_3" ref="ga9fd1f2b67fd6c3b2d72e1486de9d425b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd1f2b67fd6c3b2d72e1486de9d425b">RI_ICR_IC1Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5430845f1a57feef529bae0704c56968"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC2" ref="ga5430845f1a57feef529bae0704c56968" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968">RI_ICR_IC2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input capture 2 </p>

</div>
</div>
<a class="anchor" id="ga4c9a4b7c3f5085b3be28e23c9cbaa89f"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC2Z" ref="ga4c9a4b7c3f5085b3be28e23c9cbaa89f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c9a4b7c3f5085b3be28e23c9cbaa89f">RI_ICR_IC2Z</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC2Z[3:0] bits (Input Capture 2 select bits) </p>

</div>
</div>
<a class="anchor" id="gaec81a7255893ee36f4487275a8c9140b"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC2Z_0" ref="gaec81a7255893ee36f4487275a8c9140b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec81a7255893ee36f4487275a8c9140b">RI_ICR_IC2Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6e9edba4778ad3bf04ad3ff8457b2af2"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC2Z_1" ref="ga6e9edba4778ad3bf04ad3ff8457b2af2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e9edba4778ad3bf04ad3ff8457b2af2">RI_ICR_IC2Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4e479532bf0094e3f436be072494a2a8"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC2Z_2" ref="ga4e479532bf0094e3f436be072494a2a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e479532bf0094e3f436be072494a2a8">RI_ICR_IC2Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac1c48dea156d5696889b4ba9f82d9695"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC2Z_3" ref="gac1c48dea156d5696889b4ba9f82d9695" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1c48dea156d5696889b4ba9f82d9695">RI_ICR_IC2Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga02a8c41438b820e6909a8a44311d2d2e"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC3" ref="ga02a8c41438b820e6909a8a44311d2d2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e">RI_ICR_IC3</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input capture 3 </p>

</div>
</div>
<a class="anchor" id="gad4f76ef9a9fb8b9cf79d42526f1f0be8"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC3Z" ref="gad4f76ef9a9fb8b9cf79d42526f1f0be8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4f76ef9a9fb8b9cf79d42526f1f0be8">RI_ICR_IC3Z</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC3Z[3:0] bits (Input Capture 3 select bits) </p>

</div>
</div>
<a class="anchor" id="gaaed61348da4976d7e3cf9b70a698b9c4"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC3Z_0" ref="gaaed61348da4976d7e3cf9b70a698b9c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaed61348da4976d7e3cf9b70a698b9c4">RI_ICR_IC3Z_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa5a5adb06fbf7a62ceebd9add536a832"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC3Z_1" ref="gaa5a5adb06fbf7a62ceebd9add536a832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a5adb06fbf7a62ceebd9add536a832">RI_ICR_IC3Z_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaa7133aa480ef791b6de6919c7eb5887"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC3Z_2" ref="gaaa7133aa480ef791b6de6919c7eb5887" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa7133aa480ef791b6de6919c7eb5887">RI_ICR_IC3Z_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac131ef535ebcd3e37a85da3c37bebfcc"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC3Z_3" ref="gac131ef535ebcd3e37a85da3c37bebfcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac131ef535ebcd3e37a85da3c37bebfcc">RI_ICR_IC3Z_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gacaf8eea8686232d8e0e04d3c07526883"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC4" ref="gacaf8eea8686232d8e0e04d3c07526883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883">RI_ICR_IC4</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input capture 4 </p>

</div>
</div>
<a class="anchor" id="gafb742e8b9ba11524fe099080d9fd7fdb"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC4Z" ref="gafb742e8b9ba11524fe099080d9fd7fdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb742e8b9ba11524fe099080d9fd7fdb">RI_ICR_IC4Z</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC4Z[3:0] bits (Input Capture 4 select bits) </p>

</div>
</div>
<a class="anchor" id="ga142fb2425508dcc371893a33c14fa9d7"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC4Z_0" ref="ga142fb2425508dcc371893a33c14fa9d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga142fb2425508dcc371893a33c14fa9d7">RI_ICR_IC4Z_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8596997cebcd91b568951f6ee0ba6352"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC4Z_1" ref="ga8596997cebcd91b568951f6ee0ba6352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8596997cebcd91b568951f6ee0ba6352">RI_ICR_IC4Z_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga75687ea3d22ff8d7e5f7a27fe23d95c4"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC4Z_2" ref="ga75687ea3d22ff8d7e5f7a27fe23d95c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75687ea3d22ff8d7e5f7a27fe23d95c4">RI_ICR_IC4Z_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga725d99c1c8a1a14160a7d705209eab59"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_IC4Z_3" ref="ga725d99c1c8a1a14160a7d705209eab59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga725d99c1c8a1a14160a7d705209eab59">RI_ICR_IC4Z_3</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga0b2db345cf0c0710bb1ef69148383eaa"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_TIM" ref="ga0b2db345cf0c0710bb1ef69148383eaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2db345cf0c0710bb1ef69148383eaa">RI_ICR_TIM</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TIM[3:0] bits (Timers select bits) </p>

</div>
</div>
<a class="anchor" id="gad850473c75d4ba29f970cc12688e7aca"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_TIM_0" ref="gad850473c75d4ba29f970cc12688e7aca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca">RI_ICR_TIM_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2bfcc48a0dc738636cfaab24db053e74"></a><!-- doxytag: member="stm32l1xx.h::RI_ICR_TIM_1" ref="ga2bfcc48a0dc738636cfaab24db053e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74">RI_ICR_TIM_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga46cd60d29b6615de7c70a9d4bfc6297d"></a><!-- doxytag: member="stm32l1xx.h::SCB_AFSR_IMPDEF" ref="ga46cd60d29b6615de7c70a9d4bfc6297d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">SCB_AFSR_IMPDEF</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementation defined </p>

</div>
</div>
<a class="anchor" id="gade5876f1c12d6322a188b09efe77f69d"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_ENDIANESS" ref="gade5876f1c12d6322a188b09efe77f69d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">SCB_AIRCR_ENDIANESS</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data endianness bit </p>

</div>
</div>
<a class="anchor" id="ga562fa27a50d34fb3e182eb90d1de7457"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP" ref="ga562fa27a50d34fb3e182eb90d1de7457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">SCB_AIRCR_PRIGROUP</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PRIGROUP[2:0] bits (Priority group) </p>

</div>
</div>
<a class="anchor" id="ga10749836707315bc2ede47d13478bf1d"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP0" ref="ga10749836707315bc2ede47d13478bf1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">SCB_AIRCR_PRIGROUP0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga372eac3d95632115359a016557cc9692"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP1" ref="ga372eac3d95632115359a016557cc9692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">SCB_AIRCR_PRIGROUP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="gaa75877ae3cc09849e0c4ccf2711d4780"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP2" ref="gaa75877ae3cc09849e0c4ccf2711d4780" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">SCB_AIRCR_PRIGROUP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="gadf8f6a9d617d3fed71ee7379243560d1"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP3" ref="gadf8f6a9d617d3fed71ee7379243560d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">SCB_AIRCR_PRIGROUP3</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga9dfd544733beb12e6097d3c58cfccee5"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP4" ref="ga9dfd544733beb12e6097d3c58cfccee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">SCB_AIRCR_PRIGROUP4</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga0fb910c0ebae3006b6f6892794627268"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP5" ref="ga0fb910c0ebae3006b6f6892794627268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">SCB_AIRCR_PRIGROUP5</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="gabe7aa631763933a39471da41af3cfb54"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP6" ref="gabe7aa631763933a39471da41af3cfb54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">SCB_AIRCR_PRIGROUP6</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga2decaa6e4210f1432b59b6939808c61c"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP7" ref="ga2decaa6e4210f1432b59b6939808c61c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">SCB_AIRCR_PRIGROUP7</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority group=7 (no pre-emption priority, 8 bits of subpriority) </p>

</div>
</div>
<a class="anchor" id="ga73ed5772b7584aa9100568c39883e2e2"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP_0" ref="ga73ed5772b7584aa9100568c39883e2e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">SCB_AIRCR_PRIGROUP_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae71495c63cf23ccc57ef1d00ce05bccd"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP_1" ref="gae71495c63cf23ccc57ef1d00ce05bccd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">SCB_AIRCR_PRIGROUP_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga355be0b34a767b11718c8e3640e8de7e"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_PRIGROUP_2" ref="ga355be0b34a767b11718c8e3640e8de7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">SCB_AIRCR_PRIGROUP_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga86c65d10100e2fb5fdcf826b2573b5d8"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_SYSRESETREQ" ref="ga86c65d10100e2fb5fdcf826b2573b5d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">SCB_AIRCR_SYSRESETREQ</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requests chip control logic to generate a reset </p>

</div>
</div>
<a class="anchor" id="gae3d9b3c94c860a0b0b038285ca817fd3"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_VECTCLRACTIVE" ref="gae3d9b3c94c860a0b0b038285ca817fd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">SCB_AIRCR_VECTCLRACTIVE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear active vector bit </p>

</div>
</div>
<a class="anchor" id="gae9c09346491834693c481c5d5a20886d"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_VECTKEY" ref="gae9c09346491834693c481c5d5a20886d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">SCB_AIRCR_VECTKEY</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) </p>

</div>
</div>
<a class="anchor" id="gaec31f9ed3b476e1ec623b0d89df51280"></a><!-- doxytag: member="stm32l1xx.h::SCB_AIRCR_VECTRESET" ref="gaec31f9ed3b476e1ec623b0d89df51280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">SCB_AIRCR_VECTRESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System Reset bit </p>

</div>
</div>
<a class="anchor" id="ga2fa557e7e79fafad57070e8a9fbafd1b"></a><!-- doxytag: member="stm32l1xx.h::SCB_BFAR_ADDRESS" ref="ga2fa557e7e79fafad57070e8a9fbafd1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">SCB_BFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus fault address field </p>

</div>
</div>
<a class="anchor" id="ga985f7560606f6e257a8b2bc2671ed33d"></a><!-- doxytag: member="stm32l1xx.h::SCB_CCR_BFHFNMIGN" ref="ga985f7560606f6e257a8b2bc2671ed33d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">SCB_CCR_BFHFNMIGN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Handlers running at priority -1 and -2 </p>

</div>
</div>
<a class="anchor" id="ga9a1ca0625d0b4b5be3c4332258c28ec4"></a><!-- doxytag: member="stm32l1xx.h::SCB_CCR_DIV_0_TRP" ref="ga9a1ca0625d0b4b5be3c4332258c28ec4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">SCB_CCR_DIV_0_TRP</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trap on Divide by 0 </p>

</div>
</div>
<a class="anchor" id="ga737bd09d6c94b325cfe96733585ee307"></a><!-- doxytag: member="stm32l1xx.h::SCB_CCR_NONBASETHRDENA" ref="ga737bd09d6c94b325cfe96733585ee307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">SCB_CCR_NONBASETHRDENA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Thread mode can be entered from any level in Handler mode by controlled return value </p>

</div>
</div>
<a class="anchor" id="ga8c71d4e534d7d822ce32c3dec82bebd9"></a><!-- doxytag: member="stm32l1xx.h::SCB_CCR_STKALIGN" ref="ga8c71d4e534d7d822ce32c3dec82bebd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">SCB_CCR_STKALIGN</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned </p>

</div>
</div>
<a class="anchor" id="ga6a075d1f9722f6972ed1a98305e24cf9"></a><!-- doxytag: member="stm32l1xx.h::SCB_CCR_UNALIGN_TRP" ref="ga6a075d1f9722f6972ed1a98305e24cf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">SCB_CCR_UNALIGN_TRP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trap for unaligned access </p>

</div>
</div>
<a class="anchor" id="ga7f3eb65ed64479d1c4223b69be60a786"></a><!-- doxytag: member="stm32l1xx.h::SCB_CCR_USERSETMPEND" ref="ga7f3eb65ed64479d1c4223b69be60a786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">SCB_CCR_USERSETMPEND</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception </p>

</div>
</div>
<a class="anchor" id="gab98e5207b4666912c14d8d025fd945e9"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_BFARVALID" ref="gab98e5207b4666912c14d8d025fd945e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">SCB_CFSR_BFARVALID</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Fault Address Register address valid flag UFSR </p>

</div>
</div>
<a class="anchor" id="ga9f410df03c7f484fabaa4119abd9746d"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_DACCVIOL" ref="ga9f410df03c7f484fabaa4119abd9746d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">SCB_CFSR_DACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data access violation </p>

</div>
</div>
<a class="anchor" id="gab9ae7e5d5a7432cfd436d2e09a3dab84"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_DIVBYZERO" ref="gab9ae7e5d5a7432cfd436d2e09a3dab84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">SCB_CFSR_DIVBYZERO</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault occurs when SDIV or DIV instruction is used with a divisor of 0 </p>

</div>
</div>
<a class="anchor" id="gafc88b5969d2dbb51bf897110d3cc0242"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_IACCVIOL" ref="gafc88b5969d2dbb51bf897110d3cc0242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">SCB_CFSR_IACCVIOL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>&lt; MFSR Instruction access violation </p>

</div>
</div>
<a class="anchor" id="ga378bbf2518753b08a0c179c2e268dc50"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_IBUSERR" ref="ga378bbf2518753b08a0c179c2e268dc50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">SCB_CFSR_IBUSERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Instruction bus error flag </p>

</div>
</div>
<a class="anchor" id="gad2464f89eaba18baa6249586cc5b79b3"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_IMPRECISERR" ref="gad2464f89eaba18baa6249586cc5b79b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">SCB_CFSR_IMPRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Imprecise data bus error </p>

</div>
</div>
<a class="anchor" id="gaced0c08c35b56d5b9b2c2c2bed7b869b"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_INVPC" ref="gaced0c08c35b56d5b9b2c2c2bed7b869b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">SCB_CFSR_INVPC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Attempt to load EXC_RETURN into pc illegally </p>

</div>
</div>
<a class="anchor" id="ga93d1d5e9fda7e579adf017c6e1fd391c"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_INVSTATE" ref="ga93d1d5e9fda7e579adf017c6e1fd391c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">SCB_CFSR_INVSTATE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Invalid combination of EPSR and instruction </p>

</div>
</div>
<a class="anchor" id="gaa36c9f483ec60455b3b1c26ea982e214"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_MMARVALID" ref="gaa36c9f483ec60455b3b1c26ea982e214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">SCB_CFSR_MMARVALID</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory Manage Address Register address valid flag BFSR </p>

</div>
</div>
<a class="anchor" id="ga4b1e442beded4c10598ed3004e8189cb"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_MSTKERR" ref="ga4b1e442beded4c10598ed3004e8189cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">SCB_CFSR_MSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stacking error </p>

</div>
</div>
<a class="anchor" id="ga5332dd0529939aff8423098fa15ad0dc"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_MUNSTKERR" ref="ga5332dd0529939aff8423098fa15ad0dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">SCB_CFSR_MUNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unstacking error </p>

</div>
</div>
<a class="anchor" id="gafc890a270e6baf8bb6c76ca81d70236d"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_NOCP" ref="gafc890a270e6baf8bb6c76ca81d70236d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">SCB_CFSR_NOCP</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Attempt to use a coprocessor instruction </p>

</div>
</div>
<a class="anchor" id="ga5eaebb9d9bc21b989cd725c6e6f15803"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_PRECISERR" ref="ga5eaebb9d9bc21b989cd725c6e6f15803" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">SCB_CFSR_PRECISERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Precise data bus error </p>

</div>
</div>
<a class="anchor" id="ga923371d7146ba7049580ade8ade972b7"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_STKERR" ref="ga923371d7146ba7049580ade8ade972b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">SCB_CFSR_STKERR</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stacking error </p>

</div>
</div>
<a class="anchor" id="gaf8f4e8e6fa2c0a706df0dd0d167cfe10"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_UNALIGNED" ref="gaf8f4e8e6fa2c0a706df0dd0d167cfe10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">SCB_CFSR_UNALIGNED</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault occurs when there is an attempt to make an unaligned memory access </p>

</div>
</div>
<a class="anchor" id="gafb585bfb9849d490ca5a9c5309e15d92"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_UNDEFINSTR" ref="gafb585bfb9849d490ca5a9c5309e15d92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">SCB_CFSR_UNDEFINSTR</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The processor attempt to excecute an undefined instruction </p>

</div>
</div>
<a class="anchor" id="gac0d8bc67ad889cf6e7ae4f2f25add5fe"></a><!-- doxytag: member="stm32l1xx.h::SCB_CFSR_UNSTKERR" ref="gac0d8bc67ad889cf6e7ae4f2f25add5fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">SCB_CFSR_UNSTKERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unstacking error </p>

</div>
</div>
<a class="anchor" id="ga601f7f9ef2f371fc3316931cacddd914"></a><!-- doxytag: member="stm32l1xx.h::SCB_CPUID_Constant" ref="ga601f7f9ef2f371fc3316931cacddd914" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">SCB_CPUID_Constant</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reads as 0x0F </p>

</div>
</div>
<a class="anchor" id="ga07d13461f7ac56baf2bc2005f49b08c9"></a><!-- doxytag: member="stm32l1xx.h::SCB_CPUID_IMPLEMENTER" ref="ga07d13461f7ac56baf2bc2005f49b08c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">SCB_CPUID_IMPLEMENTER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementer code. ARM is 0x41 </p>

</div>
</div>
<a class="anchor" id="ga550badbbe87c076419c0cc1c914b6d3c"></a><!-- doxytag: member="stm32l1xx.h::SCB_CPUID_PARTNO" ref="ga550badbbe87c076419c0cc1c914b6d3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">SCB_CPUID_PARTNO</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of processor within family </p>

</div>
</div>
<a class="anchor" id="ga8d41122756e2a2a01f07f5863312a0b3"></a><!-- doxytag: member="stm32l1xx.h::SCB_CPUID_REVISION" ref="ga8d41122756e2a2a01f07f5863312a0b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">SCB_CPUID_REVISION</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementation defined revision number </p>

</div>
</div>
<a class="anchor" id="ga2918ac8b94d21ece6e60d8e57466b3ac"></a><!-- doxytag: member="stm32l1xx.h::SCB_CPUID_VARIANT" ref="ga2918ac8b94d21ece6e60d8e57466b3ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">SCB_CPUID_VARIANT</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Implementation defined variant number </p>

</div>
</div>
<a class="anchor" id="ga8e74763573130dd268a2723c4ef8ff16"></a><!-- doxytag: member="stm32l1xx.h::SCB_DFSR_BKPT" ref="ga8e74763573130dd268a2723c4ef8ff16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">SCB_DFSR_BKPT</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BKPT flag </p>

</div>
</div>
<a class="anchor" id="ga57b2711bf71bcd58516b0fe600e7efb1"></a><!-- doxytag: member="stm32l1xx.h::SCB_DFSR_DWTTRAP" ref="ga57b2711bf71bcd58516b0fe600e7efb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">SCB_DFSR_DWTTRAP</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Watchpoint and Trace (DWT) flag </p>

</div>
</div>
<a class="anchor" id="ga823718971909cfa0883c39bc86b97197"></a><!-- doxytag: member="stm32l1xx.h::SCB_DFSR_EXTERNAL" ref="ga823718971909cfa0883c39bc86b97197" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">SCB_DFSR_EXTERNAL</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External debug request flag </p>

</div>
</div>
<a class="anchor" id="gad1a7fe275734a0e3c6fc8fc61f32153f"></a><!-- doxytag: member="stm32l1xx.h::SCB_DFSR_HALTED" ref="gad1a7fe275734a0e3c6fc8fc61f32153f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">SCB_DFSR_HALTED</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Halt request flag </p>

</div>
</div>
<a class="anchor" id="gaca3d7db2d008e5b0bb5e0ae8a4dc266a"></a><!-- doxytag: member="stm32l1xx.h::SCB_DFSR_VCATCH" ref="gaca3d7db2d008e5b0bb5e0ae8a4dc266a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">SCB_DFSR_VCATCH</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vector catch flag </p>

</div>
</div>
<a class="anchor" id="ga5bc4429b8cd51f602af4c81510d0d156"></a><!-- doxytag: member="stm32l1xx.h::SCB_HFSR_DEBUGEVT" ref="ga5bc4429b8cd51f602af4c81510d0d156" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">SCB_HFSR_DEBUGEVT</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault related to debug </p>

</div>
</div>
<a class="anchor" id="gac83ebdcd8f8eb57b964e6f7d28836a93"></a><!-- doxytag: member="stm32l1xx.h::SCB_HFSR_FORCED" ref="gac83ebdcd8f8eb57b964e6f7d28836a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">SCB_HFSR_FORCED</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Hard Fault activated when a configurable Fault was received and cannot activate </p>

</div>
</div>
<a class="anchor" id="ga3027c1edb7f5348120c336517b1c5981"></a><!-- doxytag: member="stm32l1xx.h::SCB_HFSR_VECTTBL" ref="ga3027c1edb7f5348120c336517b1c5981" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">SCB_HFSR_VECTTBL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault occures because of vector table read on exception processing </p>

</div>
</div>
<a class="anchor" id="gaddc9f4da4f73fd9aaeee3a8c97dac8c2"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_ISRPENDING" ref="gaddc9f4da4f73fd9aaeee3a8c97dac8c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">SCB_ICSR_ISRPENDING</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt pending flag </p>

</div>
</div>
<a class="anchor" id="ga699279156aae0333110fe24a5e4e3d21"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_ISRPREEMPT" ref="ga699279156aae0333110fe24a5e4e3d21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">SCB_ICSR_ISRPREEMPT</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>It indicates that a pending interrupt becomes active in the next running cycle </p>

</div>
</div>
<a class="anchor" id="ga0a7d69b63652f05f4ff9b72d110dec7a"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_NMIPENDSET" ref="ga0a7d69b63652f05f4ff9b72d110dec7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">SCB_ICSR_NMIPENDSET</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set pending NMI bit </p>

</div>
</div>
<a class="anchor" id="ga739c687961a5555b6a3903b617461892"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_PENDSTCLR" ref="ga739c687961a5555b6a3903b617461892" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">SCB_ICSR_PENDSTCLR</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear pending SysTick bit </p>

</div>
</div>
<a class="anchor" id="ga1208f2e1fba16f8ce1fd533f48228898"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_PENDSTSET" ref="ga1208f2e1fba16f8ce1fd533f48228898" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">SCB_ICSR_PENDSTSET</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set pending SysTick bit </p>

</div>
</div>
<a class="anchor" id="ga84b3c1eebacbbc3d33ecf875e2e298a1"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_PENDSVCLR" ref="ga84b3c1eebacbbc3d33ecf875e2e298a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">SCB_ICSR_PENDSVCLR</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear pending pendSV bit </p>

</div>
</div>
<a class="anchor" id="ga4d08b3c1bd96c4c12dddd25aea063e35"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_PENDSVSET" ref="ga4d08b3c1bd96c4c12dddd25aea063e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">SCB_ICSR_PENDSVSET</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set pending pendSV bit </p>

</div>
</div>
<a class="anchor" id="ga842275c9ea59be843c92d28bda1e554c"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_RETTOBASE" ref="ga842275c9ea59be843c92d28bda1e554c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">SCB_ICSR_RETTOBASE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All active exceptions minus the IPSR_current_exception yields the empty set </p>

</div>
</div>
<a class="anchor" id="gaa03823cedb24b4d4c95812f121a2f493"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_VECTACTIVE" ref="gaa03823cedb24b4d4c95812f121a2f493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">SCB_ICSR_VECTACTIVE</a>&#160;&#160;&#160;((uint32_t)0x000001FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Active ISR number field </p>

</div>
</div>
<a class="anchor" id="ga91ba96d4d975d2ad3cd43c091b1e65af"></a><!-- doxytag: member="stm32l1xx.h::SCB_ICSR_VECTPENDING" ref="ga91ba96d4d975d2ad3cd43c091b1e65af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">SCB_ICSR_VECTPENDING</a>&#160;&#160;&#160;((uint32_t)0x003FF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pending ISR number field </p>

</div>
</div>
<a class="anchor" id="ga4e67a3513cfb4a2989f2bcd3e680f3a6"></a><!-- doxytag: member="stm32l1xx.h::SCB_MMFAR_ADDRESS" ref="ga4e67a3513cfb4a2989f2bcd3e680f3a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">SCB_MMFAR_ADDRESS</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mem Manage fault address field </p>

</div>
</div>
<a class="anchor" id="gafe02e0bb7621be2b7c53f4acd9e8f8c5"></a><!-- doxytag: member="stm32l1xx.h::SCB_SCR_SEVONPEND" ref="gafe02e0bb7621be2b7c53f4acd9e8f8c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">SCB_SCR_SEVONPEND</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wake up from WFE </p>

</div>
</div>
<a class="anchor" id="gac4f4f02bfc91aef800b88fa58329cb92"></a><!-- doxytag: member="stm32l1xx.h::SCB_SCR_SLEEPDEEP" ref="gac4f4f02bfc91aef800b88fa58329cb92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">SCB_SCR_SLEEPDEEP</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep deep bit </p>

</div>
</div>
<a class="anchor" id="gaef484612839a04567ebaeeb57ca0b015"></a><!-- doxytag: member="stm32l1xx.h::SCB_SCR_SLEEPONEXIT" ref="gaef484612839a04567ebaeeb57ca0b015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">SCB_SCR_SLEEPONEXIT</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep on exit bit </p>

</div>
</div>
<a class="anchor" id="ga22a35f7e2e94c192befb04bab6976598"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_BUSFAULTACT" ref="ga22a35f7e2e94c192befb04bab6976598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">SCB_SHCSR_BUSFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BusFault is active </p>

</div>
</div>
<a class="anchor" id="ga213b425d7d1da3cbaf977d90dc29297d"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_BUSFAULTENA" ref="ga213b425d7d1da3cbaf977d90dc29297d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">SCB_SHCSR_BUSFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Fault enable </p>

</div>
</div>
<a class="anchor" id="ga5c2813665d25281e4777600f0cbdc99c"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_BUSFAULTPENDED" ref="ga5c2813665d25281e4777600f0cbdc99c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">SCB_SHCSR_BUSFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Fault is pended </p>

</div>
</div>
<a class="anchor" id="gaf7e9f142e8f310010b8314e41d21bef1"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_MEMFAULTACT" ref="gaf7e9f142e8f310010b8314e41d21bef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">SCB_SHCSR_MEMFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MemManage is active </p>

</div>
</div>
<a class="anchor" id="gac2465518e8ed884599f6b882f27ee6f0"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_MEMFAULTENA" ref="gac2465518e8ed884599f6b882f27ee6f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">SCB_SHCSR_MEMFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MemManage enable </p>

</div>
</div>
<a class="anchor" id="gafac0c649448a364c53b212ba515e433d"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_MEMFAULTPENDED" ref="gafac0c649448a364c53b212ba515e433d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">SCB_SHCSR_MEMFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MemManage is pended </p>

</div>
</div>
<a class="anchor" id="ga9d926840743a22c4ff50db650b2a0d75"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_MONITORACT" ref="ga9d926840743a22c4ff50db650b2a0d75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">SCB_SHCSR_MONITORACT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Monitor is active </p>

</div>
</div>
<a class="anchor" id="gae5ce384582328f1a9d38466239e03017"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_PENDSVACT" ref="gae5ce384582328f1a9d38466239e03017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">SCB_SHCSR_PENDSVACT</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PendSV is active </p>

</div>
</div>
<a class="anchor" id="ga395ad78789946e84ddbb0a91a575331d"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_SVCALLACT" ref="ga395ad78789946e84ddbb0a91a575331d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">SCB_SHCSR_SVCALLACT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SVCall is active </p>

</div>
</div>
<a class="anchor" id="ga1300357a6f3ff42e08be39ed6dbfea73"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_SVCALLPENDED" ref="ga1300357a6f3ff42e08be39ed6dbfea73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">SCB_SHCSR_SVCALLPENDED</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SVCall is pended </p>

</div>
</div>
<a class="anchor" id="ga2f474b85e95da35c9ee1f59d3e3ffbdb"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_SYSTICKACT" ref="ga2f474b85e95da35c9ee1f59d3e3ffbdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">SCB_SHCSR_SYSTICKACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SysTick is active </p>

</div>
</div>
<a class="anchor" id="gab6121f12dfa519ab80357d2389830990"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_USGFAULTACT" ref="gab6121f12dfa519ab80357d2389830990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">SCB_SHCSR_USGFAULTACT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UsageFault is active </p>

</div>
</div>
<a class="anchor" id="ga5cc5ea368212d871d8fce47fee90527a"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_USGFAULTENA" ref="ga5cc5ea368212d871d8fce47fee90527a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">SCB_SHCSR_USGFAULTENA</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UsageFault enable </p>

</div>
</div>
<a class="anchor" id="ga5d4a7079ca06fdca02ebe45cd6432cd0"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHCSR_USGFAULTPENDED" ref="ga5d4a7079ca06fdca02ebe45cd6432cd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">SCB_SHCSR_USGFAULTPENDED</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Usage Fault is pended </p>

</div>
</div>
<a class="anchor" id="ga60573307b1130b04328515e7763d46ae"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHPR_PRI_N" ref="ga60573307b1130b04328515e7763d46ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">SCB_SHPR_PRI_N</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor </p>

</div>
</div>
<a class="anchor" id="ga983c00520a6b78a9460ae3111dfa30e8"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHPR_PRI_N1" ref="ga983c00520a6b78a9460ae3111dfa30e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">SCB_SHPR_PRI_N1</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved </p>

</div>
</div>
<a class="anchor" id="gab95e7b7b52dfa7c7a36f58aa0647b7fc"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHPR_PRI_N2" ref="gab95e7b7b52dfa7c7a36f58aa0647b7fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">SCB_SHPR_PRI_N2</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV </p>

</div>
</div>
<a class="anchor" id="ga1ddf910806ca32e520bffc56c4cbca4a"></a><!-- doxytag: member="stm32l1xx.h::SCB_SHPR_PRI_N3" ref="ga1ddf910806ca32e520bffc56c4cbca4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">SCB_SHPR_PRI_N3</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick </p>

</div>
</div>
<a class="anchor" id="gadfbd687e656472904d65b6e76e60d32c"></a><!-- doxytag: member="stm32l1xx.h::SCB_VTOR_TBLBASE" ref="gadfbd687e656472904d65b6e76e60d32c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">SCB_VTOR_TBLBASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Table base in code(0) or RAM(1) ***************** Bit definition for SCB_AIRCR register </p>

</div>
</div>
<a class="anchor" id="ga1a53fe56449df9763635b9ef14ec4eef"></a><!-- doxytag: member="stm32l1xx.h::SCB_VTOR_TBLOFF" ref="ga1a53fe56449df9763635b9ef14ec4eef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">SCB_VTOR_TBLOFF</a>&#160;&#160;&#160;((uint32_t)0x1FFFFF80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vector table base offset field </p>

</div>
</div>
<a class="anchor" id="ga2d917a4fdc7442e270c2c727df78b819"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ARG_CMDARG" ref="ga2d917a4fdc7442e270c2c727df78b819" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command argument </p>

</div>
</div>
<a class="anchor" id="ga1f362c1d228156c50639d79b9be99c9b"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_BYPASS" ref="ga1f362c1d228156c50639d79b9be99c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock divider bypass enable bit </p>

</div>
</div>
<a class="anchor" id="ga316271d0147b22c6267fc563d4c24424"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_CLKDIV" ref="ga316271d0147b22c6267fc563d4c24424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock divide factor </p>

</div>
</div>
<a class="anchor" id="gaf27847573683f91dbfe387a2571b514f"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_CLKEN" ref="gaf27847573683f91dbfe387a2571b514f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock enable bit </p>

</div>
</div>
<a class="anchor" id="ga693d7b533dd5a5a668bc13b4365b18dc"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_HWFC_EN" ref="ga693d7b533dd5a5a668bc13b4365b18dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HW Flow Control enable </p>

</div>
</div>
<a class="anchor" id="gad124bd76f6543497c90372e182ec48a2"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_NEGEDGE" ref="gad124bd76f6543497c90372e182ec48a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO_CK dephasing selection bit </p>

</div>
</div>
<a class="anchor" id="gafbb618f32aef2970fd8b8b285f7b4118"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_PWRSAV" ref="gafbb618f32aef2970fd8b8b285f7b4118" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power saving configuration bit </p>

</div>
</div>
<a class="anchor" id="gae9d57d7917c39bdc5309506e8c28b7d7"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_WIDBUS" ref="gae9d57d7917c39bdc5309506e8c28b7d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</a>&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WIDBUS[1:0] bits (Wide bus mode enable bit) </p>

</div>
</div>
<a class="anchor" id="gab532dbf366c3fb731488017b0a794151"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_WIDBUS_0" ref="gab532dbf366c3fb731488017b0a794151" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga49f3e7998bca487f5354ef6f8dffbb21"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CLKCR_WIDBUS_1" ref="ga49f3e7998bca487f5354ef6f8dffbb21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga87422225274de986e7abe6b2a91a79c5"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_CEATACMD" ref="ga87422225274de986e7abe6b2a91a79c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CE-ATA command </p>

</div>
</div>
<a class="anchor" id="gaf91b593b5681a68db5ff9fd11600c9c8"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_CMDINDEX" ref="gaf91b593b5681a68db5ff9fd11600c9c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</a>&#160;&#160;&#160;((uint16_t)0x003F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Index </p>

</div>
</div>
<a class="anchor" id="ga982f3fd09ce7e31709e0628b1fae86b8"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_CPSMEN" ref="ga982f3fd09ce7e31709e0628b1fae86b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command path state machine (CPSM) Enable bit </p>

</div>
</div>
<a class="anchor" id="ga905b78ecf464857e6501ef5fd5e6ef1b"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_ENCMDCOMPL" ref="ga905b78ecf464857e6501ef5fd5e6ef1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable CMD completion </p>

</div>
</div>
<a class="anchor" id="ga3a9d5b2366ec7ca38db9d6d9f0f63f81"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_NIEN" ref="ga3a9d5b2366ec7ca38db9d6d9f0f63f81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Not Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad560080c3e7ab5aeafe151dafcc64368"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_SDIOSUSPEND" ref="gad560080c3e7ab5aeafe151dafcc64368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SD I/O suspend command </p>

</div>
</div>
<a class="anchor" id="ga4b037f34e297f38d56b14d46d008ef58"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_WAITINT" ref="ga4b037f34e297f38d56b14d46d008ef58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPSM Waits for Interrupt Request </p>

</div>
</div>
<a class="anchor" id="gaf4118c9200bae6732764f6c87a0962a9"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_WAITPEND" ref="gaf4118c9200bae6732764f6c87a0962a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CPSM Waits for ends of data transfer (CmdPend internal signal) </p>

</div>
</div>
<a class="anchor" id="ga5d617f0e08d697c3b263e6a79f417d0f"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_WAITRESP" ref="ga5d617f0e08d697c3b263e6a79f417d0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</a>&#160;&#160;&#160;((uint16_t)0x00C0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WAITRESP[1:0] bits (Wait for response bits) </p>

</div>
</div>
<a class="anchor" id="gae5797a389fecf611dccd483658b822fa"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_WAITRESP_0" ref="gae5797a389fecf611dccd483658b822fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8f5457b48feda0056466e5c380c44373"></a><!-- doxytag: member="stm32l1xx.h::SDIO_CMD_WAITRESP_1" ref="ga8f5457b48feda0056466e5c380c44373" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2f8ab9dfe9d4f809b61fa2b7826adbde"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCOUNT_DATACOUNT" ref="ga2f8ab9dfe9d4f809b61fa2b7826adbde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data count value </p>

</div>
</div>
<a class="anchor" id="ga948072d8a6db53d0c377944523a4b15a"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DBLOCKSIZE" ref="ga948072d8a6db53d0c377944523a4b15a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DBLOCKSIZE[3:0] bits (Data block size) </p>

</div>
</div>
<a class="anchor" id="ga51e2cb99cf325bb32c8910204b1507db"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DBLOCKSIZE_0" ref="ga51e2cb99cf325bb32c8910204b1507db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0add3ad2b72a21e7f8d48da3ea0b3d0f"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DBLOCKSIZE_1" ref="ga0add3ad2b72a21e7f8d48da3ea0b3d0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga93825036eceb86872e2ca179c63163ec"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DBLOCKSIZE_2" ref="ga93825036eceb86872e2ca179c63163ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac2025aa63b595bfccc747b99caec8799"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DBLOCKSIZE_3" ref="gac2025aa63b595bfccc747b99caec8799" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga03a2148910ae02dde7e4cd63e0f5e008"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DMAEN" ref="ga03a2148910ae02dde7e4cd63e0f5e008" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA enabled bit </p>

</div>
</div>
<a class="anchor" id="ga801fe27f7175a308d56776db19776c93"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DTDIR" ref="ga801fe27f7175a308d56776db19776c93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer direction selection </p>

</div>
</div>
<a class="anchor" id="gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DTEN" ref="gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer enabled bit </p>

</div>
</div>
<a class="anchor" id="gaa90cd50ae364b992ca8ccab319eb5513"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_DTMODE" ref="gaa90cd50ae364b992ca8ccab319eb5513" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transfer mode selection </p>

</div>
</div>
<a class="anchor" id="ga4bf721a25f656b3de6fa0b0fe32edb6a"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_RWMOD" ref="ga4bf721a25f656b3de6fa0b0fe32edb6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read wait mode </p>

</div>
</div>
<a class="anchor" id="gafe9600da3e751118d49ea14ce44e91b9"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_RWSTART" ref="gafe9600da3e751118d49ea14ce44e91b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read wait start </p>

</div>
</div>
<a class="anchor" id="ga3f1b5b6a32ce712fbb3767090b1b045e"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_RWSTOP" ref="ga3f1b5b6a32ce712fbb3767090b1b045e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read wait stop </p>

</div>
</div>
<a class="anchor" id="gaa16b4c4037cf974162a591aea753fc21"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DCTRL_SDIOEN" ref="gaa16b4c4037cf974162a591aea753fc21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SD I/O enable functions </p>

</div>
</div>
<a class="anchor" id="ga4d3b07bca9aec8ef5456ba9b73f13adb"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DLEN_DATALENGTH" ref="ga4d3b07bca9aec8ef5456ba9b73f13adb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</a>&#160;&#160;&#160;((uint32_t)0x01FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data length value </p>

</div>
</div>
<a class="anchor" id="ga27e45eea9ce17b7251f10ea763180690"></a><!-- doxytag: member="stm32l1xx.h::SDIO_DTIMER_DATATIME" ref="ga27e45eea9ce17b7251f10ea763180690" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data timeout period. </p>

</div>
</div>
<a class="anchor" id="ga5fc0d1e12c55398e2881fe917672da25"></a><!-- doxytag: member="stm32l1xx.h::SDIO_FIFO_FIFODATA" ref="ga5fc0d1e12c55398e2881fe917672da25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive and transmit FIFO data </p>

</div>
</div>
<a class="anchor" id="gaa45f5e0a2be89267f79cad57f456f0a2"></a><!-- doxytag: member="stm32l1xx.h::SDIO_FIFOCNT_FIFOCOUNT" ref="gaa45f5e0a2be89267f79cad57f456f0a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remaining number of words to be written to or read from the FIFO </p>

</div>
</div>
<a class="anchor" id="ga44708c45f675cf065f1c7fc9311d6e43"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_CCRCFAILC" ref="ga44708c45f675cf065f1c7fc9311d6e43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CCRCFAIL flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga6f1cebd40fd1eafb59635b284c5a3f34"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_CEATAENDC" ref="ga6f1cebd40fd1eafb59635b284c5a3f34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CEATAEND flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga8fb5c67aef48d5ee27b60107d938a58f"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_CMDRENDC" ref="ga8fb5c67aef48d5ee27b60107d938a58f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CMDREND flag clear bit </p>

</div>
</div>
<a class="anchor" id="gaa27fe45ef7461caf704186630b26a196"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_CMDSENTC" ref="gaa27fe45ef7461caf704186630b26a196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CMDSENT flag clear bit </p>

</div>
</div>
<a class="anchor" id="gac4d128bee8a97ae9971d42f844d2e297"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_CTIMEOUTC" ref="gac4d128bee8a97ae9971d42f844d2e297" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CTIMEOUT flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga527e1f9cd295845d5be9975cf26bae7e"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_DATAENDC" ref="ga527e1f9cd295845d5be9975cf26bae7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATAEND flag clear bit </p>

</div>
</div>
<a class="anchor" id="gadc5518c07e39dc1f91603737d1a7180b"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_DBCKENDC" ref="gadc5518c07e39dc1f91603737d1a7180b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DBCKEND flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga2cb6cde5f88a5d2b635a830dd401c4e0"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_DCRCFAILC" ref="ga2cb6cde5f88a5d2b635a830dd401c4e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCRCFAIL flag clear bit </p>

</div>
</div>
<a class="anchor" id="gadcb64d3d07a5841ee9f18ff6bc75350b"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_DTIMEOUTC" ref="gadcb64d3d07a5841ee9f18ff6bc75350b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DTIMEOUT flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga2513d040c7695b152b0b423ad6f5c81e"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_RXOVERRC" ref="ga2513d040c7695b152b0b423ad6f5c81e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RXOVERR flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga2990db729fb017dfd659dc6cf8823761"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_SDIOITC" ref="ga2990db729fb017dfd659dc6cf8823761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIOIT flag clear bit </p>

</div>
</div>
<a class="anchor" id="gae614b5ab8a8aecbc3c1ce74645cdc28c"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_STBITERRC" ref="gae614b5ab8a8aecbc3c1ce74645cdc28c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STBITERR flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga9628d77973f35d628924172831b029f8"></a><!-- doxytag: member="stm32l1xx.h::SDIO_ICR_TXUNDERRC" ref="ga9628d77973f35d628924172831b029f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TXUNDERR flag clear bit </p>

</div>
</div>
<a class="anchor" id="ga5e24d12a6c9af91337cb391d3ba698f3"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_CCRCFAILIE" ref="ga5e24d12a6c9af91337cb391d3ba698f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command CRC Fail Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga0a19dd3039888ebdc40b2406be400749"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_CEATAENDIE" ref="ga0a19dd3039888ebdc40b2406be400749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CE-ATA command completion signal received Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad63b504f02ea0b1e5ec48962799fde88"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_CMDACTIE" ref="gad63b504f02ea0b1e5ec48962799fde88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Acting Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga5fdedfc60a2019ff5f64533fcdd0c3f1"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_CMDRENDIE" ref="ga5fdedfc60a2019ff5f64533fcdd0c3f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Response Received Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga0d541aea02974c03bd8a8426125c35ff"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_CMDSENTIE" ref="ga0d541aea02974c03bd8a8426125c35ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command Sent Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga23f5a8c06e289522af0a679b08bdb014"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_CTIMEOUTIE" ref="ga23f5a8c06e289522af0a679b08bdb014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command TimeOut Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gae6398bd3e8312eea3b986ab59b80b466"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_DATAENDIE" ref="gae6398bd3e8312eea3b986ab59b80b466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data End Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga947e5da36c9eeca0b48f3356067dff00"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_DBCKENDIE" ref="ga947e5da36c9eeca0b48f3356067dff00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Block End Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga5e2e106a1f7792f054c6cc1f60906a09"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_DCRCFAILIE" ref="ga5e2e106a1f7792f054c6cc1f60906a09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data CRC Fail Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga7b4cc63338fe72abd76e5b399c47379b"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_DTIMEOUTIE" ref="ga7b4cc63338fe72abd76e5b399c47379b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data TimeOut Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga9768c39a5d9d3c5519eb522c62a75eae"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_RXACTIE" ref="ga9768c39a5d9d3c5519eb522c62a75eae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data receive acting interrupt enabled </p>

</div>
</div>
<a class="anchor" id="gafa9da7d15902e6f94b79968a07250696"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_RXDAVLIE" ref="gafa9da7d15902e6f94b79968a07250696" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data available in Rx FIFO interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gadbc23fa1c153a9e5216baeef7922e412"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_RXFIFOEIE" ref="gadbc23fa1c153a9e5216baeef7922e412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Empty interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaf18c4bdf8fa4ee85596a89de00158fbb"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_RXFIFOFIE" ref="gaf18c4bdf8fa4ee85596a89de00158fbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Full interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga04d50028fc671494508aecb04e727102"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_RXFIFOHFIE" ref="ga04d50028fc671494508aecb04e727102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Half Full interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga39f494cf2a6af6ced9eaeac751ea81e4"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_RXOVERRIE" ref="ga39f494cf2a6af6ced9eaeac751ea81e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO OverRun Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad73b7c7d480d2d71613995cfecc59138"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_SDIOITIE" ref="gad73b7c7d480d2d71613995cfecc59138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO Mode Interrupt Received interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga4194bed51eb4a951a58a5d4062ba978f"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_STBITERRIE" ref="ga4194bed51eb4a951a58a5d4062ba978f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Bit Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga9bbfbc3f69ab77171eb1a0058783b1e0"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_TXACTIE" ref="ga9bbfbc3f69ab77171eb1a0058783b1e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Transmit Acting Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga9a1988093a6df087ebb8ff41a51962da"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_TXDAVLIE" ref="ga9a1988093a6df087ebb8ff41a51962da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data available in Tx FIFO interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga11e1d67150fad62dc1ca7783f3a19372"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_TXFIFOEIE" ref="ga11e1d67150fad62dc1ca7783f3a19372" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Empty interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga03a602b975ce16ef03083947aded0172"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_TXFIFOFIE" ref="ga03a602b975ce16ef03083947aded0172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Full interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gad9cf28de8489fee023ea353df0e13fa7"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_TXFIFOHEIE" ref="gad9cf28de8489fee023ea353df0e13fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Half Empty interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga1e02e525dc6ca1bb294b174e7391753d"></a><!-- doxytag: member="stm32l1xx.h::SDIO_MASK_TXUNDERRIE" ref="ga1e02e525dc6ca1bb294b174e7391753d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO UnderRun Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaf125c56eeb40163b617c9fb6329da67f"></a><!-- doxytag: member="stm32l1xx.h::SDIO_POWER_PWRCTRL" ref="gaf125c56eeb40163b617c9fb6329da67f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</a>&#160;&#160;&#160;((uint8_t)0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PWRCTRL[1:0] bits (Power supply control bits) </p>

</div>
</div>
<a class="anchor" id="gaa82b7689b02f54318d3f629d70b85098"></a><!-- doxytag: member="stm32l1xx.h::SDIO_POWER_PWRCTRL_0" ref="gaa82b7689b02f54318d3f629d70b85098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadd149efb1d6062f37165ac01268a875e"></a><!-- doxytag: member="stm32l1xx.h::SDIO_POWER_PWRCTRL_1" ref="gadd149efb1d6062f37165ac01268a875e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga56a55231f7a91cfd2cefaca0f6135cbc"></a><!-- doxytag: member="stm32l1xx.h::SDIO_RESP0_CARDSTATUS0" ref="ga56a55231f7a91cfd2cefaca0f6135cbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga1d20abddfc99835a2954eda5899f6db1"></a><!-- doxytag: member="stm32l1xx.h::SDIO_RESP1_CARDSTATUS1" ref="ga1d20abddfc99835a2954eda5899f6db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga31a482ff36bde1df56ab603c864c4066"></a><!-- doxytag: member="stm32l1xx.h::SDIO_RESP2_CARDSTATUS2" ref="ga31a482ff36bde1df56ab603c864c4066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga1075c96b5818b0500d5cce231ace89cf"></a><!-- doxytag: member="stm32l1xx.h::SDIO_RESP3_CARDSTATUS3" ref="ga1075c96b5818b0500d5cce231ace89cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga407ab1e46a80426602ab36e86457da26"></a><!-- doxytag: member="stm32l1xx.h::SDIO_RESP4_CARDSTATUS4" ref="ga407ab1e46a80426602ab36e86457da26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Card Status </p>

</div>
</div>
<a class="anchor" id="ga27f9a6cbfd364bbb050b526ebc01d2d7"></a><!-- doxytag: member="stm32l1xx.h::SDIO_RESPCMD_RESPCMD" ref="ga27f9a6cbfd364bbb050b526ebc01d2d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</a>&#160;&#160;&#160;((uint8_t)0x3F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Response command index </p>

</div>
</div>
<a class="anchor" id="gad6dbe59c4bdd8b9a12b092cf84a9daef"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_CCRCFAIL" ref="gad6dbe59c4bdd8b9a12b092cf84a9daef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command response received (CRC check failed) </p>

</div>
</div>
<a class="anchor" id="ga5d8ef3b4157374fd2b5fc8ed12b77a0c"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_CEATAEND" ref="ga5d8ef3b4157374fd2b5fc8ed12b77a0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CE-ATA command completion signal received for CMD61 </p>

</div>
</div>
<a class="anchor" id="ga99ccdac7a223635ee5b38a4bae8f30cc"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_CMDACT" ref="ga99ccdac7a223635ee5b38a4bae8f30cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command transfer in progress </p>

</div>
</div>
<a class="anchor" id="ga096f11117736a2252f1cd5c4cccdc6e6"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_CMDREND" ref="ga096f11117736a2252f1cd5c4cccdc6e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command response received (CRC check passed) </p>

</div>
</div>
<a class="anchor" id="gaa550641dc6aa942e1b524ad0e557a284"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_CMDSENT" ref="gaa550641dc6aa942e1b524ad0e557a284" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command sent (no response required) </p>

</div>
</div>
<a class="anchor" id="gae72c4f34bb3ccffeef1d7cdcb7415bdc"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_CTIMEOUT" ref="gae72c4f34bb3ccffeef1d7cdcb7415bdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command response timeout </p>

</div>
</div>
<a class="anchor" id="gafe7e354a903b957943cf5b6bed4cdf6b"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_DATAEND" ref="gafe7e354a903b957943cf5b6bed4cdf6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data end (data counter, SDIDCOUNT, is zero) </p>

</div>
</div>
<a class="anchor" id="ga2fabf2c02cba6d4de1e90d8d1dc9793c"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_DBCKEND" ref="ga2fabf2c02cba6d4de1e90d8d1dc9793c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data block sent/received (CRC check passed) </p>

</div>
</div>
<a class="anchor" id="ga554d1f9986bf5c715dd6f27a6493ce31"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_DCRCFAIL" ref="ga554d1f9986bf5c715dd6f27a6493ce31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data block sent/received (CRC check failed) </p>

</div>
</div>
<a class="anchor" id="ga8a2cad7ef3406a46ddba51f7ab5df94b"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_DTIMEOUT" ref="ga8a2cad7ef3406a46ddba51f7ab5df94b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data timeout </p>

</div>
</div>
<a class="anchor" id="gaad2f52b50765fa449dcfabc39b099796"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_RXACT" ref="gaad2f52b50765fa449dcfabc39b099796" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data receive in progress </p>

</div>
</div>
<a class="anchor" id="gadcad9b8c0e3ccba1aa389d7713db6803"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_RXDAVL" ref="gadcad9b8c0e3ccba1aa389d7713db6803" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data available in receive FIFO </p>

</div>
</div>
<a class="anchor" id="ga44bf9f7321d65a3effd2df469a58a464"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_RXFIFOE" ref="ga44bf9f7321d65a3effd2df469a58a464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive FIFO empty </p>

</div>
</div>
<a class="anchor" id="ga85f46f873ca5fe91a1e8206d157b9446"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_RXFIFOF" ref="ga85f46f873ca5fe91a1e8206d157b9446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive FIFO full </p>

</div>
</div>
<a class="anchor" id="ga7916c47ee972376a0eaee584133ca36d"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_RXFIFOHF" ref="ga7916c47ee972376a0eaee584133ca36d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive FIFO Half Full: there are at least 8 words in the FIFO </p>

</div>
</div>
<a class="anchor" id="gad4b91289c9f6b773f928706ae8a5ddfc"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_RXOVERR" ref="gad4b91289c9f6b773f928706ae8a5ddfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Received FIFO overrun error </p>

</div>
</div>
<a class="anchor" id="ga5df3c10c37285faedb2d853aea4e63dc"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_SDIOIT" ref="ga5df3c10c37285faedb2d853aea4e63dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SDIO interrupt received </p>

</div>
</div>
<a class="anchor" id="ga7a9ef8e72604e9997da23601a2dd84a4"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_STBITERR" ref="ga7a9ef8e72604e9997da23601a2dd84a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start bit not detected on all data signals in wide bus mode </p>

</div>
</div>
<a class="anchor" id="ga908feb4957f48390bc2fc0bde47ac784"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_TXACT" ref="ga908feb4957f48390bc2fc0bde47ac784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data transmit in progress </p>

</div>
</div>
<a class="anchor" id="ga19b374518e813f7a1ac4aec3b24b7517"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_TXDAVL" ref="ga19b374518e813f7a1ac4aec3b24b7517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data available in transmit FIFO </p>

</div>
</div>
<a class="anchor" id="ga4624f95c5224c631f99571b5454acd86"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_TXFIFOE" ref="ga4624f95c5224c631f99571b5454acd86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO empty </p>

</div>
</div>
<a class="anchor" id="gae1497b46f9a906001dabb7d7604f6c05"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_TXFIFOF" ref="gae1497b46f9a906001dabb7d7604f6c05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO full </p>

</div>
</div>
<a class="anchor" id="ga62b9e38be5956dde69049154facc62fd"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_TXFIFOHE" ref="ga62b9e38be5956dde69049154facc62fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO Half Empty: at least 8 words can be written into the FIFO </p>

</div>
</div>
<a class="anchor" id="ga4b9dcdb8b90d8266eb0c5a2be81238aa"></a><!-- doxytag: member="stm32l1xx.h::SDIO_STA_TXUNDERR" ref="ga4b9dcdb8b90d8266eb0c5a2be81238aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO underrun error </p>

</div>
</div>
<a class="anchor" id="ga43608d3c2959fc9ca64398d61cbf484e"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_BIDIMODE" ref="ga43608d3c2959fc9ca64398d61cbf484e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bidirectional data mode enable </p>

</div>
</div>
<a class="anchor" id="ga378953916b7701bd49f063c0366b703f"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_BIDIOE" ref="ga378953916b7701bd49f063c0366b703f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output enable in bidirectional mode </p>

</div>
</div>
<a class="anchor" id="ga261af22667719a32b3ce566c1e261936"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_BR" ref="ga261af22667719a32b3ce566c1e261936" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint16_t)0x0038)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BR[2:0] bits (Baud Rate Control) </p>

</div>
</div>
<a class="anchor" id="gaa364b123cf797044094cc229330ce321"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_BR_0" ref="gaa364b123cf797044094cc229330ce321" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga45e93d18c8966964ed1926d5ca87ef46"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_BR_1" ref="ga45e93d18c8966964ed1926d5ca87ef46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga28b823d564e9d90150bcc6744b4ed622"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_BR_2" ref="ga28b823d564e9d90150bcc6744b4ed622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga97602d8ded14bbd2c1deadaf308755a3"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_CPHA" ref="ga97602d8ded14bbd2c1deadaf308755a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Phase </p>

</div>
</div>
<a class="anchor" id="ga2616a10f5118cdc68fbdf0582481e124"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_CPOL" ref="ga2616a10f5118cdc68fbdf0582481e124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Polarity </p>

</div>
</div>
<a class="anchor" id="gac9339b7c6466f09ad26c26b3bb81c51b"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_CRCEN" ref="gac9339b7c6466f09ad26c26b3bb81c51b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Hardware CRC calculation enable </p>

</div>
</div>
<a class="anchor" id="ga57072f13c2e54c12186ae8c5fdecb250"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_CRCNEXT" ref="ga57072f13c2e54c12186ae8c5fdecb250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit CRC next </p>

</div>
</div>
<a class="anchor" id="ga3ffabea0de695a19198d906bf6a1d9fd"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_DFF" ref="ga3ffabea0de695a19198d906bf6a1d9fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Frame Format </p>

</div>
</div>
<a class="anchor" id="gab929e9d5ddbb66f229c501ab18d0e6e8"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_LSBFIRST" ref="gab929e9d5ddbb66f229c501ab18d0e6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame Format </p>

</div>
</div>
<a class="anchor" id="ga5b3b6ae107fc37bf18e14506298d7a55"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_MSTR" ref="ga5b3b6ae107fc37bf18e14506298d7a55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Selection </p>

</div>
</div>
<a class="anchor" id="ga9ffecf774b84a8cdc11ab1f931791883"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_RXONLY" ref="ga9ffecf774b84a8cdc11ab1f931791883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive only </p>

</div>
</div>
<a class="anchor" id="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_SPE" ref="gac5a646d978d3b98eb7c6a5d95d75c3f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SPI Enable </p>

</div>
</div>
<a class="anchor" id="ga5f154374b58c0234f82ea326cb303a1e"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_SSI" ref="ga5f154374b58c0234f82ea326cb303a1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal slave select </p>

</div>
</div>
<a class="anchor" id="ga0e236047e05106cf1ba7929766311382"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR1_SSM" ref="ga0e236047e05106cf1ba7929766311382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software slave management </p>

</div>
</div>
<a class="anchor" id="gaf18705567de7ab52a62e5ef3ba27418b"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR2_ERRIE" ref="gaf18705567de7ab52a62e5ef3ba27418b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga09e3f41fa2150831afaac191046087f2"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR2_FRF" ref="ga09e3f41fa2150831afaac191046087f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame format </p>

</div>
</div>
<a class="anchor" id="gaf23c590d98279634af05550702a806da"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR2_RXDMAEN" ref="gaf23c590d98279634af05550702a806da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Buffer DMA Enable </p>

</div>
</div>
<a class="anchor" id="gaa7d4c37fbbcced7f2a0421e6ffd103ea"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR2_RXNEIE" ref="gaa7d4c37fbbcced7f2a0421e6ffd103ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX buffer Not Empty Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gae94612b95395eff626f5f3d7d28352dd"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR2_SSOE" ref="gae94612b95395eff626f5f3d7d28352dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SS Output Enable </p>

</div>
</div>
<a class="anchor" id="ga3eee671793983a3bd669c9173b2ce210"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR2_TXDMAEN" ref="ga3eee671793983a3bd669c9173b2ce210" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Buffer DMA Enable </p>

</div>
</div>
<a class="anchor" id="ga23f683a1252ccaf625cae1a978989b2c"></a><!-- doxytag: member="stm32l1xx.h::SPI_CR2_TXEIE" ref="ga23f683a1252ccaf625cae1a978989b2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx buffer Empty Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gae968658ab837800723eafcc21af10247"></a><!-- doxytag: member="stm32l1xx.h::SPI_CRCPR_CRCPOLY" ref="gae968658ab837800723eafcc21af10247" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC polynomial register </p>

</div>
</div>
<a class="anchor" id="gaa4da7d7f05a28d1aaa52ec557e55e1ad"></a><!-- doxytag: member="stm32l1xx.h::SPI_DR_DR" ref="gaa4da7d7f05a28d1aaa52ec557e55e1ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Register </p>

</div>
</div>
<a class="anchor" id="ga9c362b3d703698a7891f032f6b29056f"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_CHLEN" ref="ga9c362b3d703698a7891f032f6b29056f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel length (number of bits per audio channel) </p>

</div>
</div>
<a class="anchor" id="ga5c5be1f1c8b4689643e04cd5034e7f5f"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_CKPOL" ref="ga5c5be1f1c8b4689643e04cd5034e7f5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>steady state clock polarity </p>

</div>
</div>
<a class="anchor" id="gacc12f9d2003ab169a3f68e9d809f84ae"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_DATLEN" ref="gacc12f9d2003ab169a3f68e9d809f84ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DATLEN[1:0] bits (Data length to be transferred) </p>

</div>
</div>
<a class="anchor" id="gaa20ad624085d2e533eea3662cb03d8fa"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_DATLEN_0" ref="gaa20ad624085d2e533eea3662cb03d8fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gadf6e940d195fa1633cb1b23414f00412"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_DATLEN_1" ref="gadf6e940d195fa1633cb1b23414f00412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf09fd11f6f97000266b30b015bf2cb68"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_I2SCFG" ref="gaf09fd11f6f97000266b30b015bf2cb68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2SCFG[1:0] bits (I2S configuration mode) </p>

</div>
</div>
<a class="anchor" id="ga421c94680ee8a2583419e2b0c89e995e"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_I2SCFG_0" ref="ga421c94680ee8a2583419e2b0c89e995e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga80c398b9e79fcc61a497f9d7dd910352"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_I2SCFG_1" ref="ga80c398b9e79fcc61a497f9d7dd910352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga30d76c7552c91bbd5cbac70d9c56ebb3"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_I2SE" ref="ga30d76c7552c91bbd5cbac70d9c56ebb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2S Enable </p>

</div>
</div>
<a class="anchor" id="gae99763414b3c2f11fcfecb1f93eb6701"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_I2SMOD" ref="gae99763414b3c2f11fcfecb1f93eb6701" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2S mode selection </p>

</div>
</div>
<a class="anchor" id="ga7a822a80be3a51524b42491248f8031f"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_I2SSTD" ref="ga7a822a80be3a51524b42491248f8031f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2SSTD[1:0] bits (I2S standard selection) </p>

</div>
</div>
<a class="anchor" id="gafeba0a45703463dfe05334364bdacbe8"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_I2SSTD_0" ref="gafeba0a45703463dfe05334364bdacbe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0142a3667f59bce9bae80d31e88a124a"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_I2SSTD_1" ref="ga0142a3667f59bce9bae80d31e88a124a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga66a29efc32a31f903e89b7ddcd20857b"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SCFGR_PCMSYNC" ref="ga66a29efc32a31f903e89b7ddcd20857b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCM frame synchronization </p>

</div>
</div>
<a class="anchor" id="ga406ce88b2580a421f5b28bdbeb303543"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SPR_I2SDIV" ref="ga406ce88b2580a421f5b28bdbeb303543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2S Linear prescaler </p>

</div>
</div>
<a class="anchor" id="ga25669c3686c0c577d2d371ac09200ff0"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SPR_MCKOE" ref="ga25669c3686c0c577d2d371ac09200ff0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Clock Output Enable </p>

</div>
</div>
<a class="anchor" id="ga3d6d4136a5ae12f9bd5940324282355a"></a><!-- doxytag: member="stm32l1xx.h::SPI_I2SPR_ODD" ref="ga3d6d4136a5ae12f9bd5940324282355a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Odd factor for the prescaler </p>

</div>
</div>
<a class="anchor" id="ga3a01a578c2c7bb4e587a8f1610843181"></a><!-- doxytag: member="stm32l1xx.h::SPI_RXCRCR_RXCRC" ref="ga3a01a578c2c7bb4e587a8f1610843181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx CRC Register </p>

</div>
</div>
<a class="anchor" id="gaa3498df67729ae048dc5f315ef7c16bf"></a><!-- doxytag: member="stm32l1xx.h::SPI_SR_BSY" ref="gaa3498df67729ae048dc5f315ef7c16bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Busy flag </p>

</div>
</div>
<a class="anchor" id="ga81bd052f0b2e819ddd6bb16c2292a2de"></a><!-- doxytag: member="stm32l1xx.h::SPI_SR_CHSIDE" ref="ga81bd052f0b2e819ddd6bb16c2292a2de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel side </p>

</div>
</div>
<a class="anchor" id="ga69e543fa9584fd636032a3ee735f750b"></a><!-- doxytag: member="stm32l1xx.h::SPI_SR_CRCERR" ref="ga69e543fa9584fd636032a3ee735f750b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC Error flag </p>

</div>
</div>
<a class="anchor" id="gabaa043349833dc7b8138969c64f63adf"></a><!-- doxytag: member="stm32l1xx.h::SPI_SR_MODF" ref="gabaa043349833dc7b8138969c64f63adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode fault </p>

</div>
</div>
<a class="anchor" id="gaa8d902302c5eb81ce4a57029de281232"></a><!-- doxytag: member="stm32l1xx.h::SPI_SR_OVR" ref="gaa8d902302c5eb81ce4a57029de281232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Overrun flag </p>

</div>
</div>
<a class="anchor" id="ga40e14de547aa06864abcd4b0422d8b48"></a><!-- doxytag: member="stm32l1xx.h::SPI_SR_RXNE" ref="ga40e14de547aa06864abcd4b0422d8b48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive buffer Not Empty </p>

</div>
</div>
<a class="anchor" id="ga5bd5d21816947fcb25ccae7d3bf8eb2c"></a><!-- doxytag: member="stm32l1xx.h::SPI_SR_TXE" ref="ga5bd5d21816947fcb25ccae7d3bf8eb2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit buffer Empty </p>

</div>
</div>
<a class="anchor" id="ga13d3292e963499c0e9a36869909229e6"></a><!-- doxytag: member="stm32l1xx.h::SPI_SR_UDR" ref="ga13d3292e963499c0e9a36869909229e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Underrun flag </p>

</div>
</div>
<a class="anchor" id="ga1c69dc721e89e40056999b64572dff09"></a><!-- doxytag: member="stm32l1xx.h::SPI_TXCRCR_TXCRC" ref="ga1c69dc721e89e40056999b64572dff09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx CRC Register </p>

</div>
</div>
<a class="anchor" id="ga75b70d07448c3037234bc2abb8e3d884"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0" ref="ga75b70d07448c3037234bc2abb8e3d884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 0 configuration </p>

</div>
</div>
<a class="anchor" id="ga6de6aa8e32ae5cd07fd69e42e7226bd1"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0_PA" ref="ga6de6aa8e32ae5cd07fd69e42e7226bd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[0] pin </p>

</div>
</div>
<a class="anchor" id="gaf43c9ef6b61e39655cbe969967c79a69"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0_PB" ref="gaf43c9ef6b61e39655cbe969967c79a69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[0] pin </p>

</div>
</div>
<a class="anchor" id="ga861a4d7b48ffd93997267baaad12fd51"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0_PC" ref="ga861a4d7b48ffd93997267baaad12fd51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[0] pin </p>

</div>
</div>
<a class="anchor" id="gaf6439042c8cd14f99fe3813cff47c0ee"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0_PD" ref="gaf6439042c8cd14f99fe3813cff47c0ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[0] pin </p>

</div>
</div>
<a class="anchor" id="gacb087e2ded8ac927ee9e1fc0234bfdef"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0_PE" ref="gacb087e2ded8ac927ee9e1fc0234bfdef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[0] pin </p>

</div>
</div>
<a class="anchor" id="gaa897f1ac8311e57339eaf7813239eaf4"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0_PF" ref="gaa897f1ac8311e57339eaf7813239eaf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[0] pin </p>

</div>
</div>
<a class="anchor" id="ga98b2d929e79e5cc2ee7961a75a0ab094"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0_PG" ref="ga98b2d929e79e5cc2ee7961a75a0ab094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">SYSCFG_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[0] pin </p>

</div>
</div>
<a class="anchor" id="ga766d0bf3501e207b0baa066cf756688f"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI0_PH" ref="ga766d0bf3501e207b0baa066cf756688f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</a>&#160;&#160;&#160;((uint16_t)0x0005)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PH[0] pin </p>

</div>
</div>
<a class="anchor" id="ga7fc84838c77f799cb7e57d6e97c6c16d"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1" ref="ga7fc84838c77f799cb7e57d6e97c6c16d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 1 configuration </p>

</div>
</div>
<a class="anchor" id="gaf4b78c30e4ef4fa441582eb3c102865d"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1_PA" ref="gaf4b78c30e4ef4fa441582eb3c102865d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[1] pin </p>

</div>
</div>
<a class="anchor" id="ga19a11fce288d19546c76257483e0dcb6"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1_PB" ref="ga19a11fce288d19546c76257483e0dcb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[1] pin </p>

</div>
</div>
<a class="anchor" id="gae45a8c814b13fa19f157364dc715c08a"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1_PC" ref="gae45a8c814b13fa19f157364dc715c08a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[1] pin </p>

</div>
</div>
<a class="anchor" id="ga93cb136eaf357affc4a28a8d423cabbb"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1_PD" ref="ga93cb136eaf357affc4a28a8d423cabbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[1] pin </p>

</div>
</div>
<a class="anchor" id="ga8f5c3d1e914af78112179a13e9c736d6"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1_PE" ref="ga8f5c3d1e914af78112179a13e9c736d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[1] pin </p>

</div>
</div>
<a class="anchor" id="ga43ea410456aa31dfe6ec4889de62428b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1_PF" ref="ga43ea410456aa31dfe6ec4889de62428b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[1] pin </p>

</div>
</div>
<a class="anchor" id="gaf9118efcafa89eeada012ff5ab98387d"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1_PG" ref="gaf9118efcafa89eeada012ff5ab98387d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">SYSCFG_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[1] pin </p>

</div>
</div>
<a class="anchor" id="ga0ac69d7f391e837d8e8adce27704d87d"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI1_PH" ref="ga0ac69d7f391e837d8e8adce27704d87d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</a>&#160;&#160;&#160;((uint16_t)0x0050)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PH[1] pin </p>

</div>
</div>
<a class="anchor" id="ga6d0a0a6b8223777937d8c9012658d6cd"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2" ref="ga6d0a0a6b8223777937d8c9012658d6cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 2 configuration </p>

</div>
</div>
<a class="anchor" id="ga4096f472e87e021f4d4c94457ddaf5f1"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2_PA" ref="ga4096f472e87e021f4d4c94457ddaf5f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[2] pin </p>

</div>
</div>
<a class="anchor" id="ga8cd240d61fd8a9666621f0dee07a08e5"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2_PB" ref="ga8cd240d61fd8a9666621f0dee07a08e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[2] pin </p>

</div>
</div>
<a class="anchor" id="ga03ce7faaf56aa9efcc74af65619e275e"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2_PC" ref="ga03ce7faaf56aa9efcc74af65619e275e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[2] pin </p>

</div>
</div>
<a class="anchor" id="gafc35fcdcc89b487fab2901e1f5a7f41b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2_PD" ref="gafc35fcdcc89b487fab2901e1f5a7f41b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[2] pin </p>

</div>
</div>
<a class="anchor" id="gac3f2b7465d81745f7a772e7689a29618"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2_PE" ref="gac3f2b7465d81745f7a772e7689a29618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[2] pin </p>

</div>
</div>
<a class="anchor" id="gab538769f1da056b3f57fb984adeef252"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2_PF" ref="gab538769f1da056b3f57fb984adeef252" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[2] pin </p>

</div>
</div>
<a class="anchor" id="gabe4f5fa56e98b42b64e894f7a9216e05"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2_PG" ref="gabe4f5fa56e98b42b64e894f7a9216e05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">SYSCFG_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[2] pin </p>

</div>
</div>
<a class="anchor" id="gada5ffab92c39cbfc695ce57a4e6177e5"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI2_PH" ref="gada5ffab92c39cbfc695ce57a4e6177e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</a>&#160;&#160;&#160;((uint16_t)0x0500)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PH[2] pin </p>

</div>
</div>
<a class="anchor" id="gac3bf2306f79ebb709da5ecf83e59ded4"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI3" ref="gac3bf2306f79ebb709da5ecf83e59ded4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 3 configuration </p>

</div>
</div>
<a class="anchor" id="ga45ed24773c389f4477944c2c43d106c0"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI3_PA" ref="ga45ed24773c389f4477944c2c43d106c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[3] pin </p>

</div>
</div>
<a class="anchor" id="ga652183838bb096717551bf8a1917c257"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI3_PB" ref="ga652183838bb096717551bf8a1917c257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[3] pin </p>

</div>
</div>
<a class="anchor" id="gacb1809e5b8a9ebc4b1cbc8967d985929"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI3_PC" ref="gacb1809e5b8a9ebc4b1cbc8967d985929" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[3] pin </p>

</div>
</div>
<a class="anchor" id="ga205440ffa174509d57c2b6a1814f8202"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI3_PD" ref="ga205440ffa174509d57c2b6a1814f8202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[3] pin </p>

</div>
</div>
<a class="anchor" id="gab2b33beb6294fd7a257f0f3a36e0dcda"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI3_PE" ref="gab2b33beb6294fd7a257f0f3a36e0dcda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[3] pin </p>

</div>
</div>
<a class="anchor" id="ga40240ee616b6e06ecd8dabe9d8e56e71"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI3_PF" ref="ga40240ee616b6e06ecd8dabe9d8e56e71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[3] pin </p>

</div>
</div>
<a class="anchor" id="gaaa73420dbafb7f20f16c350a12b0a0f5"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR1_EXTI3_PG" ref="gaaa73420dbafb7f20f16c350a12b0a0f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">SYSCFG_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[3] pin </p>

</div>
</div>
<a class="anchor" id="gad2a57b4872977812e60d521268190e1e"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI4" ref="gad2a57b4872977812e60d521268190e1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 4 configuration </p>

</div>
</div>
<a class="anchor" id="ga51147f1747daf48dbcfad03285ae8889"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI4_PA" ref="ga51147f1747daf48dbcfad03285ae8889" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[4] pin </p>

</div>
</div>
<a class="anchor" id="ga917aeb0df688d6b34785085fc85d9e47"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI4_PB" ref="ga917aeb0df688d6b34785085fc85d9e47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[4] pin </p>

</div>
</div>
<a class="anchor" id="ga14ac312beeb19d3bb34a552546477613"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI4_PC" ref="ga14ac312beeb19d3bb34a552546477613" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[4] pin </p>

</div>
</div>
<a class="anchor" id="gaec62164e18d1b525e8272169b1efe642"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI4_PD" ref="gaec62164e18d1b525e8272169b1efe642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[4] pin </p>

</div>
</div>
<a class="anchor" id="gac1d2292b6a856a8a71d82f595b580b9b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI4_PE" ref="gac1d2292b6a856a8a71d82f595b580b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[4] pin </p>

</div>
</div>
<a class="anchor" id="ga0adc3c72bddc65977e3ef56df74ed40e"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI4_PF" ref="ga0adc3c72bddc65977e3ef56df74ed40e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[4] pin </p>

</div>
</div>
<a class="anchor" id="gad5aad8ed8589e28677332ea0b200617b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI4_PG" ref="gad5aad8ed8589e28677332ea0b200617b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">SYSCFG_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[4] pin </p>

</div>
</div>
<a class="anchor" id="ga6682a1b97b04c5c33085ffd2827ccd17"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI5" ref="ga6682a1b97b04c5c33085ffd2827ccd17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 5 configuration </p>

</div>
</div>
<a class="anchor" id="gafb9581c515a4bdf1ed88fe96d8c24794"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI5_PA" ref="gafb9581c515a4bdf1ed88fe96d8c24794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[5] pin </p>

</div>
</div>
<a class="anchor" id="ga90a3f610234dfa13f56e72c76a12be74"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI5_PB" ref="ga90a3f610234dfa13f56e72c76a12be74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[5] pin </p>

</div>
</div>
<a class="anchor" id="ga33b6bdc1b4bfeda0d4034dc67f1a6046"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI5_PC" ref="ga33b6bdc1b4bfeda0d4034dc67f1a6046" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[5] pin </p>

</div>
</div>
<a class="anchor" id="ga0eea392f1530c7cb794a63d04e268a70"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI5_PD" ref="ga0eea392f1530c7cb794a63d04e268a70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[5] pin </p>

</div>
</div>
<a class="anchor" id="ga8a4e6644d0144bfb0f913cf20eaf2f8e"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI5_PE" ref="ga8a4e6644d0144bfb0f913cf20eaf2f8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[5] pin </p>

</div>
</div>
<a class="anchor" id="ga740e27c5bead2c914a134ac4ed4d05b3"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI5_PF" ref="ga740e27c5bead2c914a134ac4ed4d05b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[5] pin </p>

</div>
</div>
<a class="anchor" id="ga7d78839e577ab90090abcdcff88e18c8"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI5_PG" ref="ga7d78839e577ab90090abcdcff88e18c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">SYSCFG_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[5] pin </p>

</div>
</div>
<a class="anchor" id="ga6c50caf6019fd7d5038d77e61f57ad7b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI6" ref="ga6c50caf6019fd7d5038d77e61f57ad7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 6 configuration </p>

</div>
</div>
<a class="anchor" id="ga3e87c78fb6dfde7c8b7f81fe3b65aae9"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI6_PA" ref="ga3e87c78fb6dfde7c8b7f81fe3b65aae9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[6] pin </p>

</div>
</div>
<a class="anchor" id="ga6528de8e4ca8741e86ae254e1d6b2a70"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI6_PB" ref="ga6528de8e4ca8741e86ae254e1d6b2a70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[6] pin </p>

</div>
</div>
<a class="anchor" id="ga53d8745705d5eb84c70a8554f61d59ac"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI6_PC" ref="ga53d8745705d5eb84c70a8554f61d59ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[6] pin </p>

</div>
</div>
<a class="anchor" id="ga26c97cdece451441e49120e754020cdc"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI6_PD" ref="ga26c97cdece451441e49120e754020cdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[6] pin </p>

</div>
</div>
<a class="anchor" id="ga804218f2dd83c72e672143ec4f283ad3"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI6_PE" ref="ga804218f2dd83c72e672143ec4f283ad3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[6] pin </p>

</div>
</div>
<a class="anchor" id="ga0d36de53e52c8a4c7991513fec326df6"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI6_PF" ref="ga0d36de53e52c8a4c7991513fec326df6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[6] pin </p>

</div>
</div>
<a class="anchor" id="ga278997204184bfe7c951c1da327e6fb5"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI6_PG" ref="ga278997204184bfe7c951c1da327e6fb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">SYSCFG_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[6] pin </p>

</div>
</div>
<a class="anchor" id="ga638ea3bb014752813d064d37b3388950"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI7" ref="ga638ea3bb014752813d064d37b3388950" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 7 configuration </p>

</div>
</div>
<a class="anchor" id="ga2f1bfd3af524288b6ce54d7f9aef410a"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI7_PA" ref="ga2f1bfd3af524288b6ce54d7f9aef410a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[7] pin </p>

</div>
</div>
<a class="anchor" id="gab18d324986b18858f901febbcc2a57b7"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI7_PB" ref="gab18d324986b18858f901febbcc2a57b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[7] pin </p>

</div>
</div>
<a class="anchor" id="gae9f53618d9cf13af2b2ecf191da8595a"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI7_PC" ref="gae9f53618d9cf13af2b2ecf191da8595a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[7] pin </p>

</div>
</div>
<a class="anchor" id="gae38aa3b76227bb8e9d8cedc31c023f63"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI7_PD" ref="gae38aa3b76227bb8e9d8cedc31c023f63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[7] pin </p>

</div>
</div>
<a class="anchor" id="ga90d097c1b5cbb62dc86327604907dcd4"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI7_PE" ref="ga90d097c1b5cbb62dc86327604907dcd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[7] pin </p>

</div>
</div>
<a class="anchor" id="gaaf2c3a661be3569fffe11515e37de1e4"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI7_PF" ref="gaaf2c3a661be3569fffe11515e37de1e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[7] pin </p>

</div>
</div>
<a class="anchor" id="ga987bc0488e57b14b0a98e4952df2b539"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR2_EXTI7_PG" ref="ga987bc0488e57b14b0a98e4952df2b539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">SYSCFG_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[7] pin </p>

</div>
</div>
<a class="anchor" id="ga8fc06b17c3b3d393b749bf9924a43a80"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI10" ref="ga8fc06b17c3b3d393b749bf9924a43a80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 10 configuration </p>

</div>
</div>
<a class="anchor" id="ga25acdbb9e916c440c41a060d861130ee"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI10_PA" ref="ga25acdbb9e916c440c41a060d861130ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[10] pin </p>

</div>
</div>
<a class="anchor" id="gab8d9aec4349bf38a4a9753b267b7de7e"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI10_PB" ref="gab8d9aec4349bf38a4a9753b267b7de7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[10] pin </p>

</div>
</div>
<a class="anchor" id="ga62d2b81d49e30ab4fe96572be5da8484"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI10_PC" ref="ga62d2b81d49e30ab4fe96572be5da8484" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[10] pin </p>

</div>
</div>
<a class="anchor" id="gaab3553c540cd836d465824939c2e3b79"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI10_PD" ref="gaab3553c540cd836d465824939c2e3b79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[10] pin </p>

</div>
</div>
<a class="anchor" id="gabde568ef1c8f4bfaf18954e8ee0716a9"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI10_PE" ref="gabde568ef1c8f4bfaf18954e8ee0716a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[10] pin </p>

</div>
</div>
<a class="anchor" id="ga09ed841a11367cda67c7a416ed6d9b99"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI10_PF" ref="ga09ed841a11367cda67c7a416ed6d9b99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[10] pin </p>

</div>
</div>
<a class="anchor" id="ga6dff840a6986b440e7633a3671ce57cc"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI10_PG" ref="ga6dff840a6986b440e7633a3671ce57cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">SYSCFG_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[10] pin </p>

</div>
</div>
<a class="anchor" id="gaa66cc9a579696c8f5c41f5f138ee1e67"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI11" ref="gaa66cc9a579696c8f5c41f5f138ee1e67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 11 configuration </p>

</div>
</div>
<a class="anchor" id="ga0ca8a85d4512677eff6ed2aac897a366"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI11_PA" ref="ga0ca8a85d4512677eff6ed2aac897a366" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[11] pin </p>

</div>
</div>
<a class="anchor" id="gaedb3a8cc6b1763e303986553c0e4e7f8"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI11_PB" ref="gaedb3a8cc6b1763e303986553c0e4e7f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[11] pin </p>

</div>
</div>
<a class="anchor" id="ga0b01c8ba6cb27899a4f5fa494bf2b3f5"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI11_PC" ref="ga0b01c8ba6cb27899a4f5fa494bf2b3f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[11] pin </p>

</div>
</div>
<a class="anchor" id="ga6a69d636cda0352da0982c54f582787d"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI11_PD" ref="ga6a69d636cda0352da0982c54f582787d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[11] pin </p>

</div>
</div>
<a class="anchor" id="ga44affe06868a0490f8d0cbbba51ff412"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI11_PE" ref="ga44affe06868a0490f8d0cbbba51ff412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[11] pin </p>

</div>
</div>
<a class="anchor" id="ga66fb050835077047b576b3a510700d64"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI11_PF" ref="ga66fb050835077047b576b3a510700d64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[11] pin </p>

</div>
</div>
<a class="anchor" id="gaf7b66390eeb4a8d50ebb7e87e2f281b3"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI11_PG" ref="gaf7b66390eeb4a8d50ebb7e87e2f281b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">SYSCFG_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[11] pin </p>

</div>
</div>
<a class="anchor" id="gaf2a656b18cc728e38acb72cf8d7e7935"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI8" ref="gaf2a656b18cc728e38acb72cf8d7e7935" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 8 configuration </p>

</div>
</div>
<a class="anchor" id="gae1c6843a871f1a06ca25c0de50048b10"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI8_PA" ref="gae1c6843a871f1a06ca25c0de50048b10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[8] pin </p>

</div>
</div>
<a class="anchor" id="ga4818dc7bffc8dfc2acc48995a62e66c5"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI8_PB" ref="ga4818dc7bffc8dfc2acc48995a62e66c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[8] pin </p>

</div>
</div>
<a class="anchor" id="gaba0d34ff57632d7753981404cef548e2"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI8_PC" ref="gaba0d34ff57632d7753981404cef548e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[8] pin </p>

</div>
</div>
<a class="anchor" id="gaa15260ba354dee354f0a71e7913009c3"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI8_PD" ref="gaa15260ba354dee354f0a71e7913009c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[8] pin </p>

</div>
</div>
<a class="anchor" id="ga185287204b8cead31d3760f65c5ca19d"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI8_PE" ref="ga185287204b8cead31d3760f65c5ca19d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[8] pin </p>

</div>
</div>
<a class="anchor" id="ga425e41001af4b205b8fbfba723572a81"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI8_PF" ref="ga425e41001af4b205b8fbfba723572a81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[8] pin </p>

</div>
</div>
<a class="anchor" id="ga2ecc7a12103b805da045093eb626614d"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI8_PG" ref="ga2ecc7a12103b805da045093eb626614d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">SYSCFG_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[8] pin </p>

</div>
</div>
<a class="anchor" id="ga002462e4c233adc6dd502de726994575"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI9" ref="ga002462e4c233adc6dd502de726994575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 9 configuration </p>

</div>
</div>
<a class="anchor" id="ga93e284e59c4ff887b2e79851ac0a81c4"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI9_PA" ref="ga93e284e59c4ff887b2e79851ac0a81c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[9] pin </p>

</div>
</div>
<a class="anchor" id="gaa9271cbc1ed09774a5fef4b379cab260"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI9_PB" ref="gaa9271cbc1ed09774a5fef4b379cab260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[9] pin </p>

</div>
</div>
<a class="anchor" id="ga1cc355176941881870c620c0837cab48"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI9_PC" ref="ga1cc355176941881870c620c0837cab48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[9] pin </p>

</div>
</div>
<a class="anchor" id="ga75af3c7a94cfc78361c94b054f9fe064"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI9_PD" ref="ga75af3c7a94cfc78361c94b054f9fe064" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[9] pin </p>

</div>
</div>
<a class="anchor" id="gafce176ef4b389251dadb98d9f59f8fe6"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI9_PE" ref="gafce176ef4b389251dadb98d9f59f8fe6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[9] pin </p>

</div>
</div>
<a class="anchor" id="ga76ef2422b4d021d0cc038cb6325ed311"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI9_PF" ref="ga76ef2422b4d021d0cc038cb6325ed311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[9] pin </p>

</div>
</div>
<a class="anchor" id="gae1b37bf746ccfe0750aebd28cfa52a0c"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR3_EXTI9_PG" ref="gae1b37bf746ccfe0750aebd28cfa52a0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">SYSCFG_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[9] pin </p>

</div>
</div>
<a class="anchor" id="ga9d4b31f4a75d935b6a52afe6a16463d1"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI12" ref="ga9d4b31f4a75d935b6a52afe6a16463d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 12 configuration </p>

</div>
</div>
<a class="anchor" id="ga3ceaa63866465faa8145ce0c5d9a44d0"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI12_PA" ref="ga3ceaa63866465faa8145ce0c5d9a44d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[12] pin </p>

</div>
</div>
<a class="anchor" id="gad8b00a462533a83c75c588340a2fa710"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI12_PB" ref="gad8b00a462533a83c75c588340a2fa710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[12] pin </p>

</div>
</div>
<a class="anchor" id="ga4d27668b1fa6b1accde06aa144faa970"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI12_PC" ref="ga4d27668b1fa6b1accde06aa144faa970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[12] pin </p>

</div>
</div>
<a class="anchor" id="gaa46ddd43a361d82abcb3cb7779ac74ff"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI12_PD" ref="gaa46ddd43a361d82abcb3cb7779ac74ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[12] pin </p>

</div>
</div>
<a class="anchor" id="ga102ee111e27fd67228c169836dd0849e"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI12_PE" ref="ga102ee111e27fd67228c169836dd0849e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[12] pin </p>

</div>
</div>
<a class="anchor" id="gad9785209e7e13fcf9c4f82d57bae0837"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI12_PF" ref="gad9785209e7e13fcf9c4f82d57bae0837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;((uint16_t)0x0006)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[12] pin </p>

</div>
</div>
<a class="anchor" id="ga5c78af5f130089bec32d6f782288765c"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI12_PG" ref="ga5c78af5f130089bec32d6f782288765c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">SYSCFG_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[12] pin </p>

</div>
</div>
<a class="anchor" id="ga7f04cda5bfe876431d5ad864302d7fa1"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI13" ref="ga7f04cda5bfe876431d5ad864302d7fa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 13 configuration </p>

</div>
</div>
<a class="anchor" id="ga0514aaa894c9be44ba47c1346756f90b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI13_PA" ref="ga0514aaa894c9be44ba47c1346756f90b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[13] pin </p>

</div>
</div>
<a class="anchor" id="ga34e6776e3ebfecc9e78c5aec77c48eff"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI13_PB" ref="ga34e6776e3ebfecc9e78c5aec77c48eff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[13] pin </p>

</div>
</div>
<a class="anchor" id="ga1c7833d4e3c6b7f3878f62a200a6ab14"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI13_PC" ref="ga1c7833d4e3c6b7f3878f62a200a6ab14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[13] pin </p>

</div>
</div>
<a class="anchor" id="gabed530f628b3c37281f7a583af1cdb3c"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI13_PD" ref="gabed530f628b3c37281f7a583af1cdb3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[13] pin </p>

</div>
</div>
<a class="anchor" id="ga7dc5424bf39509a989464a81ec0714da"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI13_PE" ref="ga7dc5424bf39509a989464a81ec0714da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[13] pin </p>

</div>
</div>
<a class="anchor" id="gaaf4c995587d7bae6436e6793b8214627"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI13_PF" ref="gaaf4c995587d7bae6436e6793b8214627" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[13] pin </p>

</div>
</div>
<a class="anchor" id="ga4dedb6adbf49c40e5a15ad2afc471155"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI13_PG" ref="ga4dedb6adbf49c40e5a15ad2afc471155" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">SYSCFG_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[13] pin </p>

</div>
</div>
<a class="anchor" id="gabde06df3ec6e357374820a5a615991aa"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI14" ref="gabde06df3ec6e357374820a5a615991aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 14 configuration </p>

</div>
</div>
<a class="anchor" id="ga7ad140a68e3e4e0406a182a504679ea9"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI14_PA" ref="ga7ad140a68e3e4e0406a182a504679ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[14] pin </p>

</div>
</div>
<a class="anchor" id="gae5c1b8a0f2b4f79bd868bbb2b4eff617"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI14_PB" ref="gae5c1b8a0f2b4f79bd868bbb2b4eff617" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[14] pin </p>

</div>
</div>
<a class="anchor" id="ga8ca668cdd447acb1740566f46de5eb19"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI14_PC" ref="ga8ca668cdd447acb1740566f46de5eb19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[14] pin </p>

</div>
</div>
<a class="anchor" id="ga2f20b2bfa9dc8b57a987c127c6dfa6fe"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI14_PD" ref="ga2f20b2bfa9dc8b57a987c127c6dfa6fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[14] pin </p>

</div>
</div>
<a class="anchor" id="ga4c13c49f6d93865ba05361cd86fddabf"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI14_PE" ref="ga4c13c49f6d93865ba05361cd86fddabf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[14] pin </p>

</div>
</div>
<a class="anchor" id="ga9df1ee6f60db93301acaa9220a591da9"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI14_PF" ref="ga9df1ee6f60db93301acaa9220a591da9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[14] pin </p>

</div>
</div>
<a class="anchor" id="gae8ae4d091bb2c7148188ef430734020a"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI14_PG" ref="gae8ae4d091bb2c7148188ef430734020a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">SYSCFG_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;((uint16_t)0x0700)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[14] pin </p>

</div>
</div>
<a class="anchor" id="gabd325c27cff1ae3de773d5e205a33f4e"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI15" ref="gabd325c27cff1ae3de773d5e205a33f4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EXTI 15 configuration </p>

</div>
</div>
<a class="anchor" id="gae2f28920677dd99f9132ed28f7b1d5e2"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI15_PA" ref="gae2f28920677dd99f9132ed28f7b1d5e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint16_t)0x0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PA[15] pin </p>

</div>
</div>
<a class="anchor" id="ga412f44d6a8f8f60420d7e7f8b5635e09"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI15_PB" ref="ga412f44d6a8f8f60420d7e7f8b5635e09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PB[15] pin </p>

</div>
</div>
<a class="anchor" id="ga49778592caef3a176ee82c9b83e25148"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI15_PC" ref="ga49778592caef3a176ee82c9b83e25148" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PC[15] pin </p>

</div>
</div>
<a class="anchor" id="gac23e07d92a68cf7f8c3e58b479638885"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI15_PD" ref="gac23e07d92a68cf7f8c3e58b479638885" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PD[15] pin </p>

</div>
</div>
<a class="anchor" id="gaefd64bc0ea005d03068f2e9b8f425944"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI15_PE" ref="gaefd64bc0ea005d03068f2e9b8f425944" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE[15] pin </p>

</div>
</div>
<a class="anchor" id="ga5e88d51ebabe9f70e5b7c2ad60899d54"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI15_PF" ref="ga5e88d51ebabe9f70e5b7c2ad60899d54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;((uint16_t)0x6000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PF[15] pin </p>

</div>
</div>
<a class="anchor" id="ga51d341c45e98ccbd82bf7003bfa56e6b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_EXTICR4_EXTI15_PG" ref="ga51d341c45e98ccbd82bf7003bfa56e6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">SYSCFG_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PG[15] pin </p>

</div>
</div>
<a class="anchor" id="ga38d77b745bf303f4f353c7029591102b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_MEMRMP_BOOT_MODE" ref="ga38d77b745bf303f4f353c7029591102b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b">SYSCFG_MEMRMP_BOOT_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Boot mode Config </p>

</div>
</div>
<a class="anchor" id="gab3aac746e615c3eb9681d6561ca8b1d2"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_MEMRMP_BOOT_MODE_0" ref="gab3aac746e615c3eb9681d6561ca8b1d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2">SYSCFG_MEMRMP_BOOT_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafa10e1a3a5f7c6fd4a6f53c3c9b38945"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_MEMRMP_BOOT_MODE_1" ref="gafa10e1a3a5f7c6fd4a6f53c3c9b38945" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa10e1a3a5f7c6fd4a6f53c3c9b38945">SYSCFG_MEMRMP_BOOT_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3c05039ec67573c00da29f58b914f258"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_MEMRMP_MEM_MODE" ref="ga3c05039ec67573c00da29f58b914f258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCFG_Memory Remap Config </p>

</div>
</div>
<a class="anchor" id="ga30d5f406535f94faea2e7f924d50201b"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_MEMRMP_MEM_MODE_0" ref="ga30d5f406535f94faea2e7f924d50201b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab5d76e8b4d801b35c31ef352b33407be"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_MEMRMP_MEM_MODE_1" ref="gab5d76e8b4d801b35c31ef352b33407be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaeacd458ca5466228f2f21c66253a9f5e"></a><!-- doxytag: member="stm32l1xx.h::SYSCFG_PMC_USB_PU" ref="gaeacd458ca5466228f2f21c66253a9f5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e">SYSCFG_PMC_USB_PU</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCFG PMC </p>

</div>
</div>
<a class="anchor" id="ga315aef6279fff87c0dd1fbb691e4d83d"></a><!-- doxytag: member="stm32l1xx.h::SysTick_CALIB_NOREF" ref="ga315aef6279fff87c0dd1fbb691e4d83d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">SysTick_CALIB_NOREF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The reference clock is not provided </p>

</div>
</div>
<a class="anchor" id="ga4e88399828475c370fc777a1ab2d3d58"></a><!-- doxytag: member="stm32l1xx.h::SysTick_CALIB_SKEW" ref="ga4e88399828475c370fc777a1ab2d3d58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">SysTick_CALIB_SKEW</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibration value is not exactly 10 ms </p>

</div>
</div>
<a class="anchor" id="ga3cd8d9bf0fcebcaf96e2f9a131b123d2"></a><!-- doxytag: member="stm32l1xx.h::SysTick_CALIB_TENMS" ref="ga3cd8d9bf0fcebcaf96e2f9a131b123d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">SysTick_CALIB_TENMS</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reload value to use for 10ms timing </p>

</div>
</div>
<a class="anchor" id="gaa1f84beb52c644f8eaa67e4067708c7d"></a><!-- doxytag: member="stm32l1xx.h::SysTick_CTRL_CLKSOURCE" ref="gaa1f84beb52c644f8eaa67e4067708c7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">SysTick_CTRL_CLKSOURCE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock source </p>

</div>
</div>
<a class="anchor" id="ga088dc188d27ba601d5098bb0f7ec5ed7"></a><!-- doxytag: member="stm32l1xx.h::SysTick_CTRL_COUNTFLAG" ref="ga088dc188d27ba601d5098bb0f7ec5ed7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">SysTick_CTRL_COUNTFLAG</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Count Flag </p>

</div>
</div>
<a class="anchor" id="gae062a243b69b8a56226b0349ec51a9ef"></a><!-- doxytag: member="stm32l1xx.h::SysTick_CTRL_ENABLE" ref="gae062a243b69b8a56226b0349ec51a9ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">SysTick_CTRL_ENABLE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter enable </p>

</div>
</div>
<a class="anchor" id="gaf2621dc0d596c0c744d80e31f040820a"></a><!-- doxytag: member="stm32l1xx.h::SysTick_CTRL_TICKINT" ref="gaf2621dc0d596c0c744d80e31f040820a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">SysTick_CTRL_TICKINT</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counting down to 0 pends the SysTick handler </p>

</div>
</div>
<a class="anchor" id="ga42fe61867f9c2975ef85d820856302f5"></a><!-- doxytag: member="stm32l1xx.h::SysTick_LOAD_RELOAD" ref="ga42fe61867f9c2975ef85d820856302f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">SysTick_LOAD_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Value to load into the SysTick Current Value Register when the counter reaches 0 </p>

</div>
</div>
<a class="anchor" id="ga20551e8942a2f7578740ef8d2797f5e2"></a><!-- doxytag: member="stm32l1xx.h::SysTick_VAL_CURRENT" ref="ga20551e8942a2f7578740ef8d2797f5e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">SysTick_VAL_CURRENT</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current value at the time the register is accessed </p>

</div>
</div>
<a class="anchor" id="gace50256fdecc38f641050a4a3266e4d9"></a><!-- doxytag: member="stm32l1xx.h::TIM_ARR_ARR" ref="gace50256fdecc38f641050a4a3266e4d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>actual auto-reload Value </p>

</div>
</div>
<a class="anchor" id="ga3f494b9881e7b97bb2d79f7ad4e79937"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC1E" ref="ga3f494b9881e7b97bb2d79f7ad4e79937" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 output enable </p>

</div>
</div>
<a class="anchor" id="ga403fc501d4d8de6cabee6b07acb81a36"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC1NP" ref="ga403fc501d4d8de6cabee6b07acb81a36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Complementary output Polarity </p>

</div>
</div>
<a class="anchor" id="ga0ca0aedba14241caff739afb3c3ee291"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC1P" ref="ga0ca0aedba14241caff739afb3c3ee291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 output Polarity </p>

</div>
</div>
<a class="anchor" id="ga76392a4d63674cd0db0a55762458f16c"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC2E" ref="ga76392a4d63674cd0db0a55762458f16c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 output enable </p>

</div>
</div>
<a class="anchor" id="ga387de559d8b16b16f3934fddd2aa969f"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC2NP" ref="ga387de559d8b16b16f3934fddd2aa969f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Complementary output Polarity </p>

</div>
</div>
<a class="anchor" id="ga3136c6e776c6066509d298b6a9b34912"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC2P" ref="ga3136c6e776c6066509d298b6a9b34912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 output Polarity </p>

</div>
</div>
<a class="anchor" id="ga1da114e666b61f09cf25f50cdaa7f81f"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC3E" ref="ga1da114e666b61f09cf25f50cdaa7f81f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 output enable </p>

</div>
</div>
<a class="anchor" id="ga4029686d3307111d3f9f4400e29e4521"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC3NP" ref="ga4029686d3307111d3f9f4400e29e4521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Complementary output Polarity </p>

</div>
</div>
<a class="anchor" id="ga6220a5cd34c7a7a39e10c854aa00d2e5"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC3P" ref="ga6220a5cd34c7a7a39e10c854aa00d2e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 output Polarity </p>

</div>
</div>
<a class="anchor" id="ga940b041ab5975311f42f26d314a4b621"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC4E" ref="ga940b041ab5975311f42f26d314a4b621" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 output enable </p>

</div>
</div>
<a class="anchor" id="ga41b88bff3f38cec0617ce66fa5aef260"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC4NP" ref="ga41b88bff3f38cec0617ce66fa5aef260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 Complementary output Polarity </p>

</div>
</div>
<a class="anchor" id="ga3faf23dc47e1b0877352d7f5a00f72e1"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCER_CC4P" ref="ga3faf23dc47e1b0877352d7f5a00f72e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 output Polarity </p>

</div>
</div>
<a class="anchor" id="ga95291df1eaf532c5c996d176648938eb"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_CC1S" ref="ga95291df1eaf532c5c996d176648938eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC1S[1:0] bits (Capture/Compare 1 Selection) </p>

</div>
</div>
<a class="anchor" id="ga1e4968b5500d58d1aebce888da31eb5d"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_CC1S_0" ref="ga1e4968b5500d58d1aebce888da31eb5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga299207b757f31c9c02471ab5f4f59dbe"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_CC1S_1" ref="ga299207b757f31c9c02471ab5f4f59dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacdb0986b78bea5b53ea61e4ddd667cbf"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_CC2S" ref="gacdb0986b78bea5b53ea61e4ddd667cbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC2S[1:0] bits (Capture/Compare 2 Selection) </p>

</div>
</div>
<a class="anchor" id="ga52bb0e50c11c35dcf42aeff7f1c22874"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_CC2S_0" ref="ga52bb0e50c11c35dcf42aeff7f1c22874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga78303c37fdbe0be80f5fc7d21e9eba45"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_CC2S_1" ref="ga78303c37fdbe0be80f5fc7d21e9eba45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab0ee123675d8b8f98b5a6eeeccf37912"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC1F" ref="gab0ee123675d8b8f98b5a6eeeccf37912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC1F[3:0] bits (Input Capture 1 Filter) </p>

</div>
</div>
<a class="anchor" id="ga7dde4afee556d2d8d22885f191da65a6"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC1F_0" ref="ga7dde4afee556d2d8d22885f191da65a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga201491465e6864088210bccb8491be84"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC1F_1" ref="ga201491465e6864088210bccb8491be84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gabaa55ab1e0109b055cabef579c32d67b"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC1F_2" ref="gabaa55ab1e0109b055cabef579c32d67b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga23da95530eb6d6451c7c9e451a580f42"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC1F_3" ref="ga23da95530eb6d6451c7c9e451a580f42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gab46b7186665f5308cd2ca52acfb63e72"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC1PSC" ref="gab46b7186665f5308cd2ca52acfb63e72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC1PSC[1:0] bits (Input Capture 1 Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga05673358a44aeaa56daefca67341b29d"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC1PSC_0" ref="ga05673358a44aeaa56daefca67341b29d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf42b75da9b2f127dca98b6ca616f7add"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC1PSC_1" ref="gaf42b75da9b2f127dca98b6ca616f7add" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2b942752d686c23323880ff576e7dffb"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC2F" ref="ga2b942752d686c23323880ff576e7dffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC2F[3:0] bits (Input Capture 2 Filter) </p>

</div>
</div>
<a class="anchor" id="ga5d75acd7072f28844074702683d8493f"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC2F_0" ref="ga5d75acd7072f28844074702683d8493f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga40e49318b54b16bda6fd7feea7c9a7dd"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC2F_1" ref="ga40e49318b54b16bda6fd7feea7c9a7dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga932148c784f5cbee4dfcafcbadaf0107"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC2F_2" ref="ga932148c784f5cbee4dfcafcbadaf0107" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafece48b6f595ef9717d523fa23cea1e8"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC2F_3" ref="gafece48b6f595ef9717d523fa23cea1e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga5e8e704f9ce5742f45e15e3b3126aa9d"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC2PSC" ref="ga5e8e704f9ce5742f45e15e3b3126aa9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC2PSC[1:0] bits (Input Capture 2 Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga39206b27b5b1c5941b2a14ee8e2f1223"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC2PSC_0" ref="ga39206b27b5b1c5941b2a14ee8e2f1223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae861d74943f3c045421f9fdc8b966841"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_IC2PSC_1" ref="gae861d74943f3c045421f9fdc8b966841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga8f44c50cf9928d2afab014e2ca29baba"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC1CE" ref="ga8f44c50cf9928d2afab014e2ca29baba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 1Clear Enable </p>

</div>
</div>
<a class="anchor" id="gab9c5878e85ce02c22d8a374deebd1b6e"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC1FE" ref="gab9c5878e85ce02c22d8a374deebd1b6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 1 Fast enable </p>

</div>
</div>
<a class="anchor" id="ga6ddb3dc889733e71d812baa3873cb13b"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC1M" ref="ga6ddb3dc889733e71d812baa3873cb13b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC1M[2:0] bits (Output Compare 1 Mode) </p>

</div>
</div>
<a class="anchor" id="ga410a4752a98081bad8ab3f72b28e7c5f"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC1M_0" ref="ga410a4752a98081bad8ab3f72b28e7c5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8b5f6ec25063483641d6dc065d96d2b5"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC1M_1" ref="ga8b5f6ec25063483641d6dc065d96d2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac024f6b9972b940925ab5786ee38701b"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC1M_2" ref="gac024f6b9972b940925ab5786ee38701b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1aa54ddf87a4b339881a8d5368ec80eb"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC1PE" ref="ga1aa54ddf87a4b339881a8d5368ec80eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 1 Preload enable </p>

</div>
</div>
<a class="anchor" id="ga19a8dd4ea04d262ec4e97b5c7a8677a5"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC2CE" ref="ga19a8dd4ea04d262ec4e97b5c7a8677a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 2 Clear Enable </p>

</div>
</div>
<a class="anchor" id="ga3bf610cf77c3c6c936ce7c4f85992e6c"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC2FE" ref="ga3bf610cf77c3c6c936ce7c4f85992e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 2 Fast enable </p>

</div>
</div>
<a class="anchor" id="ga2326bafe64ba2ebdde908d66219eaa6f"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC2M" ref="ga2326bafe64ba2ebdde908d66219eaa6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC2M[2:0] bits (Output Compare 2 Mode) </p>

</div>
</div>
<a class="anchor" id="gadbb68b91da16ffd509a6c7a2a397083c"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC2M_0" ref="gadbb68b91da16ffd509a6c7a2a397083c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaedb673b7e2c016191579de704eb842e4"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC2M_1" ref="gaedb673b7e2c016191579de704eb842e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad039a41e5fe97ddf904a0f9f95eb539e"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC2M_2" ref="gad039a41e5fe97ddf904a0f9f95eb539e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gabddbf508732039730125ab3e87e9d370"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR1_OC2PE" ref="gabddbf508732039730125ab3e87e9d370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 2 Preload enable </p>

</div>
</div>
<a class="anchor" id="ga2eabcc7e322b02c9c406b3ff70308260"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_CC3S" ref="ga2eabcc7e322b02c9c406b3ff70308260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC3S[1:0] bits (Capture/Compare 3 Selection) </p>

</div>
</div>
<a class="anchor" id="ga68c04aea2e89f1e89bd323d6d6e5e6c0"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_CC3S_0" ref="ga68c04aea2e89f1e89bd323d6d6e5e6c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4bed6648aad6e8d16196246b355452dc"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_CC3S_1" ref="ga4bed6648aad6e8d16196246b355452dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga294e216b50edd1c2f891143e1f971048"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_CC4S" ref="ga294e216b50edd1c2f891143e1f971048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC4S[1:0] bits (Capture/Compare 4 Selection) </p>

</div>
</div>
<a class="anchor" id="gabebaa6bffd90b32563bd0fc1ff4a9499"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_CC4S_0" ref="gabebaa6bffd90b32563bd0fc1ff4a9499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6386ec77a3a451954325a1512d44f893"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_CC4S_1" ref="ga6386ec77a3a451954325a1512d44f893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad218af6bd1de72891e1b85d582b766cd"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC3F" ref="gad218af6bd1de72891e1b85d582b766cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint16_t)0x00F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC3F[3:0] bits (Input Capture 3 Filter) </p>

</div>
</div>
<a class="anchor" id="ga31d5450ebc9ac6ea833a2b341ceea061"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC3F_0" ref="ga31d5450ebc9ac6ea833a2b341ceea061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga26f92a3f831685d6df7ab69e68181849"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC3F_1" ref="ga26f92a3f831685d6df7ab69e68181849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5e7d7a3c2686a6e31adc1adf2ce65df9"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC3F_2" ref="ga5e7d7a3c2686a6e31adc1adf2ce65df9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga9696c3da027f2b292d077f1ab4cdd14b"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC3F_3" ref="ga9696c3da027f2b292d077f1ab4cdd14b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gafc3d11f2e968752bc9ec7131c986c3a6"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC3PSC" ref="gafc3d11f2e968752bc9ec7131c986c3a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint16_t)0x000C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC3PSC[1:0] bits (Input Capture 3 Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga588513395cbf8be6f4749c140fbf811c"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC3PSC_0" ref="ga588513395cbf8be6f4749c140fbf811c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacd27b9bdcc161c90dc1712074a66f29d"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC3PSC_1" ref="gacd27b9bdcc161c90dc1712074a66f29d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad51653fd06a591294d432385e794a19e"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC4F" ref="gad51653fd06a591294d432385e794a19e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint16_t)0xF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC4F[3:0] bits (Input Capture 4 Filter) </p>

</div>
</div>
<a class="anchor" id="ga7d5fc8b9a6ea27582cb6c25f9654888c"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC4F_0" ref="ga7d5fc8b9a6ea27582cb6c25f9654888c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac4dcc1562c0c017493e4ee6b32354e85"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC4F_1" ref="gac4dcc1562c0c017493e4ee6b32354e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2b96de7db8b71ac7e414f247b871a53c"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC4F_2" ref="ga2b96de7db8b71ac7e414f247b871a53c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga25d0f55e5b751f2caed6a943f5682a09"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC4F_3" ref="ga25d0f55e5b751f2caed6a943f5682a09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6fd7591e2de10272f7fafb08cdd1b7b0"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC4PSC" ref="ga6fd7591e2de10272f7fafb08cdd1b7b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint16_t)0x0C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IC4PSC[1:0] bits (Input Capture 4 Prescaler) </p>

</div>
</div>
<a class="anchor" id="ga80f7d206409bc551eab06819e17451e4"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC4PSC_0" ref="ga80f7d206409bc551eab06819e17451e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf6690f5e98e02addd5e75643767c6d66"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_IC4PSC_1" ref="gaf6690f5e98e02addd5e75643767c6d66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4209d414df704ce96c54abb2ea2df66a"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC3CE" ref="ga4209d414df704ce96c54abb2ea2df66a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 3 Clear Enable </p>

</div>
</div>
<a class="anchor" id="gae6d8d2847058747ce23a648668ce4dba"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC3FE" ref="gae6d8d2847058747ce23a648668ce4dba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 3 Fast enable </p>

</div>
</div>
<a class="anchor" id="ga52095cae524adb237339bfee92e8168a"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC3M" ref="ga52095cae524adb237339bfee92e8168a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC3M[2:0] bits (Output Compare 3 Mode) </p>

</div>
</div>
<a class="anchor" id="ga899b26ffa9c5f30f143306b8598a537f"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC3M_0" ref="ga899b26ffa9c5f30f143306b8598a537f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga91476ae2cc3449facafcad82569e14f8"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC3M_1" ref="ga91476ae2cc3449facafcad82569e14f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga20394da7afcada6c3fc455b05004cff5"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC3M_2" ref="ga20394da7afcada6c3fc455b05004cff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga276fd2250d2b085b73ef51cb4c099d24"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC3PE" ref="ga276fd2250d2b085b73ef51cb4c099d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 3 Preload enable </p>

</div>
</div>
<a class="anchor" id="ga1447dfe94bdd234382bb1f43307ea5c3"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC4CE" ref="ga1447dfe94bdd234382bb1f43307ea5c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 4 Clear Enable </p>

</div>
</div>
<a class="anchor" id="ga70dc197250c2699d470aea1a7a42ad57"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC4FE" ref="ga70dc197250c2699d470aea1a7a42ad57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 4 Fast enable </p>

</div>
</div>
<a class="anchor" id="gacbed61ff3ba57c7fe6d3386ce3b7af2b"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC4M" ref="gacbed61ff3ba57c7fe6d3386ce3b7af2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint16_t)0x7000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC4M[2:0] bits (Output Compare 4 Mode) </p>

</div>
</div>
<a class="anchor" id="gad866f52cce9ce32e3c0d181007b82de5"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC4M_0" ref="gad866f52cce9ce32e3c0d181007b82de5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gafd97b1c86dd4953f3382fea317d165af"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC4M_1" ref="gafd97b1c86dd4953f3382fea317d165af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga431e5cdc0f3dc02fa5a54aa5193ddbab"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC4M_2" ref="ga431e5cdc0f3dc02fa5a54aa5193ddbab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga3e951cd3f6593e321cf79b662a1deaaa"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCMR2_OC4PE" ref="ga3e951cd3f6593e321cf79b662a1deaaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Compare 4 Preload enable </p>

</div>
</div>
<a class="anchor" id="gac927cc11eff415210dcf94657d8dfbe0"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCR1_CCR1" ref="gac927cc11eff415210dcf94657d8dfbe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Value </p>

</div>
</div>
<a class="anchor" id="ga751e5efd90bdd1fd5f38609f3f5762ba"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCR2_CCR2" ref="ga751e5efd90bdd1fd5f38609f3f5762ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Value </p>

</div>
</div>
<a class="anchor" id="ga4e85064d37d387851e95c5c1f35315a1"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCR3_CCR3" ref="ga4e85064d37d387851e95c5c1f35315a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Value </p>

</div>
</div>
<a class="anchor" id="ga15c9dd67a6701b5498926ae536773eca"></a><!-- doxytag: member="stm32l1xx.h::TIM_CCR4_CCR4" ref="ga15c9dd67a6701b5498926ae536773eca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 Value </p>

</div>
</div>
<a class="anchor" id="ga8bc45c0315de82c1c3a38a243bcd00fc"></a><!-- doxytag: member="stm32l1xx.h::TIM_CNT_CNT" ref="ga8bc45c0315de82c1c3a38a243bcd00fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter Value </p>

</div>
</div>
<a class="anchor" id="ga4a3ad409f6b147cdcbafbfe29102f3fd"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_ARPE" ref="ga4a3ad409f6b147cdcbafbfe29102f3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Auto-reload preload enable </p>

</div>
</div>
<a class="anchor" id="ga93d86355e5e3b399ed45e1ca83abed2a"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_CEN" ref="ga93d86355e5e3b399ed45e1ca83abed2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter enable </p>

</div>
</div>
<a class="anchor" id="gacacc4ff7e5b75fd2e4e6b672ccd33a72"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_CKD" ref="gacacc4ff7e5b75fd2e4e6b672ccd33a72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint16_t)0x0300)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CKD[1:0] bits (clock division) </p>

</div>
</div>
<a class="anchor" id="ga458d536d82aa3db7d227b0f00b36808f"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_CKD_0" ref="ga458d536d82aa3db7d227b0f00b36808f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_CKD_1" ref="ga7ff2d6c2c350e8b719a8ad49c9a6bcbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga352b3c389bde13dd6049de0afdd874f1"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_CMS" ref="ga352b3c389bde13dd6049de0afdd874f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint16_t)0x0060)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CMS[1:0] bits (Center-aligned mode selection) </p>

</div>
</div>
<a class="anchor" id="ga83ca6f7810aba73dc8c12f22092d97a2"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_CMS_0" ref="ga83ca6f7810aba73dc8c12f22092d97a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gab3ee4adcde3c001d3b97d2eae1730ea9"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_CMS_1" ref="gab3ee4adcde3c001d3b97d2eae1730ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacea10770904af189f3aaeb97b45722aa"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_DIR" ref="gacea10770904af189f3aaeb97b45722aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direction </p>

</div>
</div>
<a class="anchor" id="ga6d3d1488296350af6d36fbbf71905d29"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_OPM" ref="ga6d3d1488296350af6d36fbbf71905d29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>One pulse mode </p>

</div>
</div>
<a class="anchor" id="gaa4f2a9f0cf7b60e3c623af451f141f3c"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_UDIS" ref="gaa4f2a9f0cf7b60e3c623af451f141f3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update disable </p>

</div>
</div>
<a class="anchor" id="ga06c997c2c23e8bef7ca07579762c113b"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR1_URS" ref="ga06c997c2c23e8bef7ca07579762c113b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update request source </p>

</div>
</div>
<a class="anchor" id="gade656832d3ec303a2a7a422638dd560e"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR2_CCDS" ref="gade656832d3ec303a2a7a422638dd560e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare DMA Selection </p>

</div>
</div>
<a class="anchor" id="gaaa6987d980e5c4c71c7d0faa1eb97a45"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR2_MMS" ref="gaaa6987d980e5c4c71c7d0faa1eb97a45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MMS[2:0] bits (Master Mode Selection) </p>

</div>
</div>
<a class="anchor" id="gaf3e55308e84106d6501201e66bd46ab6"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR2_MMS_0" ref="gaf3e55308e84106d6501201e66bd46ab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4b1036929b0a4ba5bd5cced9b8e0f4c3"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR2_MMS_1" ref="ga4b1036929b0a4ba5bd5cced9b8e0f4c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacb74a815afdd856d51cfcf1ddf3fce6a"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR2_MMS_2" ref="gacb74a815afdd856d51cfcf1ddf3fce6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gad07504497b70af628fa1aee8fe7ef63c"></a><!-- doxytag: member="stm32l1xx.h::TIM_CR2_TI1S" ref="gad07504497b70af628fa1aee8fe7ef63c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TI1 Selection </p>

</div>
</div>
<a class="anchor" id="gabf9051ecac123cd89f9d2a835e4cde2e"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBA" ref="gabf9051ecac123cd89f9d2a835e4cde2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint16_t)0x001F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DBA[4:0] bits (DMA Base Address) </p>

</div>
</div>
<a class="anchor" id="gaaaf610e5fe4bb4b10736242df3b62bba"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBA_0" ref="gaaaf610e5fe4bb4b10736242df3b62bba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9a0185643c163930e30f0a1cf5fe364e"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBA_1" ref="ga9a0185643c163930e30f0a1cf5fe364e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaa5a89b93b97b0968a7d5563a18ab9d1"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBA_2" ref="gaaa5a89b93b97b0968a7d5563a18ab9d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga105f44ff18cbbd4ff4d60368c9184430"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBA_3" ref="ga105f44ff18cbbd4ff4d60368c9184430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gabe1bc4b6dd7265dee2857f23d835b2dc"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBA_4" ref="gabe1bc4b6dd7265dee2857f23d835b2dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gab9e197a78484567d4c6093c28265f3eb"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBL" ref="gab9e197a78484567d4c6093c28265f3eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint16_t)0x1F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DBL[4:0] bits (DMA Burst Length) </p>

</div>
</div>
<a class="anchor" id="ga677195c0b4892bb6717564c0528126a9"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBL_0" ref="ga677195c0b4892bb6717564c0528126a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad427ba987877e491f7a2be60e320dbea"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBL_1" ref="gad427ba987877e491f7a2be60e320dbea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga369926f2a8ca5cf635ded9bb4619189c"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBL_2" ref="ga369926f2a8ca5cf635ded9bb4619189c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7f1ec849c41d1abd46c528a4ac378c03"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBL_3" ref="ga7f1ec849c41d1abd46c528a4ac378c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga607d7b87b1b4bf167aabad36f922a8f9"></a><!-- doxytag: member="stm32l1xx.h::TIM_DCR_DBL_4" ref="ga607d7b87b1b4bf167aabad36f922a8f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gae181bb16ec916aba8ba86f58f745fdfd"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_CC1DE" ref="gae181bb16ec916aba8ba86f58f745fdfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga1ba7f7ca97eeaf6cc23cd6765c6bf678"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_CC1IE" ref="ga1ba7f7ca97eeaf6cc23cd6765c6bf678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga58f97064991095b28c91028ca3cca28e"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_CC2DE" ref="ga58f97064991095b28c91028ca3cca28e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga757c59b690770adebf33e20d3d9dec15"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_CC2IE" ref="ga757c59b690770adebf33e20d3d9dec15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga1567bff5dc0564b26a8b3cff1f0fe0a4"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_CC3DE" ref="ga1567bff5dc0564b26a8b3cff1f0fe0a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga4edf003f04bcf250bddf5ed284201c2e"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_CC3IE" ref="ga4edf003f04bcf250bddf5ed284201c2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 interrupt enable </p>

</div>
</div>
<a class="anchor" id="gaaba034412c54fa07024e516492748614"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_CC4DE" ref="gaaba034412c54fa07024e516492748614" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga6ad0f562a014572793b49fe87184338b"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_CC4IE" ref="ga6ad0f562a014572793b49fe87184338b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga5a752d4295f100708df9b8be5a7f439d"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_TDE" ref="ga5a752d4295f100708df9b8be5a7f439d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger DMA request enable </p>

</div>
</div>
<a class="anchor" id="gaa755fef2c4e96c63f2ea1cd9a32f956a"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_TIE" ref="gaa755fef2c4e96c63f2ea1cd9a32f956a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger interrupt enable </p>

</div>
</div>
<a class="anchor" id="gab9f47792b1c2f123464a2955f445c811"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_UDE" ref="gab9f47792b1c2f123464a2955f445c811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update DMA request enable </p>

</div>
</div>
<a class="anchor" id="ga5c6d3e0495e6c06da4bdd0ad8995a32b"></a><!-- doxytag: member="stm32l1xx.h::TIM_DIER_UIE" ref="ga5c6d3e0495e6c06da4bdd0ad8995a32b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update interrupt enable </p>

</div>
</div>
<a class="anchor" id="ga1afa2fc02bcd75c15122c4eb87d6cf83"></a><!-- doxytag: member="stm32l1xx.h::TIM_DMAR_DMAB" ref="ga1afa2fc02bcd75c15122c4eb87d6cf83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA register for burst accesses </p>

</div>
</div>
<a class="anchor" id="ga0a1318609761df5de5213e9e75b5aa6a"></a><!-- doxytag: member="stm32l1xx.h::TIM_EGR_CC1G" ref="ga0a1318609761df5de5213e9e75b5aa6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Generation </p>

</div>
</div>
<a class="anchor" id="ga5423de00e86aeb8a4657a509af485055"></a><!-- doxytag: member="stm32l1xx.h::TIM_EGR_CC2G" ref="ga5423de00e86aeb8a4657a509af485055" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Generation </p>

</div>
</div>
<a class="anchor" id="ga064d2030abccc099ded418fd81d6aa07"></a><!-- doxytag: member="stm32l1xx.h::TIM_EGR_CC3G" ref="ga064d2030abccc099ded418fd81d6aa07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Generation </p>

</div>
</div>
<a class="anchor" id="ga1c4e5555dd3be8ab1e631d1053f4a305"></a><!-- doxytag: member="stm32l1xx.h::TIM_EGR_CC4G" ref="ga1c4e5555dd3be8ab1e631d1053f4a305" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 Generation </p>

</div>
</div>
<a class="anchor" id="ga2eabface433d6adaa2dee3df49852585"></a><!-- doxytag: member="stm32l1xx.h::TIM_EGR_TG" ref="ga2eabface433d6adaa2dee3df49852585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger Generation </p>

</div>
</div>
<a class="anchor" id="ga16f52a8e9aad153223405b965566ae91"></a><!-- doxytag: member="stm32l1xx.h::TIM_EGR_UG" ref="ga16f52a8e9aad153223405b965566ae91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update Generation </p>

</div>
</div>
<a class="anchor" id="gab06e0dfcaeb7a7be254b71b1d4c3fd44"></a><!-- doxytag: member="stm32l1xx.h::TIM_OR_TI1RMP" ref="gab06e0dfcaeb7a7be254b71b1d4c3fd44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab06e0dfcaeb7a7be254b71b1d4c3fd44">TIM_OR_TI1RMP</a>&#160;&#160;&#160;((uint16_t)0x0003)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Option register for TI1 Remapping </p>

</div>
</div>
<a class="anchor" id="ga2f9ba136b3dca26c39de5da6eca8fbc1"></a><!-- doxytag: member="stm32l1xx.h::TIM_OR_TI1RMP_0" ref="ga2f9ba136b3dca26c39de5da6eca8fbc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f9ba136b3dca26c39de5da6eca8fbc1">TIM_OR_TI1RMP_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf91cb3077c1904d1e039c99725297bdb"></a><!-- doxytag: member="stm32l1xx.h::TIM_OR_TI1RMP_1" ref="gaf91cb3077c1904d1e039c99725297bdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf91cb3077c1904d1e039c99725297bdb">TIM_OR_TI1RMP_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaefb85e4000ddab0ada67c5964810da35"></a><!-- doxytag: member="stm32l1xx.h::TIM_PSC_PSC" ref="gaefb85e4000ddab0ada67c5964810da35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint16_t)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescaler Value </p>

</div>
</div>
<a class="anchor" id="ga331a1d5f39d5f47b5409054e693fc651"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ECE" ref="ga331a1d5f39d5f47b5409054e693fc651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External clock enable </p>

</div>
</div>
<a class="anchor" id="gae2ed8b32d9eb8eea251bd1dac4f34668"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETF" ref="gae2ed8b32d9eb8eea251bd1dac4f34668" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint16_t)0x0F00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ETF[3:0] bits (External trigger filter) </p>

</div>
</div>
<a class="anchor" id="ga43745c2894cfc1e5ee619ac85d8d5a62"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETF_0" ref="ga43745c2894cfc1e5ee619ac85d8d5a62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga661e6cce23553cf0ad3a60d8573b9a2c"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETF_1" ref="ga661e6cce23553cf0ad3a60d8573b9a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gafb5528381fb64ffbcc719de478391ae2"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETF_2" ref="gafb5528381fb64ffbcc719de478391ae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6082700946fc61a6f9d6209e258fcc14"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETF_3" ref="ga6082700946fc61a6f9d6209e258fcc14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2a5f335c3d7a4f82d1e91dc1511e3322"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETP" ref="ga2a5f335c3d7a4f82d1e91dc1511e3322" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External trigger polarity </p>

</div>
</div>
<a class="anchor" id="ga0ebb9e631876435e276211d88e797386"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETPS" ref="ga0ebb9e631876435e276211d88e797386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ETPS[1:0] bits (External trigger prescaler) </p>

</div>
</div>
<a class="anchor" id="ga00b43cd09557a69ed10471ed76b228d8"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETPS_0" ref="ga00b43cd09557a69ed10471ed76b228d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gabf12f04862dbc92ca238d1518b27b16b"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_ETPS_1" ref="gabf12f04862dbc92ca238d1518b27b16b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga52101db4ca2c7b3003f1b16a49b2032c"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_MSM" ref="ga52101db4ca2c7b3003f1b16a49b2032c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master/slave mode </p>

</div>
</div>
<a class="anchor" id="ga985edf03adbe9e706c4d8cf3b311c5e9"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_OCCS" ref="ga985edf03adbe9e706c4d8cf3b311c5e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OCCS bits (OCref Clear Selection) </p>

</div>
</div>
<a class="anchor" id="gae92349731a6107e0f3a251b44a67c7ea"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_SMS" ref="gae92349731a6107e0f3a251b44a67c7ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint16_t)0x0007)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SMS[2:0] bits (Slave mode selection) </p>

</div>
</div>
<a class="anchor" id="ga7d1ebece401aeb12abd466d2eafa78b2"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_SMS_0" ref="ga7d1ebece401aeb12abd466d2eafa78b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa980a3121ab6cda5a4a42b959da8421e"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_SMS_1" ref="gaa980a3121ab6cda5a4a42b959da8421e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga63847fc3c71f582403e6301b1229c3ed"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_SMS_2" ref="ga63847fc3c71f582403e6301b1229c3ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga8680e719bca2b672d850504220ae51fc"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_TS" ref="ga8680e719bca2b672d850504220ae51fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint16_t)0x0070)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TS[2:0] bits (Trigger selection) </p>

</div>
</div>
<a class="anchor" id="ga8d1f040f9259acb3c2fba7b0c7eb3d96"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_TS_0" ref="ga8d1f040f9259acb3c2fba7b0c7eb3d96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacb82212fcc89166a43ff97542da9182d"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_TS_1" ref="gacb82212fcc89166a43ff97542da9182d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacf0dbaf4a2ec8759f283f82a958ef6a8"></a><!-- doxytag: member="stm32l1xx.h::TIM_SMCR_TS_2" ref="gacf0dbaf4a2ec8759f283f82a958ef6a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga449a61344a97608d85384c29f003c0e9"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_CC1IF" ref="ga449a61344a97608d85384c29f003c0e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga819c4b27f8fa99b537c4407521f9780c"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_CC1OF" ref="ga819c4b27f8fa99b537c4407521f9780c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 1 Overcapture Flag </p>

</div>
</div>
<a class="anchor" id="ga25a48bf099467169aa50464fbf462bd8"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_CC2IF" ref="ga25a48bf099467169aa50464fbf462bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga3b7798da5863d559ea9a642af6658050"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_CC2OF" ref="ga3b7798da5863d559ea9a642af6658050" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 2 Overcapture Flag </p>

</div>
</div>
<a class="anchor" id="gad3cf234a1059c0a04799e88382cdc0f2"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_CC3IF" ref="gad3cf234a1059c0a04799e88382cdc0f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 interrupt Flag </p>

</div>
</div>
<a class="anchor" id="gaf7a2d4c831eb641ba082156e41d03358"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_CC3OF" ref="gaf7a2d4c831eb641ba082156e41d03358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 3 Overcapture Flag </p>

</div>
</div>
<a class="anchor" id="gacade8a06303bf216bfb03140c7e16cac"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_CC4IF" ref="gacade8a06303bf216bfb03140c7e16cac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga81ba979e8309b66808e06e4de34bc740"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_CC4OF" ref="ga81ba979e8309b66808e06e4de34bc740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Capture/Compare 4 Overcapture Flag </p>

</div>
</div>
<a class="anchor" id="ga7c8b16f3ced6ec03e9001276b134846e"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_TIF" ref="ga7c8b16f3ced6ec03e9001276b134846e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trigger interrupt Flag </p>

</div>
</div>
<a class="anchor" id="gac8c03fabc10654d2a3f76ea40fcdbde6"></a><!-- doxytag: member="stm32l1xx.h::TIM_SR_UIF" ref="gac8c03fabc10654d2a3f76ea40fcdbde6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update interrupt Flag </p>

</div>
</div>
<a class="anchor" id="ga2d7dd57632bcc0f7f3b635da39b4be3e"></a><!-- doxytag: member="stm32l1xx.h::USART_BRR_DIV_FRACTION" ref="ga2d7dd57632bcc0f7f3b635da39b4be3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">USART_BRR_DIV_FRACTION</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fraction of USARTDIV </p>

</div>
</div>
<a class="anchor" id="gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"></a><!-- doxytag: member="stm32l1xx.h::USART_BRR_DIV_MANTISSA" ref="gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">USART_BRR_DIV_MANTISSA</a>&#160;&#160;&#160;((uint16_t)0xFFF0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mantissa of USARTDIV </p>

</div>
</div>
<a class="anchor" id="ga5221d09eebd12445a20f221bf98066f8"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_IDLEIE" ref="ga5221d09eebd12445a20f221bf98066f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDLE Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga95f0288b9c6aaeca7cb6550a2e6833e2"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_M" ref="ga95f0288b9c6aaeca7cb6550a2e6833e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Word length </p>

</div>
</div>
<a class="anchor" id="gaed6caeb0cb48f1a7b34090f31a92a8e2"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_OVER8" ref="gaed6caeb0cb48f1a7b34090f31a92a8e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Oversampling by 8-bit mode </p>

</div>
</div>
<a class="anchor" id="ga60f8fcf084f9a8514efafb617c70b074"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_PCE" ref="ga60f8fcf084f9a8514efafb617c70b074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity Control Enable </p>

</div>
</div>
<a class="anchor" id="ga27405d413b6d355ccdb076d52fef6875"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_PEIE" ref="ga27405d413b6d355ccdb076d52fef6875" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga2e159d36ab2c93a2c1942df60e9eebbe"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_PS" ref="ga2e159d36ab2c93a2c1942df60e9eebbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity Selection </p>

</div>
</div>
<a class="anchor" id="gada0d5d407a22264de847bc1b40a17aeb"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_RE" ref="gada0d5d407a22264de847bc1b40a17aeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver Enable </p>

</div>
</div>
<a class="anchor" id="gaa7d61ab5a4e2beaa3f591c56bd15a27b"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_RWU" ref="gaa7d61ab5a4e2beaa3f591c56bd15a27b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receiver wakeup </p>

</div>
</div>
<a class="anchor" id="ga91118f867adfdb2e805beea86666de04"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_RXNEIE" ref="ga91118f867adfdb2e805beea86666de04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RXNE Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gac457c519baa28359ab7959fbe0c5cda1"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_SBK" ref="gac457c519baa28359ab7959fbe0c5cda1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Send Break </p>

</div>
</div>
<a class="anchor" id="gaa17130690a1ca95b972429eb64d4254e"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_TCIE" ref="gaa17130690a1ca95b972429eb64d4254e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Complete Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gade7f090b04fd78b755b43357ecaa9622"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_TE" ref="gade7f090b04fd78b755b43357ecaa9622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmitter Enable </p>

</div>
</div>
<a class="anchor" id="ga70422871d15f974b464365e7fe1877e9"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_TXEIE" ref="ga70422871d15f974b464365e7fe1877e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PE Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga2bb650676aaae4a5203f372d497d5947"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_UE" ref="ga2bb650676aaae4a5203f372d497d5947" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USART Enable </p>

</div>
</div>
<a class="anchor" id="gad831dfc169fcf14b7284984dbecf322d"></a><!-- doxytag: member="stm32l1xx.h::USART_CR1_WAKE" ref="gad831dfc169fcf14b7284984dbecf322d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wakeup method </p>

</div>
</div>
<a class="anchor" id="ga3ee77fac25142271ad56d49685e518b3"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_ADD" ref="ga3ee77fac25142271ad56d49685e518b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address of the USART node </p>

</div>
</div>
<a class="anchor" id="ga42a396cde02ffa0c4d3fd9817b6af853"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_CLKEN" ref="ga42a396cde02ffa0c4d3fd9817b6af853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Enable </p>

</div>
</div>
<a class="anchor" id="ga362976ce813e58310399d113d2cf09cb"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_CPHA" ref="ga362976ce813e58310399d113d2cf09cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Phase </p>

</div>
</div>
<a class="anchor" id="gafbb4336ac93d94d4e78f9fb7b3a0dc68"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_CPOL" ref="gafbb4336ac93d94d4e78f9fb7b3a0dc68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Polarity </p>

</div>
</div>
<a class="anchor" id="ga4a62e93ae7864e89622bdd92508b615e"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_LBCL" ref="ga4a62e93ae7864e89622bdd92508b615e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last Bit Clock pulse </p>

</div>
</div>
<a class="anchor" id="gaa02ef5d22553f028ea48e5d9f08192b4"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_LBDIE" ref="gaa02ef5d22553f028ea48e5d9f08192b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LIN Break Detection Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="ga7f9bc41700717fd93548e0e95b6072ed"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_LBDL" ref="ga7f9bc41700717fd93548e0e95b6072ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LIN Break Detection Length </p>

</div>
</div>
<a class="anchor" id="gac8931efa62c29d92f5c0ec5a05f907ef"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_LINEN" ref="gac8931efa62c29d92f5c0ec5a05f907ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LIN mode enable </p>

</div>
</div>
<a class="anchor" id="gaf993e483318ebcecffd18649de766dc6"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_STOP" ref="gaf993e483318ebcecffd18649de766dc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STOP[1:0] bits (STOP bits) </p>

</div>
</div>
<a class="anchor" id="gaee6ee01c6e5325b378b2209ef20d0a61"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_STOP_0" ref="gaee6ee01c6e5325b378b2209ef20d0a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga2b24d14f0e5d1c76c878b08aad44d02b"></a><!-- doxytag: member="stm32l1xx.h::USART_CR2_STOP_1" ref="ga2b24d14f0e5d1c76c878b08aad44d02b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa125f026b1ca2d76eab48b191baed265"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_CTSE" ref="gaa125f026b1ca2d76eab48b191baed265" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CTS Enable </p>

</div>
</div>
<a class="anchor" id="ga636d5ec2e9556949fc68d13ad45a1e90"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_CTSIE" ref="ga636d5ec2e9556949fc68d13ad45a1e90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CTS Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gaff130f15493c765353ec2fd605667c5a"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_DMAR" ref="gaff130f15493c765353ec2fd605667c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Enable Receiver </p>

</div>
</div>
<a class="anchor" id="ga5bb515d3814d448f84e2c98bf44f3993"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_DMAT" ref="ga5bb515d3814d448f84e2c98bf44f3993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Enable Transmitter </p>

</div>
</div>
<a class="anchor" id="gaaed1a39c551b1641128f81893ff558d0"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_EIE" ref="gaaed1a39c551b1641128f81893ff558d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Enable </p>

</div>
</div>
<a class="anchor" id="gac71129810fab0b46d91161a39e3f8d01"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_HDSEL" ref="gac71129810fab0b46d91161a39e3f8d01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Half-Duplex Selection </p>

</div>
</div>
<a class="anchor" id="ga31c66373bfbae7724c836ac63b8411dd"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_IREN" ref="ga31c66373bfbae7724c836ac63b8411dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IrDA mode Enable </p>

</div>
</div>
<a class="anchor" id="ga22af8d399f1adda62e31186f0309af80"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_IRLP" ref="ga22af8d399f1adda62e31186f0309af80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IrDA Low-Power </p>

</div>
</div>
<a class="anchor" id="ga3f3b70b2ee9ff0b59e952fd7ab04373c"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_NACK" ref="ga3f3b70b2ee9ff0b59e952fd7ab04373c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Smartcard NACK enable </p>

</div>
</div>
<a class="anchor" id="ga9a96fb1a7beab602cbc8cb0393593826"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_ONEBIT" ref="ga9a96fb1a7beab602cbc8cb0393593826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>One sample bit method enable </p>

</div>
</div>
<a class="anchor" id="ga7c5d6fcd84a4728cda578a0339b4cac2"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_RTSE" ref="ga7c5d6fcd84a4728cda578a0339b4cac2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RTS Enable </p>

</div>
</div>
<a class="anchor" id="ga9180b9249a26988f71d4bb2b0c3eec27"></a><!-- doxytag: member="stm32l1xx.h::USART_CR3_SCEN" ref="ga9180b9249a26988f71d4bb2b0c3eec27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Smartcard mode enable </p>

</div>
</div>
<a class="anchor" id="gad84ad1e1d0202b41021e2d6e40486bff"></a><!-- doxytag: member="stm32l1xx.h::USART_DR_DR" ref="gad84ad1e1d0202b41021e2d6e40486bff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data value </p>

</div>
</div>
<a class="anchor" id="ga8e927fad0bfa430f54007e158e01f43b"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_GT" ref="ga8e927fad0bfa430f54007e158e01f43b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint16_t)0xFF00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Guard time value </p>

</div>
</div>
<a class="anchor" id="gaa0b423f0f4baf7d510ea70477e5c9203"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC" ref="gaa0b423f0f4baf7d510ea70477e5c9203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint16_t)0x00FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PSC[7:0] bits (Prescaler value) </p>

</div>
</div>
<a class="anchor" id="ga2c49c90d83a0e3746b56b2a0a3b0ddcb"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC_0" ref="ga2c49c90d83a0e3746b56b2a0a3b0ddcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8eab5000ab993991d0da8ffbd386c92b"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC_1" ref="ga8eab5000ab993991d0da8ffbd386c92b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC_2" ref="ga9d74604b6e1ab08a45ea4fe6b3f6b5cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga1b6b237fcac675f8f047c4ff64248486"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC_3" ref="ga1b6b237fcac675f8f047c4ff64248486" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gad1c0e92df8edb974008b3d37d12f655a"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC_4" ref="gad1c0e92df8edb974008b3d37d12f655a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga12dda4877432bc181c9684b0830b1b7b"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC_5" ref="ga12dda4877432bc181c9684b0830b1b7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga045e834b03e7a06b2005a13923af424a"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC_6" ref="ga045e834b03e7a06b2005a13923af424a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gad3da67d3c9c3abf436098a86477d2dfc"></a><!-- doxytag: member="stm32l1xx.h::USART_GTPR_PSC_7" ref="gad3da67d3c9c3abf436098a86477d2dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 7 </p>

</div>
</div>
<a class="anchor" id="ga9250ae2793db0541e6c4bb8837424541"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_CTS" ref="ga9250ae2793db0541e6c4bb8837424541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CTS Flag </p>

</div>
</div>
<a class="anchor" id="ga9eb6fd3f820bd12e0b5a981de1894804"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_FE" ref="ga9eb6fd3f820bd12e0b5a981de1894804" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Framing Error </p>

</div>
</div>
<a class="anchor" id="ga336fa8c9965ce18c10972ac80ded611f"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_IDLE" ref="ga336fa8c9965ce18c10972ac80ded611f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IDLE line detected </p>

</div>
</div>
<a class="anchor" id="ga5b868b59576f42421226d35628c6b628"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_LBD" ref="ga5b868b59576f42421226d35628c6b628" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LIN Break Detection Flag </p>

</div>
</div>
<a class="anchor" id="ga8938468c5666a8305ade6d80d467c572"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_NE" ref="ga8938468c5666a8305ade6d80d467c572" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Noise Error Flag </p>

</div>
</div>
<a class="anchor" id="ga4560fc7a60df4bdf402fc7219ae7b558"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_ORE" ref="ga4560fc7a60df4bdf402fc7219ae7b558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OverRun Error </p>

</div>
</div>
<a class="anchor" id="gac88be3484245af8c1b271ae5c1b97a14"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_PE" ref="gac88be3484245af8c1b271ae5c1b97a14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity Error </p>

</div>
</div>
<a class="anchor" id="gaa0c99e2bb265b3d58a91aca7a93f7836"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_RXNE" ref="gaa0c99e2bb265b3d58a91aca7a93f7836" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Data Register Not Empty </p>

</div>
</div>
<a class="anchor" id="ga76229b05ac37a5a688e6ba45851a29f1"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_TC" ref="ga76229b05ac37a5a688e6ba45851a29f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Complete </p>

</div>
</div>
<a class="anchor" id="ga65e9cddf0890113d405342f1d8b5b980"></a><!-- doxytag: member="stm32l1xx.h::USART_SR_TXE" ref="ga65e9cddf0890113d405342f1d8b5b980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Data Register Empty </p>

</div>
</div>
<a class="anchor" id="gaee2b98ee0d9a41d8836f8580e863ca11"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR0_RX_ADDR0_RX" ref="gaee2b98ee0d9a41d8836f8580e863ca11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 0 </p>

</div>
</div>
<a class="anchor" id="gae45ee53c334b9a5b7a76c6a67a8cb5b9"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR0_TX_ADDR0_TX" ref="gae45ee53c334b9a5b7a76c6a67a8cb5b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 0 </p>

</div>
</div>
<a class="anchor" id="ga8f6f7121f0fcf86c1f6cb40320c9fce3"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR1_RX_ADDR1_RX" ref="ga8f6f7121f0fcf86c1f6cb40320c9fce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 1 </p>

</div>
</div>
<a class="anchor" id="ga3a69f827b92180ac727ef2b71053ffe9"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR1_TX_ADDR1_TX" ref="ga3a69f827b92180ac727ef2b71053ffe9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 1 </p>

</div>
</div>
<a class="anchor" id="ga4ce92de63cc930b0686aa703451670e7"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR2_RX_ADDR2_RX" ref="ga4ce92de63cc930b0686aa703451670e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 2 </p>

</div>
</div>
<a class="anchor" id="ga3e5882d2f9c800f802d512460f64cc27"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR2_TX_ADDR2_TX" ref="ga3e5882d2f9c800f802d512460f64cc27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 2 </p>

</div>
</div>
<a class="anchor" id="ga5c912baa8640f44ffdad020a9cf3eda7"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR3_RX_ADDR3_RX" ref="ga5c912baa8640f44ffdad020a9cf3eda7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 3 </p>

</div>
</div>
<a class="anchor" id="gab1b688d42257abdcc81b89db80a2ff92"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR3_TX_ADDR3_TX" ref="gab1b688d42257abdcc81b89db80a2ff92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 3 </p>

</div>
</div>
<a class="anchor" id="ga1a18d4c41c96e4d6030040017e5749c5"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR4_RX_ADDR4_RX" ref="ga1a18d4c41c96e4d6030040017e5749c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 4 </p>

</div>
</div>
<a class="anchor" id="ga83f5b7d19cee8505299d4878ccc5575e"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR4_TX_ADDR4_TX" ref="ga83f5b7d19cee8505299d4878ccc5575e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 4 </p>

</div>
</div>
<a class="anchor" id="gacd684a969affde01213327484282ad85"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR5_RX_ADDR5_RX" ref="gacd684a969affde01213327484282ad85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 5 </p>

</div>
</div>
<a class="anchor" id="ga87638ae40365a8baf258baeccb812129"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR5_TX_ADDR5_TX" ref="ga87638ae40365a8baf258baeccb812129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 5 </p>

</div>
</div>
<a class="anchor" id="ga8fc7d1677761257a68f9fbdd9f0cfea6"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR6_RX_ADDR6_RX" ref="ga8fc7d1677761257a68f9fbdd9f0cfea6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 6 </p>

</div>
</div>
<a class="anchor" id="ga1083183ce6a94d63d89476d2578f17d7"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR6_TX_ADDR6_TX" ref="ga1083183ce6a94d63d89476d2578f17d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 6 </p>

</div>
</div>
<a class="anchor" id="ga54a15bf0bc533eb9b0f9277287b40006"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR7_RX_ADDR7_RX" ref="ga54a15bf0bc533eb9b0f9277287b40006" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Buffer Address 7 </p>

</div>
</div>
<a class="anchor" id="ga058df52c30718664b5d445d549305904"></a><!-- doxytag: member="stm32l1xx.h::USB_ADDR7_TX_ADDR7_TX" ref="ga058df52c30718664b5d445d549305904" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</a>&#160;&#160;&#160;((uint16_t)0xFFFE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Buffer Address 7 </p>

</div>
</div>
<a class="anchor" id="ga36f0fc4eae4218739ae19da47d529829"></a><!-- doxytag: member="stm32l1xx.h::USB_BTABLE_BTABLE" ref="ga36f0fc4eae4218739ae19da47d529829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</a>&#160;&#160;&#160;((uint16_t)0xFFF8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer Table Buffer descriptor table </p>

</div>
</div>
<a class="anchor" id="gaf00ba2990a5f24fb0e05802d82f24abc"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_CTRM" ref="gaf00ba2990a5f24fb0e05802d82f24abc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="gaa5f7187f084256a9445a3cac84b11cb5"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_ERRM" ref="gaa5f7187f084256a9445a3cac84b11cb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga71fe7bddc1d39bf24e1bca420210f31c"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_ESOFM" ref="ga71fe7bddc1d39bf24e1bca420210f31c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Expected Start Of Frame Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga36c68275445560edf0ccb7aa76bc769f"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_FRES" ref="ga36c68275445560edf0ccb7aa76bc769f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force USB Reset </p>

</div>
</div>
<a class="anchor" id="gaec679add6d4151c3b39e43a33e05466a"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_FSUSP" ref="gaec679add6d4151c3b39e43a33e05466a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Force suspend </p>

</div>
</div>
<a class="anchor" id="ga1f1470b7921ac311a949ec100cf0228a"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_LP_MODE" ref="ga1f1470b7921ac311a949ec100cf0228a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">USB_CNTR_LP_MODE</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Low-power mode </p>

</div>
</div>
<a class="anchor" id="ga2829af32a785e947b469b2bb0702ac8d"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_PDWN" ref="ga2829af32a785e947b469b2bb0702ac8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Power down </p>

</div>
</div>
<a class="anchor" id="gaaf2a125a2e5bc4362faa7be62f6dafc6"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_PMAOVRM" ref="gaaf2a125a2e5bc4362faa7be62f6dafc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Packet Memory Area Over / Underrun Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga4542414ab68ac0a722f9f3853b5c7a84"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_RESETM" ref="ga4542414ab68ac0a722f9f3853b5c7a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RESET Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga4dfc6611f4a04fd70dbe993d81d421e3"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_RESUME" ref="ga4dfc6611f4a04fd70dbe993d81d421e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resume request </p>

</div>
</div>
<a class="anchor" id="gae21d26a7822bae0b6cc512782a75d44e"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_SOFM" ref="gae21d26a7822bae0b6cc512782a75d44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Of Frame Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ga0ae46eb0e83618bc7267543b7e6beaea"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_SUSPM" ref="ga0ae46eb0e83618bc7267543b7e6beaea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Suspend mode Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="gaa88ca8d955846272e2541b8e13f29343"></a><!-- doxytag: member="stm32l1xx.h::USB_CNTR_WKUPM" ref="gaa88ca8d955846272e2541b8e13f29343" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wakeup Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="gaeefaa008964bdd59f0ed9ddf4cd2ed2e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_0_BLSIZE_0" ref="gaeefaa008964bdd59f0ed9ddf4cd2ed2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gabd0a98aea86fdfacc1cfe9cadad7ee07"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_0_COUNT0_RX_0" ref="gabd0a98aea86fdfacc1cfe9cadad7ee07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="gabb82ead106e311e0c84619fa34587bcd"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_0_NUM_BLOCK_0" ref="gabb82ead106e311e0c84619fa34587bcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="ga506b3fb239fbb87afa7d2efb1f2a2ce7"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_0_NUM_BLOCK_0_0" ref="ga506b3fb239fbb87afa7d2efb1f2a2ce7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga29484bb25ef911e36e082cdc4f5a0fa4"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_0_NUM_BLOCK_0_1" ref="ga29484bb25ef911e36e082cdc4f5a0fa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gadcc8d932a7d2487102ed799ac702e555"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_0_NUM_BLOCK_0_2" ref="gadcc8d932a7d2487102ed799ac702e555" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf76b3ced5cc0ccfea96d770f0149f219"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_0_NUM_BLOCK_0_3" ref="gaf76b3ced5cc0ccfea96d770f0149f219" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga449760d8d9d094c5c19bf18c3e46a689"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_0_NUM_BLOCK_0_4" ref="ga449760d8d9d094c5c19bf18c3e46a689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaa5c46a3ac9c5283e9a3ee59ba06d2e94"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_1_BLSIZE_1" ref="gaa5c46a3ac9c5283e9a3ee59ba06d2e94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gae8f135196c703a71f4e326d01bf1a0c7"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_1_COUNT0_RX_1" ref="gae8f135196c703a71f4e326d01bf1a0c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga05050fce6b3909c5895758a441d280ed"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_1_NUM_BLOCK_1" ref="ga05050fce6b3909c5895758a441d280ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga7daa0d84fff66a85cc3f92d77cbbc767"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_1_NUM_BLOCK_1_0" ref="ga7daa0d84fff66a85cc3f92d77cbbc767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga77b11974ba84ca452333b84de23a683d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_1_NUM_BLOCK_1_1" ref="ga77b11974ba84ca452333b84de23a683d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga784adbc265dd5ba53a298d1cc2ee50ab"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_1_NUM_BLOCK_1_2" ref="ga784adbc265dd5ba53a298d1cc2ee50ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga42e21d2a0bf4043ca49f13bd502386f2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_1_NUM_BLOCK_1_3" ref="ga42e21d2a0bf4043ca49f13bd502386f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga3031e3c73a24634493bdadcb1ae024b9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_1_NUM_BLOCK_1_4" ref="ga3031e3c73a24634493bdadcb1ae024b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga58c255da617493dfc6a1ad5368683e90"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_BLSIZE" ref="ga58c255da617493dfc6a1ad5368683e90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga88b8f138bd79d878fd6bc75781b31e3d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_COUNT0_RX" ref="ga88b8f138bd79d878fd6bc75781b31e3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="gaf16db460f896a78fecb0a08268b722cb"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_NUM_BLOCK" ref="gaf16db460f896a78fecb0a08268b722cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="ga4e9f21700e6a42c1da83c03b3a171c6a"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_NUM_BLOCK_0" ref="ga4e9f21700e6a42c1da83c03b3a171c6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7ae8fd5c6023a7ca3055b4e1b6dface0"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_NUM_BLOCK_1" ref="ga7ae8fd5c6023a7ca3055b4e1b6dface0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gace62d96a61d74274875079d890a9d505"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_NUM_BLOCK_2" ref="gace62d96a61d74274875079d890a9d505" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf8df50dc4c9e28592e9571abab3be48c"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_NUM_BLOCK_3" ref="gaf8df50dc4c9e28592e9571abab3be48c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8598416841142daa1bd67e7d111a5443"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_RX_NUM_BLOCK_4" ref="ga8598416841142daa1bd67e7d111a5443" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8e05d74911c3f2f4b1cddcb38460614c"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_TX_0_COUNT0_TX_0" ref="ga8e05d74911c3f2f4b1cddcb38460614c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 0 (low) </p>

</div>
</div>
<a class="anchor" id="ga66b03301f59b970f09fff74d2a791cf9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_TX_1_COUNT0_TX_1" ref="ga66b03301f59b970f09fff74d2a791cf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 0 (high) </p>

</div>
</div>
<a class="anchor" id="ga6466be66a32084aa426aeeca5ef74611"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT0_TX_COUNT0_TX" ref="ga6466be66a32084aa426aeeca5ef74611" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 0 </p>

</div>
</div>
<a class="anchor" id="gadebc7a5b54043adb49da9b9e51e00d39"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_0_BLSIZE_0" ref="gadebc7a5b54043adb49da9b9e51e00d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gad806854db64e804920a3005cad144e33"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_0_COUNT1_RX_0" ref="gad806854db64e804920a3005cad144e33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga142a1df236a2d80950df352a5cd8ab49"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_0_NUM_BLOCK_0" ref="ga142a1df236a2d80950df352a5cd8ab49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="ga0518f94c4361d4124217e6a65a868b00"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_0_NUM_BLOCK_0_0" ref="ga0518f94c4361d4124217e6a65a868b00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1a2eaf3f44c1fae9411f562e5824a7b9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_0_NUM_BLOCK_0_1" ref="ga1a2eaf3f44c1fae9411f562e5824a7b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf8496248f78af8e025722724b505c2d3"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_0_NUM_BLOCK_0_2" ref="gaf8496248f78af8e025722724b505c2d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga91af9576d467858984f67791a248e6e7"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_0_NUM_BLOCK_0_3" ref="ga91af9576d467858984f67791a248e6e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gacf75af61fa3d097673e3962d5328759d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_0_NUM_BLOCK_0_4" ref="gacf75af61fa3d097673e3962d5328759d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga4fb7ab13751b1bb20927f93407e78d65"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_1_BLSIZE_1" ref="ga4fb7ab13751b1bb20927f93407e78d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gad02d00bc945a618aeace5e452c4ba253"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_1_COUNT1_RX_1" ref="gad02d00bc945a618aeace5e452c4ba253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga548b49b414b09518b7d53aa8d909dd3e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_1_NUM_BLOCK_1" ref="ga548b49b414b09518b7d53aa8d909dd3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga40fd3bcecfad1f9e86d62e9821f5b975"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_1_NUM_BLOCK_1_0" ref="ga40fd3bcecfad1f9e86d62e9821f5b975" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf02e58910d5f8eb1b19747de91644f36"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_1_NUM_BLOCK_1_1" ref="gaf02e58910d5f8eb1b19747de91644f36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacd017cd17e28cfa3e91b20f1ef6fce80"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_1_NUM_BLOCK_1_2" ref="gacd017cd17e28cfa3e91b20f1ef6fce80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6a344c7f66f4b101c7791d5fcc4b9387"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_1_NUM_BLOCK_1_3" ref="ga6a344c7f66f4b101c7791d5fcc4b9387" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf9e0aee385a54249b15731e1e2bc0ebb"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_1_NUM_BLOCK_1_4" ref="gaf9e0aee385a54249b15731e1e2bc0ebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf24d9a6da5f07f6e2d315877c5fb0925"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_BLSIZE" ref="gaf24d9a6da5f07f6e2d315877c5fb0925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="gad111b8464ce99b4eafce3627f3f6290a"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_COUNT1_RX" ref="gad111b8464ce99b4eafce3627f3f6290a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga4ab1be6d4747c02c471043d8e54bb217"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_NUM_BLOCK" ref="ga4ab1be6d4747c02c471043d8e54bb217" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gacb6ed54fd59e77e756bad640d49c69cc"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_NUM_BLOCK_0" ref="gacb6ed54fd59e77e756bad640d49c69cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga790c6f6b1abb553b10c72f3004d9446d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_NUM_BLOCK_1" ref="ga790c6f6b1abb553b10c72f3004d9446d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaaa42d8c47d90f4262eb6f156b2cfaf7c"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_NUM_BLOCK_2" ref="gaaa42d8c47d90f4262eb6f156b2cfaf7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga681a6d2ddd4de93d7cf1a573d1901351"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_NUM_BLOCK_3" ref="ga681a6d2ddd4de93d7cf1a573d1901351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gae0650bffd6e1c4fa53614884f036cd85"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_RX_NUM_BLOCK_4" ref="gae0650bffd6e1c4fa53614884f036cd85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga3a8a1a09e0f6db50066db6392ad29ada"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_TX_0_COUNT1_TX_0" ref="ga3a8a1a09e0f6db50066db6392ad29ada" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 1 (low) </p>

</div>
</div>
<a class="anchor" id="ga4f97f69dd4118bdd98b6c61348a3897b"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_TX_1_COUNT1_TX_1" ref="ga4f97f69dd4118bdd98b6c61348a3897b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 1 (high) </p>

</div>
</div>
<a class="anchor" id="gabe051d0cb7517877860a5a38e5e31373"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT1_TX_COUNT1_TX" ref="gabe051d0cb7517877860a5a38e5e31373" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 1 </p>

</div>
</div>
<a class="anchor" id="ga89ed7be1ce46ae7952d51d38618d7a82"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_0_BLSIZE_0" ref="ga89ed7be1ce46ae7952d51d38618d7a82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gad29fa5a39578290c4559d812c68751a6"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_0_COUNT2_RX_0" ref="gad29fa5a39578290c4559d812c68751a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga51249f809be2ee225513613e6b8189dd"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_0_NUM_BLOCK_0" ref="ga51249f809be2ee225513613e6b8189dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gace1831486761d9efda4d1bb44899cb62"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_0_NUM_BLOCK_0_0" ref="gace1831486761d9efda4d1bb44899cb62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga6ae2d71c7457670bc3e73864f6652e34"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_0_NUM_BLOCK_0_1" ref="ga6ae2d71c7457670bc3e73864f6652e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga9510ae0cc724af72c3b6abe96438613c"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_0_NUM_BLOCK_0_2" ref="ga9510ae0cc724af72c3b6abe96438613c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab703e72c99a86356fc94975661ee3dfa"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_0_NUM_BLOCK_0_3" ref="gab703e72c99a86356fc94975661ee3dfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga0348126db3c9e40f3ed4eb77d256fd4f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_0_NUM_BLOCK_0_4" ref="ga0348126db3c9e40f3ed4eb77d256fd4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf8e9c03223bb6f8e2977672a33e67510"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_1_BLSIZE_1" ref="gaf8e9c03223bb6f8e2977672a33e67510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gaaa3a9d85f8530c4249512470bf14a09a"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_1_COUNT2_RX_1" ref="gaaa3a9d85f8530c4249512470bf14a09a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga9f6d2a2f6909cbf3543629548ba51fc2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_1_NUM_BLOCK_1" ref="ga9f6d2a2f6909cbf3543629548ba51fc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga6b0998980832f7ef957bec3547d041d8"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_1_NUM_BLOCK_1_0" ref="ga6b0998980832f7ef957bec3547d041d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga224166bbab0f16a95962d3c1e704e14e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_1_NUM_BLOCK_1_1" ref="ga224166bbab0f16a95962d3c1e704e14e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga7b53c6be129906d7d63d9b88384e7ed2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_1_NUM_BLOCK_1_2" ref="ga7b53c6be129906d7d63d9b88384e7ed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga50c773e3a2503f6c5e3e88b2d56f1d1d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_1_NUM_BLOCK_1_3" ref="ga50c773e3a2503f6c5e3e88b2d56f1d1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gabb0cf76c39101eab6b9bd733c1f33716"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_1_NUM_BLOCK_1_4" ref="gabb0cf76c39101eab6b9bd733c1f33716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8133ed1eea2001d225d3d67ae3c6d295"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_BLSIZE" ref="ga8133ed1eea2001d225d3d67ae3c6d295" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga91afa91a2ee7defcdf8d1ba838b73807"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_COUNT2_RX" ref="ga91afa91a2ee7defcdf8d1ba838b73807" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga1902896254353e9344b99390c9443000"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_NUM_BLOCK" ref="ga1902896254353e9344b99390c9443000" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gaab5bad5394270a8023743caef811f8d0"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_NUM_BLOCK_0" ref="gaab5bad5394270a8023743caef811f8d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga30874750b9a8b3a1234dd9e75d80a141"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_NUM_BLOCK_1" ref="ga30874750b9a8b3a1234dd9e75d80a141" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5b60b2edd03d164ca17f45d2c45bd866"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_NUM_BLOCK_2" ref="ga5b60b2edd03d164ca17f45d2c45bd866" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaa9dffc0dd597466cff67431ff448acbc"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_NUM_BLOCK_3" ref="gaa9dffc0dd597466cff67431ff448acbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga2cd2741b81e7c3962b75be28af6a35f6"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_RX_NUM_BLOCK_4" ref="ga2cd2741b81e7c3962b75be28af6a35f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga01ceedf8b93ee2c7db35dd48f7d5829a"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_TX_0_COUNT2_TX_0" ref="ga01ceedf8b93ee2c7db35dd48f7d5829a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 2 (low) </p>

</div>
</div>
<a class="anchor" id="ga5704e964fed758eb96b09997c19abad5"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_TX_1_COUNT2_TX_1" ref="ga5704e964fed758eb96b09997c19abad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 2 (high) </p>

</div>
</div>
<a class="anchor" id="ga43a846405c7a0852212ddc1f517a6138"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT2_TX_COUNT2_TX" ref="ga43a846405c7a0852212ddc1f517a6138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 2 </p>

</div>
</div>
<a class="anchor" id="ga95ab0273f7e420e1c718fb591d44142f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_0_BLSIZE_0" ref="ga95ab0273f7e420e1c718fb591d44142f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="ga35f86e7dd0bdaa14454613ce773b36be"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_0_COUNT3_RX_0" ref="ga35f86e7dd0bdaa14454613ce773b36be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="gaf80e5e92027d75c9c2e7bae05304759a"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_0_NUM_BLOCK_0" ref="gaf80e5e92027d75c9c2e7bae05304759a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gad7a399d2c4a6677ccf3f7388f0ec1af5"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_0_NUM_BLOCK_0_0" ref="gad7a399d2c4a6677ccf3f7388f0ec1af5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga364d64e94330be32c1d29f7b4da2d84f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_0_NUM_BLOCK_0_1" ref="ga364d64e94330be32c1d29f7b4da2d84f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga88c90043536e912ad1d906b736b12eb2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_0_NUM_BLOCK_0_2" ref="ga88c90043536e912ad1d906b736b12eb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga02813cf6149e593a06e76366a574f5bb"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_0_NUM_BLOCK_0_3" ref="ga02813cf6149e593a06e76366a574f5bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8636cbba20c6dd1d0d47dab9ae9bad04"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_0_NUM_BLOCK_0_4" ref="ga8636cbba20c6dd1d0d47dab9ae9bad04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga292e02c41e73a31a9670c91271700031"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_1_BLSIZE_1" ref="ga292e02c41e73a31a9670c91271700031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gac983eb2e53866d74ea8c7423294e27f0"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_1_COUNT3_RX_1" ref="gac983eb2e53866d74ea8c7423294e27f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="gab3dc8cad5df5e048f6ce420926dfa3a7"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_1_NUM_BLOCK_1" ref="gab3dc8cad5df5e048f6ce420926dfa3a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga58b72ae69111227f1cae04168c721aaa"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_1_NUM_BLOCK_1_0" ref="ga58b72ae69111227f1cae04168c721aaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaf2712471ea0c1eac0fa900568205daa9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_1_NUM_BLOCK_1_1" ref="gaf2712471ea0c1eac0fa900568205daa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga0b56366bb66ae13c62492efa9cd087a0"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_1_NUM_BLOCK_1_2" ref="ga0b56366bb66ae13c62492efa9cd087a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga921481514c0bda9e887de808998ed359"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_1_NUM_BLOCK_1_3" ref="ga921481514c0bda9e887de808998ed359" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gadfc2bc433f3b457cac18bb781ab3c254"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_1_NUM_BLOCK_1_4" ref="gadfc2bc433f3b457cac18bb781ab3c254" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2ea88c4bc2909e5acc57d07df0d695c2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_BLSIZE" ref="ga2ea88c4bc2909e5acc57d07df0d695c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="gae601b49c9405e0bb464eb3e277159df7"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_COUNT3_RX" ref="gae601b49c9405e0bb464eb3e277159df7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga695b15f680c6f8555949762243c9b0a7"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_NUM_BLOCK" ref="ga695b15f680c6f8555949762243c9b0a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gaa6d0f75680d4cfd19385b9c6bdceaa66"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_NUM_BLOCK_0" ref="gaa6d0f75680d4cfd19385b9c6bdceaa66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga0013e71026d28f4a9b8ebb2a3e517227"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_NUM_BLOCK_1" ref="ga0013e71026d28f4a9b8ebb2a3e517227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gada52f2f25530d758c807ee6ba0e57231"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_NUM_BLOCK_2" ref="gada52f2f25530d758c807ee6ba0e57231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gacdf31fea84640d7fbe1adb6e655e669d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_NUM_BLOCK_3" ref="gacdf31fea84640d7fbe1adb6e655e669d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga97e3089882278553b8f339e87bfb6241"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_RX_NUM_BLOCK_4" ref="ga97e3089882278553b8f339e87bfb6241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga23ab40e0542ae1c6ddd21d9610c7414e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_TX_0_COUNT3_TX_0" ref="ga23ab40e0542ae1c6ddd21d9610c7414e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</a>&#160;&#160;&#160;((uint16_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 3 (low) </p>

</div>
</div>
<a class="anchor" id="ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_TX_1_COUNT3_TX_1" ref="ga2a7d9d78950ebdf3ca4a6eaa7dd6b909" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</a>&#160;&#160;&#160;((uint16_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 3 (high) </p>

</div>
</div>
<a class="anchor" id="ga0b61342117bb4f9b3d638dfb564c7d1f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT3_TX_COUNT3_TX" ref="ga0b61342117bb4f9b3d638dfb564c7d1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 3 </p>

</div>
</div>
<a class="anchor" id="gab637abe54b3de44707513cde5bcb8424"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_0_BLSIZE_0" ref="gab637abe54b3de44707513cde5bcb8424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gac3e118f03aff3fef293d7a1a29a77952"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_0_COUNT4_RX_0" ref="gac3e118f03aff3fef293d7a1a29a77952" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga66145d20783f563b08b083b220863ff7"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_0_NUM_BLOCK_0" ref="ga66145d20783f563b08b083b220863ff7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gaa4c31be1adf15d7d9cc85befdaf68b89"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_0_NUM_BLOCK_0_0" ref="gaa4c31be1adf15d7d9cc85befdaf68b89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaeb598992bac6e703dd91fde8e618771b"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_0_NUM_BLOCK_0_1" ref="gaeb598992bac6e703dd91fde8e618771b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gacda75878ba97e8cb6f55f9eec73c16d1"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_0_NUM_BLOCK_0_2" ref="gacda75878ba97e8cb6f55f9eec73c16d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gafa3ba819eb08c96e36961cf27dd5047b"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_0_NUM_BLOCK_0_3" ref="gafa3ba819eb08c96e36961cf27dd5047b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga33f27fc34dcbb6bcfbcdc57cc1145ee9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_0_NUM_BLOCK_0_4" ref="ga33f27fc34dcbb6bcfbcdc57cc1145ee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga552fd27d3768fe7bfa860b97e9d1321d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_1_BLSIZE_1" ref="ga552fd27d3768fe7bfa860b97e9d1321d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="ga341680c85474ae283122dbfda527f7eb"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_1_COUNT4_RX_1" ref="ga341680c85474ae283122dbfda527f7eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga311a144c7f2f97a7a8a07e60fddc539e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_1_NUM_BLOCK_1" ref="ga311a144c7f2f97a7a8a07e60fddc539e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="gab75df097c1a96dec6eda7aaee267d007"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_1_NUM_BLOCK_1_0" ref="gab75df097c1a96dec6eda7aaee267d007" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacf386033654fc3d717fee3125998874f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_1_NUM_BLOCK_1_1" ref="gacf386033654fc3d717fee3125998874f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa192016d2af94ffbc4e2527911782e64"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_1_NUM_BLOCK_1_2" ref="gaa192016d2af94ffbc4e2527911782e64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga5fdfeb4ecc9bc9209d52050799053a4e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_1_NUM_BLOCK_1_3" ref="ga5fdfeb4ecc9bc9209d52050799053a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6fa689a90257ee009b2fcf8fdd892853"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_1_NUM_BLOCK_1_4" ref="ga6fa689a90257ee009b2fcf8fdd892853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gabb387270d441cbcacf45ccbbed7d2a61"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_BLSIZE" ref="gabb387270d441cbcacf45ccbbed7d2a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga009652e83a062c259d733ae599a4eaae"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_COUNT4_RX" ref="ga009652e83a062c259d733ae599a4eaae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga13a044c52a7d4be49f4d2d7ae4608384"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_NUM_BLOCK" ref="ga13a044c52a7d4be49f4d2d7ae4608384" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="ga7410cb901e0b33303b76443b23c5512c"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_NUM_BLOCK_0" ref="ga7410cb901e0b33303b76443b23c5512c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga44c381cb684c140dfab2cb611eb8480d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_NUM_BLOCK_1" ref="ga44c381cb684c140dfab2cb611eb8480d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1fd9e641148320c33274dc03a36bbbb6"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_NUM_BLOCK_2" ref="ga1fd9e641148320c33274dc03a36bbbb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaeaaf2ec212c84d7210afbbeff64e2dba"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_NUM_BLOCK_3" ref="gaeaaf2ec212c84d7210afbbeff64e2dba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga166cf86b8b0997653df6a3c6469dbf5d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_RX_NUM_BLOCK_4" ref="ga166cf86b8b0997653df6a3c6469dbf5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gac6c7e3c3111a01a49b24a6023deb2a27"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_TX_0_COUNT4_TX_0" ref="gac6c7e3c3111a01a49b24a6023deb2a27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 4 (low) </p>

</div>
</div>
<a class="anchor" id="ga497d72946c17156a3c4e5fab4f04bbcb"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_TX_1_COUNT4_TX_1" ref="ga497d72946c17156a3c4e5fab4f04bbcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 4 (high) </p>

</div>
</div>
<a class="anchor" id="ga799bcab3d651b3c536783fc28d45deb2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT4_TX_COUNT4_TX" ref="ga799bcab3d651b3c536783fc28d45deb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 4 </p>

</div>
</div>
<a class="anchor" id="gafedf3bc905d24c1a183464de1eb37d0e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_0_BLSIZE_0" ref="gafedf3bc905d24c1a183464de1eb37d0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="ga0d891204b7a783b7a0f48758e9bc3801"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_0_COUNT5_RX_0" ref="ga0d891204b7a783b7a0f48758e9bc3801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga8e3189bb99916c8f1de960f195c64204"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_0_NUM_BLOCK_0" ref="ga8e3189bb99916c8f1de960f195c64204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="ga3f8960839d232792e5f03018573ac166"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_0_NUM_BLOCK_0_0" ref="ga3f8960839d232792e5f03018573ac166" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7f4045ebc4e99ca0a87904934c609f94"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_0_NUM_BLOCK_0_1" ref="ga7f4045ebc4e99ca0a87904934c609f94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gae6b0476f026153dd0ce4b1b3958ec68f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_0_NUM_BLOCK_0_2" ref="gae6b0476f026153dd0ce4b1b3958ec68f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gaf685080c4ad7960cdc491bab14646219"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_0_NUM_BLOCK_0_3" ref="gaf685080c4ad7960cdc491bab14646219" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga9074f5cc42e2ff6281f4122815edccd5"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_0_NUM_BLOCK_0_4" ref="ga9074f5cc42e2ff6281f4122815edccd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga1bc337769fdfdae8dbca3859e6c73dce"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_1_BLSIZE_1" ref="ga1bc337769fdfdae8dbca3859e6c73dce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="ga9c36cc476f3adadd448e0513b6bf39c6"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_1_COUNT5_RX_1" ref="ga9c36cc476f3adadd448e0513b6bf39c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga55c2f8f6a6433e61264d950139824c03"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_1_NUM_BLOCK_1" ref="ga55c2f8f6a6433e61264d950139824c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="gac154eb9b4430398a9f6cec73735cf696"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_1_NUM_BLOCK_1_0" ref="gac154eb9b4430398a9f6cec73735cf696" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9c0407a2d6f64e51a9bf29a1f73eee55"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_1_NUM_BLOCK_1_1" ref="ga9c0407a2d6f64e51a9bf29a1f73eee55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga64f0457e141894a4285f2aff5e523861"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_1_NUM_BLOCK_1_2" ref="ga64f0457e141894a4285f2aff5e523861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga6ce90baf290473b81235f97c4a418ab2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_1_NUM_BLOCK_1_3" ref="ga6ce90baf290473b81235f97c4a418ab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga0af1794e0b7503d7f0122d9f5d11b1d7"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_1_NUM_BLOCK_1_4" ref="ga0af1794e0b7503d7f0122d9f5d11b1d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga2b21a5926cbbc55f725e2716ea9b7285"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_BLSIZE" ref="ga2b21a5926cbbc55f725e2716ea9b7285" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="gac6d5932d0ea6fd0cd6f6a4a2f728abba"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_COUNT5_RX" ref="gac6d5932d0ea6fd0cd6f6a4a2f728abba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga1f344dca8655341d8926797f3537c689"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_NUM_BLOCK" ref="ga1f344dca8655341d8926797f3537c689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gab8dddaf43acc52251aad974a51b65fe2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_NUM_BLOCK_0" ref="gab8dddaf43acc52251aad974a51b65fe2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gad3c671b0d9ade6209c05911faf87bae8"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_NUM_BLOCK_1" ref="gad3c671b0d9ade6209c05911faf87bae8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga6e799bdd938d11cab9a3e102ed78fd99"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_NUM_BLOCK_2" ref="ga6e799bdd938d11cab9a3e102ed78fd99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga2c34e5ad0c5f961f4cec16fdf9db4340"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_NUM_BLOCK_3" ref="ga2c34e5ad0c5f961f4cec16fdf9db4340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga54cbef96667d9c2f7e82439bd07610c2"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_RX_NUM_BLOCK_4" ref="ga54cbef96667d9c2f7e82439bd07610c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gabd2ce8e3c7946944039c8da300fa9f4f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_TX_0_COUNT5_TX_0" ref="gabd2ce8e3c7946944039c8da300fa9f4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 5 (low) </p>

</div>
</div>
<a class="anchor" id="ga903de2a6593e8623df0265a3aa7d2c3f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_TX_1_COUNT5_TX_1" ref="ga903de2a6593e8623df0265a3aa7d2c3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 5 (high) </p>

</div>
</div>
<a class="anchor" id="gaaa522aa2e3452118989393fa7559516e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT5_TX_COUNT5_TX" ref="gaaa522aa2e3452118989393fa7559516e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 5 </p>

</div>
</div>
<a class="anchor" id="gafb1bd8accdbf73d1461531d23ca1bc5c"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_0_BLSIZE_0" ref="gafb1bd8accdbf73d1461531d23ca1bc5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="ga1314f10984417f05b9e25252a21a9bd9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_0_COUNT6_RX_0" ref="ga1314f10984417f05b9e25252a21a9bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="gaa72c65778170a0351203fedff5fbb6d4"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_0_NUM_BLOCK_0" ref="gaa72c65778170a0351203fedff5fbb6d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gaae3c43ca573b0f3075486a96d3f83bff"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_0_NUM_BLOCK_0_0" ref="gaae3c43ca573b0f3075486a96d3f83bff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9955b4c33f02416fed3ed6162311e5ad"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_0_NUM_BLOCK_0_1" ref="ga9955b4c33f02416fed3ed6162311e5ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga42a43edac299903129ec17cfe823f7a1"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_0_NUM_BLOCK_0_2" ref="ga42a43edac299903129ec17cfe823f7a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0d368e0d6c069f261402e886162da67e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_0_NUM_BLOCK_0_3" ref="ga0d368e0d6c069f261402e886162da67e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaeb5277d3cc2e53537cf7fb6c53c8fafa"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_0_NUM_BLOCK_0_4" ref="gaeb5277d3cc2e53537cf7fb6c53c8fafa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga95e60cccbd4eb561d4b3415f483f9d82"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_1_BLSIZE_1" ref="ga95e60cccbd4eb561d4b3415f483f9d82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gac865707698b11877beb6186db91e45d6"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_1_COUNT6_RX_1" ref="gac865707698b11877beb6186db91e45d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga45ce1f6227038549f4a52f979f82ee81"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_1_NUM_BLOCK_1" ref="ga45ce1f6227038549f4a52f979f82ee81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="ga0554791da2f68333d97599361c7b5992"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_1_NUM_BLOCK_1_0" ref="ga0554791da2f68333d97599361c7b5992" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac946eecdd872c11b3ac1ef0f7ebaa225"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_1_NUM_BLOCK_1_1" ref="gac946eecdd872c11b3ac1ef0f7ebaa225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf58afc8b1560c1ffae4e98f43eea1b14"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_1_NUM_BLOCK_1_2" ref="gaf58afc8b1560c1ffae4e98f43eea1b14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7076eee4a7fb33d3bdbb328c8f19ecbc"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_1_NUM_BLOCK_1_3" ref="ga7076eee4a7fb33d3bdbb328c8f19ecbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga051bf5ecf7ebf29cebcda705be29aab6"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_1_NUM_BLOCK_1_4" ref="ga051bf5ecf7ebf29cebcda705be29aab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gaf1e34be42a892ec8f0b988b44da37b94"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_BLSIZE" ref="gaf1e34be42a892ec8f0b988b44da37b94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga0d9459e0a3d09d92824e687b25dfb3d6"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_COUNT6_RX" ref="ga0d9459e0a3d09d92824e687b25dfb3d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="ga3b10eabb1a809d4dbac50b911375f8ac"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_NUM_BLOCK" ref="ga3b10eabb1a809d4dbac50b911375f8ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="ga0bb0fc6c7402a8ad5857e7691be53cb9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_NUM_BLOCK_0" ref="ga0bb0fc6c7402a8ad5857e7691be53cb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9580b86793273d583a6cd07e54ea5ccb"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_NUM_BLOCK_1" ref="ga9580b86793273d583a6cd07e54ea5ccb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga91eab0bf0cdbf7223c1ebc96d5f0e79a"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_NUM_BLOCK_2" ref="ga91eab0bf0cdbf7223c1ebc96d5f0e79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga7792b0da10d5e581b9e9231145bbd04f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_NUM_BLOCK_3" ref="ga7792b0da10d5e581b9e9231145bbd04f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gafc3ccda8ec7f383d0c27f426c7f83ed6"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_RX_NUM_BLOCK_4" ref="gafc3ccda8ec7f383d0c27f426c7f83ed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga557e5d43b7249340751c6d1739c8c329"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_TX_0_COUNT6_TX_0" ref="ga557e5d43b7249340751c6d1739c8c329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 6 (low) </p>

</div>
</div>
<a class="anchor" id="gad3d9b88dad4428712bf8f65d8ae989ba"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_TX_1_COUNT6_TX_1" ref="gad3d9b88dad4428712bf8f65d8ae989ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 6 (high) </p>

</div>
</div>
<a class="anchor" id="gab5336a8af382a4f44bd02ff947ae5208"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT6_TX_COUNT6_TX" ref="gab5336a8af382a4f44bd02ff947ae5208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 6 </p>

</div>
</div>
<a class="anchor" id="ga0931f0ac0d4e96fdfb5b49ecd7f513be"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_0_BLSIZE_0" ref="ga0931f0ac0d4e96fdfb5b49ecd7f513be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (low) </p>

</div>
</div>
<a class="anchor" id="gad1ea08477bbfbdebb3e018687800cbd9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_0_COUNT7_RX_0" ref="gad1ea08477bbfbdebb3e018687800cbd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (low) </p>

</div>
</div>
<a class="anchor" id="ga41fa51030416044612addae0b6553f99"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_0_NUM_BLOCK_0" ref="ga41fa51030416044612addae0b6553f99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00007C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_0[4:0] bits (Number of blocks) (low) </p>

</div>
</div>
<a class="anchor" id="gac5a8f7f4b9208d685a5298d03fee6fa0"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_0_NUM_BLOCK_0_0" ref="gac5a8f7f4b9208d685a5298d03fee6fa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3aab70fc0d9fd8bd091e6757f672251f"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_0_NUM_BLOCK_0_1" ref="ga3aab70fc0d9fd8bd091e6757f672251f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga2f5f362f5ee77b5ec03a025aeaba0e79"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_0_NUM_BLOCK_0_2" ref="ga2f5f362f5ee77b5ec03a025aeaba0e79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga256fb30d499aec4ac5b3466dda535dbd"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_0_NUM_BLOCK_0_3" ref="ga256fb30d499aec4ac5b3466dda535dbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga8855ec0bd405f30270cecf5f8368cf3b"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_0_NUM_BLOCK_0_4" ref="ga8855ec0bd405f30270cecf5f8368cf3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga0c83c047d53c5609b057b673205b84ff"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_1_BLSIZE_1" ref="ga0c83c047d53c5609b057b673205b84ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE (high) </p>

</div>
</div>
<a class="anchor" id="gae5cc32a38662dbefcd8d1ddd5e7c9f8d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_1_COUNT7_RX_1" ref="gae5cc32a38662dbefcd8d1ddd5e7c9f8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count (high) </p>

</div>
</div>
<a class="anchor" id="ga987278b8b59704e6ff1458d6448b0ab9"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_1_NUM_BLOCK_1" ref="ga987278b8b59704e6ff1458d6448b0ab9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK_1[4:0] bits (Number of blocks) (high) </p>

</div>
</div>
<a class="anchor" id="gad559fd55f00344b85c0adcf4457b0b07"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_1_NUM_BLOCK_1_0" ref="gad559fd55f00344b85c0adcf4457b0b07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacf85d83040fdce1d47c2bb4bd1a1af97"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_1_NUM_BLOCK_1_1" ref="gacf85d83040fdce1d47c2bb4bd1a1af97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga3b2119f2d24e00121f40a20de6114094"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_1_NUM_BLOCK_1_2" ref="ga3b2119f2d24e00121f40a20de6114094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga0c340bb4814868819551a054e43636a3"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_1_NUM_BLOCK_1_3" ref="ga0c340bb4814868819551a054e43636a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga4424fb27d6dd5fc0af3e9e45893cbb4a"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_1_NUM_BLOCK_1_4" ref="ga4424fb27d6dd5fc0af3e9e45893cbb4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gacf97183e1c68fbd42f79f5f85d6edb61"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_BLSIZE" ref="gacf97183e1c68fbd42f79f5f85d6edb61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BLock SIZE </p>

</div>
</div>
<a class="anchor" id="ga180febe3d2c719fb8ef109f9a3a8fe8d"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_COUNT7_RX" ref="ga180febe3d2c719fb8ef109f9a3a8fe8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reception Byte Count </p>

</div>
</div>
<a class="anchor" id="gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_NUM_BLOCK" ref="gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</a>&#160;&#160;&#160;((uint16_t)0x7C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>NUM_BLOCK[4:0] bits (Number of blocks) </p>

</div>
</div>
<a class="anchor" id="gacc8f0fd2141ec00e10d01e04f24cee21"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_NUM_BLOCK_0" ref="gacc8f0fd2141ec00e10d01e04f24cee21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga908809b30f09108564c4518a2cc25be4"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_NUM_BLOCK_1" ref="ga908809b30f09108564c4518a2cc25be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga236e1b6a97d604e4a2b2ec6f9228524e"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_NUM_BLOCK_2" ref="ga236e1b6a97d604e4a2b2ec6f9228524e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga140528868074ec157520690a019eea52"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_NUM_BLOCK_3" ref="ga140528868074ec157520690a019eea52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga961582548acbf74eb4c2b19d8e172bdf"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_RX_NUM_BLOCK_4" ref="ga961582548acbf74eb4c2b19d8e172bdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga626d9c1b9d1d457cc24b0f41657e60de"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_TX_0_COUNT7_TX_0" ref="ga626d9c1b9d1d457cc24b0f41657e60de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 7 (low) </p>

</div>
</div>
<a class="anchor" id="ga0114e69ac70c1cf101121af0db3fe128"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_TX_1_COUNT7_TX_1" ref="ga0114e69ac70c1cf101121af0db3fe128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</a>&#160;&#160;&#160;((uint32_t)0x03FF0000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 7 (high) </p>

</div>
</div>
<a class="anchor" id="ga5902b57e1a62b4184f390b268aeb39a4"></a><!-- doxytag: member="stm32l1xx.h::USB_COUNT7_TX_COUNT7_TX" ref="ga5902b57e1a62b4184f390b268aeb39a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</a>&#160;&#160;&#160;((uint16_t)0x03FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmission Byte Count 7 </p>

</div>
</div>
<a class="anchor" id="gaabcd696a8caca19577208704a7e42052"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_ADD" ref="gaabcd696a8caca19577208704a7e42052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;((uint8_t)0x7F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ADD[6:0] bits (Device Address) </p>

</div>
</div>
<a class="anchor" id="ga1ce88073eb71108badb92a5c78f64ef7"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_ADD0" ref="ga1ce88073eb71108badb92a5c78f64ef7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga77cba15bd7622f022c8ecf9c23996cda"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_ADD1" ref="ga77cba15bd7622f022c8ecf9c23996cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga13884e03fce0c07a3d69a55bf12134f9"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_ADD2" ref="ga13884e03fce0c07a3d69a55bf12134f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gac29a04a09ac0fab54a52b088baf23020"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_ADD3" ref="gac29a04a09ac0fab54a52b088baf23020" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="ga6215ffd761b5a28b9f43b872341d16b6"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_ADD4" ref="ga6215ffd761b5a28b9f43b872341d16b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga5cdad478022df6c623e3b30a730e299e"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_ADD5" ref="ga5cdad478022df6c623e3b30a730e299e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gade8dd96de36c30a85715f117b924d47c"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_ADD6" ref="gade8dd96de36c30a85715f117b924d47c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gadf6ef86b3dba82f6bd83c6ae7d02645a"></a><!-- doxytag: member="stm32l1xx.h::USB_DADDR_EF" ref="gadf6ef86b3dba82f6bd83c6ae7d02645a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable Function </p>

</div>
</div>
<a class="anchor" id="gaae90a903ea5f0b585499692fddd0696f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_CTR_RX" ref="gaae90a903ea5f0b585499692fddd0696f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga4a4e367bf70fe158bc233b2360cc6460"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_CTR_TX" ref="ga4a4e367bf70fe158bc233b2360cc6460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga6435c568d9d0360237121ac23815be7c"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_DTOG_RX" ref="ga6435c568d9d0360237121ac23815be7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="gac929aa81564d7eafc42a47a521c21092"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_DTOG_TX" ref="gac929aa81564d7eafc42a47a521c21092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gae3b67942accae8b35e4f00d92945b223"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_EA" ref="gae3b67942accae8b35e4f00d92945b223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>&lt;Endpoint-specific registers Endpoint Address </p>

</div>
</div>
<a class="anchor" id="gaf2589d948496337123baa2e93a63f440"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_EP_KIND" ref="gaf2589d948496337123baa2e93a63f440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga25d066c87ce1f2dbf47eb69a858a1ca6"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_EP_TYPE" ref="ga25d066c87ce1f2dbf47eb69a858a1ca6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="ga186c25e6f0ae006d8de549a8b1b064b4"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_EP_TYPE_0" ref="ga186c25e6f0ae006d8de549a8b1b064b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaba9cc9e33a37333cc8e66fe898c891a5"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_EP_TYPE_1" ref="gaba9cc9e33a37333cc8e66fe898c891a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac48254a5caf1609d76013d3b1936293e"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_SETUP" ref="gac48254a5caf1609d76013d3b1936293e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="gac6734066538fd757f47f0efb9ad7ca14"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_STAT_RX" ref="gac6734066538fd757f47f0efb9ad7ca14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="gaf02d4ffe4917e7e0d2700799427c4f08"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_STAT_RX_0" ref="gaf02d4ffe4917e7e0d2700799427c4f08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga3639d1306965e7bae933109d0b2a2690"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_STAT_RX_1" ref="ga3639d1306965e7bae933109d0b2a2690" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga862576f20495c01e326a65cc0c112a57"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_STAT_TX" ref="ga862576f20495c01e326a65cc0c112a57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga919b04e2492db0466720a7168694d3b4"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_STAT_TX_0" ref="ga919b04e2492db0466720a7168694d3b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga36a0a17f3ca6007ab54c75287c3c1d12"></a><!-- doxytag: member="stm32l1xx.h::USB_EP0R_STAT_TX_1" ref="ga36a0a17f3ca6007ab54c75287c3c1d12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac95bae64df91e841f74220a851bfb30f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_CTR_RX" ref="gac95bae64df91e841f74220a851bfb30f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="gaaf2ede79abfcf2fb75f22124fbab4f6c"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_CTR_TX" ref="gaaf2ede79abfcf2fb75f22124fbab4f6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga4afe4e239397c4d8b8907684918bdddf"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_DTOG_RX" ref="ga4afe4e239397c4d8b8907684918bdddf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="gaef4e3d8503c38d4b4b13a4505dd19977"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_DTOG_TX" ref="gaef4e3d8503c38d4b4b13a4505dd19977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="ga61bfd17ec724c408a2fb89499949892b"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_EA" ref="ga61bfd17ec724c408a2fb89499949892b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga936b9ec917ee6fb7bd187e319d2abdd3"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_EP_KIND" ref="ga936b9ec917ee6fb7bd187e319d2abdd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga2a77c1bb653218eb77c8bc7b730a559b"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_EP_TYPE" ref="ga2a77c1bb653218eb77c8bc7b730a559b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="ga17f830c11fd819376d53c3d566809816"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_EP_TYPE_0" ref="ga17f830c11fd819376d53c3d566809816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac907cd092feda721460e04fbeb04a234"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_EP_TYPE_1" ref="gac907cd092feda721460e04fbeb04a234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga53eff2fff5357ba65cb4b0d412ee8716"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_SETUP" ref="ga53eff2fff5357ba65cb4b0d412ee8716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="ga0cef1455ce114d301ac3abe67e286cc8"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_STAT_RX" ref="ga0cef1455ce114d301ac3abe67e286cc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga79e7aa9bc85d3bc00776a607ddae3b4b"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_STAT_RX_0" ref="ga79e7aa9bc85d3bc00776a607ddae3b4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga4e2b70ba0e02883b5625d716551707e2"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_STAT_RX_1" ref="ga4e2b70ba0e02883b5625d716551707e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga4365d763bcc7ec722cea3daad40c5e72"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_STAT_TX" ref="ga4365d763bcc7ec722cea3daad40c5e72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga07ebc48561a0c72e0912aead4bfbb524"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_STAT_TX_0" ref="ga07ebc48561a0c72e0912aead4bfbb524" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga7b8c1dc47238a31ff9141be84af85b3c"></a><!-- doxytag: member="stm32l1xx.h::USB_EP1R_STAT_TX_1" ref="ga7b8c1dc47238a31ff9141be84af85b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa01818d183df56ba169b41f9cb92693e"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_CTR_RX" ref="gaa01818d183df56ba169b41f9cb92693e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga7edfd23fc4691ebdb71644f473d6d135"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_CTR_TX" ref="ga7edfd23fc4691ebdb71644f473d6d135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga326b63c254cb1c8ebc398344cb02d1d8"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_DTOG_RX" ref="ga326b63c254cb1c8ebc398344cb02d1d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="gaa05c1c21c954c62f693262b673150938"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_DTOG_TX" ref="gaa05c1c21c954c62f693262b673150938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gaffc4382ff093763783047c432fe09a12"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_EA" ref="gaffc4382ff093763783047c432fe09a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="gac7584ca4756416b5bc6d033f4c1696ec"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_EP_KIND" ref="gac7584ca4756416b5bc6d033f4c1696ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga0e42c6e450ff133d48721cfd674e2f6b"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_EP_TYPE" ref="ga0e42c6e450ff133d48721cfd674e2f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="ga543a5d09d3c3b2abcc16d793a0c71367"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_EP_TYPE_0" ref="ga543a5d09d3c3b2abcc16d793a0c71367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gacd2fd604944ab1664f86e65652af1164"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_EP_TYPE_1" ref="gacd2fd604944ab1664f86e65652af1164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga437b0f44882cc16d5828198bd488056f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_SETUP" ref="ga437b0f44882cc16d5828198bd488056f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="ga497ea16b0ed9e0992e4c896032304df8"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_STAT_RX" ref="ga497ea16b0ed9e0992e4c896032304df8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga7a3f003cf99146d6e081937528b55414"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_STAT_RX_0" ref="ga7a3f003cf99146d6e081937528b55414" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga79fbc5adeb91de8cebc00420a8dbf973"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_STAT_RX_1" ref="ga79fbc5adeb91de8cebc00420a8dbf973" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga72f1f93adc3349b90a2945a01cad0919"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_STAT_TX" ref="ga72f1f93adc3349b90a2945a01cad0919" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="gabadb70a506a9cf0b55eb068b3ac0b00f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_STAT_TX_0" ref="gabadb70a506a9cf0b55eb068b3ac0b00f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gae90b53c11f221d755ea4580d5f1c1272"></a><!-- doxytag: member="stm32l1xx.h::USB_EP2R_STAT_TX_1" ref="gae90b53c11f221d755ea4580d5f1c1272" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga21d65ea974a9dd9cc481de80c11d3675"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_CTR_RX" ref="ga21d65ea974a9dd9cc481de80c11d3675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga72e92978d1718ed42354990dda6aade6"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_CTR_TX" ref="ga72e92978d1718ed42354990dda6aade6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="gad3c2a17608b681cb8e787e18ce2dc1ac"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_DTOG_RX" ref="gad3c2a17608b681cb8e787e18ce2dc1ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="ga83a06d117379ef703154fa597a16a153"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_DTOG_TX" ref="ga83a06d117379ef703154fa597a16a153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="ga8103ec24894479d4215ea1f73a1def2d"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_EA" ref="ga8103ec24894479d4215ea1f73a1def2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga77d4af5f3ff4983a17615aa6ba5d28a2"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_EP_KIND" ref="ga77d4af5f3ff4983a17615aa6ba5d28a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="gac551f5a107469c923c8e8e89c707d280"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_EP_TYPE" ref="gac551f5a107469c923c8e8e89c707d280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="gadfd48b4b976c45806d032ce78a5f76d3"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_EP_TYPE_0" ref="gadfd48b4b976c45806d032ce78a5f76d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaaa2bc881917c5d7809842c32f49d8a0f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_EP_TYPE_1" ref="gaaa2bc881917c5d7809842c32f49d8a0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gabcc3dd0a7eb110e4bfaf6120a1ce4d68"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_SETUP" ref="gabcc3dd0a7eb110e4bfaf6120a1ce4d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="gacea3f225ef6c9d9a4689f93a8de2cf19"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_STAT_RX" ref="gacea3f225ef6c9d9a4689f93a8de2cf19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga910b585e43e597a50f2e526faa648ee2"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_STAT_RX_0" ref="ga910b585e43e597a50f2e526faa648ee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9766d9c6cfb0bdd7e408d06d26d6b801"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_STAT_RX_1" ref="ga9766d9c6cfb0bdd7e408d06d26d6b801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga43442a705ddb3716213aeed77cb2c202"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_STAT_TX" ref="ga43442a705ddb3716213aeed77cb2c202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga7c150a6637cf9cf296644d0444295902"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_STAT_TX_0" ref="ga7c150a6637cf9cf296644d0444295902" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa3c0a133713e0f757e8747b2991351c9"></a><!-- doxytag: member="stm32l1xx.h::USB_EP3R_STAT_TX_1" ref="gaa3c0a133713e0f757e8747b2991351c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga14f2784a645fc6e657035150b6a3d9d7"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_CTR_RX" ref="ga14f2784a645fc6e657035150b6a3d9d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="gad9454e43b3d9813ddc09475ab09855ca"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_CTR_TX" ref="gad9454e43b3d9813ddc09475ab09855ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="gac166ef194c7f31377a4f17958f7639cf"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_DTOG_RX" ref="gac166ef194c7f31377a4f17958f7639cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="ga29acf144e69977a5cf0ca9374f79cb27"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_DTOG_TX" ref="ga29acf144e69977a5cf0ca9374f79cb27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gab8d0f2c5284ca348cc99e3e5c4294668"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_EA" ref="gab8d0f2c5284ca348cc99e3e5c4294668" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="gab2a9a454cb564b08e3bb62359d4092f9"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_EP_KIND" ref="gab2a9a454cb564b08e3bb62359d4092f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="gad1044c4ac3997a06e29a1681b922d702"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_EP_TYPE" ref="gad1044c4ac3997a06e29a1681b922d702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="gacafaf594d7356d1a4d971d32a41722d2"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_EP_TYPE_0" ref="gacafaf594d7356d1a4d971d32a41722d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaff26b871511d2ab485af97d52f1f0623"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_EP_TYPE_1" ref="gaff26b871511d2ab485af97d52f1f0623" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gad7087793d622a63056920f112fca7615"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_SETUP" ref="gad7087793d622a63056920f112fca7615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="gab0512a877b5b5705f0fcf9b9a30bc597"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_STAT_RX" ref="gab0512a877b5b5705f0fcf9b9a30bc597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga36a7fcb65f04cb50ad4c6a02de4d0731"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_STAT_RX_0" ref="ga36a7fcb65f04cb50ad4c6a02de4d0731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga52086da3ad4981cef263854bdde59846"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_STAT_RX_1" ref="ga52086da3ad4981cef263854bdde59846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaacf811e41751fefda5d9077cad2ba60b"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_STAT_TX" ref="gaacf811e41751fefda5d9077cad2ba60b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga5e6b3c1e98e1413500545da080595e46"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_STAT_TX_0" ref="ga5e6b3c1e98e1413500545da080595e46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga67bbda2420d5fdb9f8892ed5c9e68549"></a><!-- doxytag: member="stm32l1xx.h::USB_EP4R_STAT_TX_1" ref="ga67bbda2420d5fdb9f8892ed5c9e68549" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga69b154f94e7c1c8f90a654181439fc25"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_CTR_RX" ref="ga69b154f94e7c1c8f90a654181439fc25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga3458aa82347b2509fe87e1b372c79d24"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_CTR_TX" ref="ga3458aa82347b2509fe87e1b372c79d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga7ef8b07bce336d51ce1e38c9eba6a4d4"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_DTOG_RX" ref="ga7ef8b07bce336d51ce1e38c9eba6a4d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="ga55a4774972a2264a41dc414fcc63fa49"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_DTOG_TX" ref="ga55a4774972a2264a41dc414fcc63fa49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gad14f464f2f9fb4191c28cf62c1562b40"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_EA" ref="gad14f464f2f9fb4191c28cf62c1562b40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga41083108d46af2976d56c78bb3d2ac2d"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_EP_KIND" ref="ga41083108d46af2976d56c78bb3d2ac2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga53060d1aa68286e5cd9896d54a47b297"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_EP_TYPE" ref="ga53060d1aa68286e5cd9896d54a47b297" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="ga08ae60a01bef3a95d1ba57dbbc6ec2b6"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_EP_TYPE_0" ref="ga08ae60a01bef3a95d1ba57dbbc6ec2b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga42091c492178dd4d3855df3d94c78ff9"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_EP_TYPE_1" ref="ga42091c492178dd4d3855df3d94c78ff9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaf3f5e59be6b6ec7e7b4350df7bde1c3e"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_SETUP" ref="gaf3f5e59be6b6ec7e7b4350df7bde1c3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="gaae708de938ec30cdb7d69dcb67d7b88d"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_STAT_RX" ref="gaae708de938ec30cdb7d69dcb67d7b88d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga3b412c07cfdd1de667d8d5a87b75edf0"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_STAT_RX_0" ref="ga3b412c07cfdd1de667d8d5a87b75edf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga1bc6885776f3f10c9b60b425a7160e02"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_STAT_RX_1" ref="ga1bc6885776f3f10c9b60b425a7160e02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga1a66a56092148b1468f7739d966a88e6"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_STAT_TX" ref="ga1a66a56092148b1468f7739d966a88e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga40a56951790502a094b0ca005f059d04"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_STAT_TX_0" ref="ga40a56951790502a094b0ca005f059d04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga562ee96f7835677e479a8b0e3e4fff3a"></a><!-- doxytag: member="stm32l1xx.h::USB_EP5R_STAT_TX_1" ref="ga562ee96f7835677e479a8b0e3e4fff3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gac33fef6492f76bfd9226e50690c2aeb9"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_CTR_RX" ref="gac33fef6492f76bfd9226e50690c2aeb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception </p>

</div>
</div>
<a class="anchor" id="ga1b40906a07a144c1e85befee6a52f8ae"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_CTR_TX" ref="ga1b40906a07a144c1e85befee6a52f8ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="ga4f5529ee2b7f146c5fe8f1211c6d654a"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_DTOG_RX" ref="ga4f5529ee2b7f146c5fe8f1211c6d654a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="ga856ec5e4b02785b27b947bfd3ea2347c"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_DTOG_TX" ref="ga856ec5e4b02785b27b947bfd3ea2347c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="gab580a153e80a29d9a9e3bf092e3f9b18"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_EA" ref="gab580a153e80a29d9a9e3bf092e3f9b18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga38ccd0cc4d5fbfa074145bdc8b5f4364"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_EP_KIND" ref="ga38ccd0cc4d5fbfa074145bdc8b5f4364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="gaa2f3826ba70579298c3c65e04d906034"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_EP_TYPE" ref="gaa2f3826ba70579298c3c65e04d906034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="gaf594c2e471ad52d40258609f41391744"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_EP_TYPE_0" ref="gaf594c2e471ad52d40258609f41391744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga44020d31623bb3926810aa2ac37d6b1f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_EP_TYPE_1" ref="ga44020d31623bb3926810aa2ac37d6b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa457c6b4828efcdd0776701d5674b18a"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_SETUP" ref="gaa457c6b4828efcdd0776701d5674b18a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="ga716323a13ae3dcf191477adaf541c543"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_STAT_RX" ref="ga716323a13ae3dcf191477adaf541c543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="ga892f49ced775693aaef2a4a1dc587356"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_STAT_RX_0" ref="ga892f49ced775693aaef2a4a1dc587356" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga8c92886f22d28a575c5af29c8cfd0333"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_STAT_RX_1" ref="ga8c92886f22d28a575c5af29c8cfd0333" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga28dfec5b19802ed681ff9b61f31a3b6f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_STAT_TX" ref="ga28dfec5b19802ed681ff9b61f31a3b6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga1e4603d6adc29d8c5f424dae1624752e"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_STAT_TX_0" ref="ga1e4603d6adc29d8c5f424dae1624752e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gac6cc32a6857d84de8c378718adbf01d2"></a><!-- doxytag: member="stm32l1xx.h::USB_EP6R_STAT_TX_1" ref="gac6cc32a6857d84de8c378718adbf01d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga57462394edc3a3da2f06671ec5532500"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_CTR_RX" ref="ga57462394edc3a3da2f06671ec5532500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for reception Common registers </p>

</div>
</div>
<a class="anchor" id="ga2c66ffcbfaa2ef979d04c608f16d61b1"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_CTR_TX" ref="ga2c66ffcbfaa2ef979d04c608f16d61b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer for transmission </p>

</div>
</div>
<a class="anchor" id="gaf3cf359b15d3ae41c1687b8adc92bd4b"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_DTOG_RX" ref="gaf3cf359b15d3ae41c1687b8adc92bd4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for reception transfers </p>

</div>
</div>
<a class="anchor" id="gaf6314cddfd8f778397052c4cfb7a564e"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_DTOG_TX" ref="gaf6314cddfd8f778397052c4cfb7a564e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Toggle, for transmission transfers </p>

</div>
</div>
<a class="anchor" id="ga7d3552066cff58ccb5d14e6544376bf2"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_EA" ref="ga7d3552066cff58ccb5d14e6544376bf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Address </p>

</div>
</div>
<a class="anchor" id="ga4f45620f93bc35cdc97f49c2296c4c5a"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_EP_KIND" ref="ga4f45620f93bc35cdc97f49c2296c4c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Kind </p>

</div>
</div>
<a class="anchor" id="ga8008f19cb9807a33e251ede8634bba92"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_EP_TYPE" ref="ga8008f19cb9807a33e251ede8634bba92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</a>&#160;&#160;&#160;((uint16_t)0x0600)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>EP_TYPE[1:0] bits (Endpoint type) </p>

</div>
</div>
<a class="anchor" id="gad35be686df9d41fe31b97dcbbb4121ac"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_EP_TYPE_0" ref="gad35be686df9d41fe31b97dcbbb4121ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaa71ac160279048c68a8fa9dc9418b68f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_EP_TYPE_1" ref="gaa71ac160279048c68a8fa9dc9418b68f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gab6542407d1b4fc193be57fef798f5b40"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_SETUP" ref="gab6542407d1b4fc193be57fef798f5b40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Setup transaction completed </p>

</div>
</div>
<a class="anchor" id="ga1a6297f8f4d92d046da5f5ed0b7df8bf"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_STAT_RX" ref="ga1a6297f8f4d92d046da5f5ed0b7df8bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</a>&#160;&#160;&#160;((uint16_t)0x3000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_RX[1:0] bits (Status bits, for reception transfers) </p>

</div>
</div>
<a class="anchor" id="gab1c69e0a08464ae204eeda0d32a0e5cf"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_STAT_RX_0" ref="gab1c69e0a08464ae204eeda0d32a0e5cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga28a0b7a215abd309bd235b94e7105d0e"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_STAT_RX_1" ref="ga28a0b7a215abd309bd235b94e7105d0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa54931d69b103edd1645da14aa95cd2f"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_STAT_TX" ref="gaa54931d69b103edd1645da14aa95cd2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</a>&#160;&#160;&#160;((uint16_t)0x0030)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>STAT_TX[1:0] bits (Status bits, for transmission transfers) </p>

</div>
</div>
<a class="anchor" id="ga82501bdb4d24970c55d1665419f0fd08"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_STAT_TX_0" ref="ga82501bdb4d24970c55d1665419f0fd08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga52da5e2f3fe1ef908d1cab542453e439"></a><!-- doxytag: member="stm32l1xx.h::USB_EP7R_STAT_TX_1" ref="ga52da5e2f3fe1ef908d1cab542453e439" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga5d3be7ef58e1f59a72987d64aa5659b7"></a><!-- doxytag: member="stm32l1xx.h::USB_FNR_FN" ref="ga5d3be7ef58e1f59a72987d64aa5659b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;((uint16_t)0x07FF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame Number </p>

</div>
</div>
<a class="anchor" id="gaa1a3b491dc96066d1123013fad4d2212"></a><!-- doxytag: member="stm32l1xx.h::USB_FNR_LCK" ref="gaa1a3b491dc96066d1123013fad4d2212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Locked </p>

</div>
</div>
<a class="anchor" id="ga2ea5d4b642e7fb5143bbc4e87c1bcf77"></a><!-- doxytag: member="stm32l1xx.h::USB_FNR_LSOF" ref="ga2ea5d4b642e7fb5143bbc4e87c1bcf77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;((uint16_t)0x1800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lost SOF </p>

</div>
</div>
<a class="anchor" id="ga111fda8e4479562f1de1891f33e795e2"></a><!-- doxytag: member="stm32l1xx.h::USB_FNR_RXDM" ref="ga111fda8e4479562f1de1891f33e795e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Data - Line Status </p>

</div>
</div>
<a class="anchor" id="gaac5d46bbb39223fc1b5fda13cfa8f933"></a><!-- doxytag: member="stm32l1xx.h::USB_FNR_RXDP" ref="gaac5d46bbb39223fc1b5fda13cfa8f933" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Data + Line Status </p>

</div>
</div>
<a class="anchor" id="gaf7f60ffd5846c9e50d93ae095290c575"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_CTR" ref="gaf7f60ffd5846c9e50d93ae095290c575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;((uint16_t)0x8000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correct Transfer </p>

</div>
</div>
<a class="anchor" id="ga81c3cbe7072f6821b808037365962a93"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_DIR" ref="ga81c3cbe7072f6821b808037365962a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Direction of transaction </p>

</div>
</div>
<a class="anchor" id="ga7aaa1c2bc97b02f8eac69a9a565ad73f"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_EP_ID" ref="ga7aaa1c2bc97b02f8eac69a9a565ad73f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;((uint16_t)0x000F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endpoint Identifier </p>

</div>
</div>
<a class="anchor" id="ga50875e0075a050305a676eadcf6a5c3a"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_ERR" ref="ga50875e0075a050305a676eadcf6a5c3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;((uint16_t)0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error </p>

</div>
</div>
<a class="anchor" id="ga7b163b7bdc25b4f0671ec2c79cf10c88"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_ESOF" ref="ga7b163b7bdc25b4f0671ec2c79cf10c88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Expected Start Of Frame </p>

</div>
</div>
<a class="anchor" id="gaa4581fce2e7008ea4be136cdfc3936e0"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_PMAOVR" ref="gaa4581fce2e7008ea4be136cdfc3936e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;((uint16_t)0x4000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Packet Memory Area Over / Underrun </p>

</div>
</div>
<a class="anchor" id="ga937fa6afcc3a8fa3b3597ac81b39216b"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_RESET" ref="ga937fa6afcc3a8fa3b3597ac81b39216b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;((uint16_t)0x0400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB RESET request </p>

</div>
</div>
<a class="anchor" id="ga91395f98d9e70d3addcfa2aaca531529"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_SOF" ref="ga91395f98d9e70d3addcfa2aaca531529" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start Of Frame </p>

</div>
</div>
<a class="anchor" id="gaa4853d529d9326e3d24ef5fd2861b7d1"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_SUSP" ref="gaa4853d529d9326e3d24ef5fd2861b7d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;((uint16_t)0x0800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Suspend mode request </p>

</div>
</div>
<a class="anchor" id="ga84e13c7c106d028a20a8af0244f66532"></a><!-- doxytag: member="stm32l1xx.h::USB_ISTR_WKUP" ref="ga84e13c7c106d028a20a8af0244f66532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;((uint16_t)0x1000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wake up </p>

</div>
</div>
<a class="anchor" id="ga931941dc5d795502371ac5dd8fbac1e9"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_EWI" ref="ga931941dc5d795502371ac5dd8fbac1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint16_t)0x0200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Early Wakeup Interrupt </p>

</div>
</div>
<a class="anchor" id="gabfbb9991bd6a3699399ca569c71fe8c9"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_W" ref="gabfbb9991bd6a3699399ca569c71fe8c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint16_t)0x007F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>W[6:0] bits (7-bit window value) </p>

</div>
</div>
<a class="anchor" id="gae37e08098d003f44eb8770a9d9bd40d0"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_W0" ref="gae37e08098d003f44eb8770a9d9bd40d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;((uint16_t)0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga698b68239773862647ef5f9d963b80c4"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_W1" ref="ga698b68239773862647ef5f9d963b80c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;((uint16_t)0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga166845425e89d01552bac0baeec686d9"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_W2" ref="ga166845425e89d01552bac0baeec686d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;((uint16_t)0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="ga344253edc9710aa6db6047b76cce723b"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_W3" ref="ga344253edc9710aa6db6047b76cce723b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;((uint16_t)0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaec3a0817a2dcde78414d02c0cb5d201d"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_W4" ref="gaec3a0817a2dcde78414d02c0cb5d201d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;((uint16_t)0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="ga8032c21626b10fcf5cd8ad36bc051663"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_W5" ref="ga8032c21626b10fcf5cd8ad36bc051663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;((uint16_t)0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="ga106cdb96da03ce192628f54cefcbec2f"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_W6" ref="ga106cdb96da03ce192628f54cefcbec2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;((uint16_t)0x0040)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="ga067b1d8238f1d5613481aba71a946638"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_WDGTB" ref="ga067b1d8238f1d5613481aba71a946638" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint16_t)0x0180)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WDGTB[1:0] bits (Timer Base) </p>

</div>
</div>
<a class="anchor" id="ga4858525604534e493b8a09e0b04ace61"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_WDGTB0" ref="ga4858525604534e493b8a09e0b04ace61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;((uint16_t)0x0080)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="ga9d53e6fa74c43522ebacd6dd6f450d33"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CFR_WDGTB1" ref="ga9d53e6fa74c43522ebacd6dd6f450d33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;((uint16_t)0x0100)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="ga400774feb33ed7544d57d6a0a76e0f70"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_T" ref="ga400774feb33ed7544d57d6a0a76e0f70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t)0x7F)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>T[6:0] bits (7-Bit counter (MSB to LSB)) </p>

</div>
</div>
<a class="anchor" id="ga4d510237467b8e10ca1001574671ad8e"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_T0" ref="ga4d510237467b8e10ca1001574671ad8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 0 </p>

</div>
</div>
<a class="anchor" id="gaed4b5d3f4d2e0540058fd2253a8feb95"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_T1" ref="gaed4b5d3f4d2e0540058fd2253a8feb95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t)0x02)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 1 </p>

</div>
</div>
<a class="anchor" id="gaa4e9559da387f10bac2dc8ab0d4f6e6c"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_T2" ref="gaa4e9559da387f10bac2dc8ab0d4f6e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t)0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 2 </p>

</div>
</div>
<a class="anchor" id="gab1e344f4a12c60e57cb643511379b261"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_T3" ref="gab1e344f4a12c60e57cb643511379b261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t)0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 3 </p>

</div>
</div>
<a class="anchor" id="gaf1f89d17eb4b3bb1b67c2b0185061e45"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_T4" ref="gaf1f89d17eb4b3bb1b67c2b0185061e45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t)0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 4 </p>

</div>
</div>
<a class="anchor" id="gadc9870e0e3a5c171b9c1db817afcf0ee"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_T5" ref="gadc9870e0e3a5c171b9c1db817afcf0ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t)0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 5 </p>

</div>
</div>
<a class="anchor" id="gab3a493575c9a7c6006a3af9d13399268"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_T6" ref="gab3a493575c9a7c6006a3af9d13399268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t)0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit 6 </p>

</div>
</div>
<a class="anchor" id="gab647e9997b8b8e67de72af1aaea3f52f"></a><!-- doxytag: member="stm32l1xx.h::WWDG_CR_WDGA" ref="gab647e9997b8b8e67de72af1aaea3f52f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t)0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Activation bit </p>

</div>
</div>
<a class="anchor" id="ga96cf9ddd91b6079c5aceef6f3e857b69"></a><!-- doxytag: member="stm32l1xx.h::WWDG_SR_EWIF" ref="ga96cf9ddd91b6079c5aceef6f3e857b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint8_t)0x01)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Early Wakeup Interrupt Flag </p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 6 2012 21:45:11 for mg-stm32l_acquisition_supervisor by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
