library IEEE;
use IEEE.std_logic.all;
use IEEE.std_logic_1164.all;

entity Sorter is
	port
	(
		-- Input ports
		CLK		: in  <type>;
		CLK		: in  <type>;
		-- Output ports
		<name>	: out <type>;
	);
end Sorter;


-- Library Clause(s) (optional)
-- Use Clause(s) (optional)

architecture <arch_name> of <entity_name> is

	-- Declarations (optional)

begin

	-- A component declaration declares the interface of an entity or
-- a design unit written in another language.  VHDL requires that
-- you declare a component if you do not intend to instantiate
-- an entity directly.	The component need not declare all the
-- generics and ports in the entity.  It may omit generics/ports
-- with default values.

component <component_name>

	generic
	(
		<name> : <type>;
		<name> : <type> := <default_value>
	);

	port
	(
		-- Input ports
		<name>	: in  <type>;
		<name>	: in  <type> := <default_value>;

		-- Inout ports
		<name>	: inout <type>;

		-- Output ports
		<name>	: out <type>;
		<name>	: out <type> := <default_value>
	);

end component;

-- A component declaration declares the interface of an entity or
-- a design unit written in another language.  VHDL requires that
-- you declare a component if you do not intend to instantiate
-- an entity directly.	The component need not declare all the
-- generics and ports in the entity.  It may omit generics/ports
-- with default values.

component <component_name>

	generic
	(
		<name> : <type>;
		<name> : <type> := <default_value>
	);

	port
	(
		-- Input ports
		<name>	: in  <type>;
		<name>	: in  <type> := <default_value>;

		-- Inout ports
		<name>	: inout <type>;

		-- Output ports
		<name>	: out <type>;
		<name>	: out <type> := <default_value>
	);

end component;



end <arch_name>;

