Analysis & Synthesis report for part3
Thu May 26 01:40:20 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 10. State Machine - |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram
 17. Source assignments for fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram
 18. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 19. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 20. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 21. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 22. Parameter Settings for User Entity Instance: fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component
 23. Parameter Settings for User Entity Instance: fir_filter:FILTER_LEFT|vDFFE:accumulator
 24. Parameter Settings for User Entity Instance: fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component
 25. Parameter Settings for User Entity Instance: fir_filter:FILTER_RIGHT|vDFFE:accumulator
 26. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 27. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 28. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 29. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 30. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 31. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 32. Parameter Settings for User Entity Instance: audio_codec:codec
 33. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 34. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 35. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 36. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 37. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 38. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 40. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 41. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 42. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 43. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 44. scfifo Parameter Settings by Entity Instance
 45. altpll Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 47. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 48. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 49. Port Connectivity Checks: "fir_filter:FILTER_RIGHT"
 50. Port Connectivity Checks: "fir_filter:FILTER_LEFT|vDFFE:accumulator"
 51. Port Connectivity Checks: "fir_filter:FILTER_LEFT|fifo391:FIFO"
 52. Port Connectivity Checks: "fir_filter:FILTER_LEFT|noise_generator:ng"
 53. Port Connectivity Checks: "fir_filter:FILTER_LEFT"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 26 01:40:20 2022       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; part3                                       ;
; Top-level Entity Name           ; part3                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 293                                         ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,292                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part3              ; part3              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+------------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                                                ; Library ;
+------------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; ../part3.v                         ; yes             ; User Verilog HDL File             ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v                            ;         ;
; fifo391.v                          ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v                          ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf                                                           ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                                        ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                         ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                         ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                                         ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                         ;         ;
; aglobal191.inc                     ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                       ;         ;
; db/scfifo_vde1.tdf                 ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf                 ;         ;
; db/a_dpfifo_1nc1.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf               ;         ;
; db/a_fefifo_08f.tdf                ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_fefifo_08f.tdf                ;         ;
; db/cntr_1h7.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_1h7.tdf                    ;         ;
; db/altsyncram_dru1.tdf             ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf             ;         ;
; db/cntr_lgb.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_lgb.tdf                    ;         ;
; clock_generator.v                  ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v                  ;         ;
; altpll.tdf                         ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                           ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                      ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;         ;
; db/altpll_1uu1.tdf                 ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altpll_1uu1.tdf                 ;         ;
; audio_and_video_config.v           ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v           ;         ;
; altera_up_slow_clock_generator.v   ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_slow_clock_generator.v   ;         ;
; altera_up_i2c_av_auto_initialize.v ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_i2c_av_auto_initialize.v ;         ;
; altera_up_i2c.v                    ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_i2c.v                    ;         ;
; audio_codec.v                      ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v                      ;         ;
; altera_up_clock_edge.v             ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_clock_edge.v             ;         ;
; altera_up_audio_in_deserializer.v  ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_in_deserializer.v  ;         ;
; altera_up_audio_bit_counter.v      ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_bit_counter.v      ;         ;
; altera_up_sync_fifo.v              ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v              ;         ;
; db/scfifo_8ba1.tdf                 ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_8ba1.tdf                 ;         ;
; db/a_dpfifo_r2a1.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf               ;         ;
; db/altsyncram_p3i1.tdf             ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_p3i1.tdf             ;         ;
; db/cmpr_6l8.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cmpr_6l8.tdf                    ;         ;
; db/cntr_h2b.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_h2b.tdf                    ;         ;
; db/cntr_u27.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_u27.tdf                    ;         ;
; db/cntr_i2b.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_i2b.tdf                    ;         ;
; altera_up_audio_out_serializer.v   ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_out_serializer.v   ;         ;
+------------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 274            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 463            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 71             ;
;     -- 5 input functions                    ; 83             ;
;     -- 4 input functions                    ; 51             ;
;     -- <=3 input functions                  ; 253            ;
;                                             ;                ;
; Dedicated logic registers                   ; 293            ;
;                                             ;                ;
; I/O pins                                    ; 11             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 12292          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 391            ;
; Total fan-out                               ; 4351           ;
; Average fan-out                             ; 4.96           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                         ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |part3                                                        ; 463 (49)            ; 293 (0)                   ; 12292             ; 0          ; 11   ; 0            ; |part3                                                                                                                                                                                                                      ; part3                            ; work         ;
;    |audio_and_video_config:cfg|                               ; 97 (2)              ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_and_video_config:cfg                                                                                                                                                                                           ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                              ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 62 (62)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                          ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                     ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:codec|                                        ; 269 (12)            ; 228 (2)                   ; 12288             ; 0          ; 0    ; 0            ; |part3|audio_codec:codec                                                                                                                                                                                                    ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                              ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                            ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                               ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                              ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                   ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                              ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram      ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb          ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr              ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter       ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                              ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                             ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                  ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                             ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram     ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb         ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr             ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter      ; cntr_u27                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 145 (49)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                               ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                    ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                               ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram       ; altsyncram_p3i1                  ; work         ;
;                      |cmpr_6l8:almost_full_comparer|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer ; cmpr_6l8                         ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb           ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr               ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter        ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                               ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                              ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                   ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                              ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram      ; altsyncram_p3i1                  ; work         ;
;                      |cmpr_6l8:three_comparison|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison    ; cmpr_6l8                         ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb          ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr              ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter       ; cntr_u27                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                    ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                               ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                    ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|clock_generator:my_clock_gen                                                                                                                                                                                         ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                         ; altpll                           ; work         ;
;          |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part3|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                              ; altpll_1uu1                      ; work         ;
;    |fir_filter:FILTER_LEFT|                                   ; 24 (24)             ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_LEFT                                                                                                                                                                                               ; fir_filter                       ; work         ;
;       |fifo391:FIFO|                                          ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_LEFT|fifo391:FIFO                                                                                                                                                                                  ; fifo391                          ; work         ;
;          |scfifo:scfifo_component|                            ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component                                                                                                                                                          ; scfifo                           ; work         ;
;             |scfifo_vde1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated                                                                                                                               ; scfifo_vde1                      ; work         ;
;                |a_dpfifo_1nc1:dpfifo|                         ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo                                                                                                          ; a_dpfifo_1nc1                    ; work         ;
;                   |altsyncram_dru1:FIFOram|                   ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram                                                                                  ; altsyncram_dru1                  ; work         ;
;    |fir_filter:FILTER_RIGHT|                                  ; 24 (24)             ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_RIGHT                                                                                                                                                                                              ; fir_filter                       ; work         ;
;       |fifo391:FIFO|                                          ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_RIGHT|fifo391:FIFO                                                                                                                                                                                 ; fifo391                          ; work         ;
;          |scfifo:scfifo_component|                            ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component                                                                                                                                                         ; scfifo                           ; work         ;
;             |scfifo_vde1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated                                                                                                                              ; scfifo_vde1                      ; work         ;
;                |a_dpfifo_1nc1:dpfifo|                         ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo                                                                                                         ; a_dpfifo_1nc1                    ; work         ;
;                   |altsyncram_dru1:FIFOram|                   ; 0 (0)               ; 0 (0)                     ; 2                 ; 0          ; 0    ; 0            ; |part3|fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram                                                                                 ; altsyncram_dru1                  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                        ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ALTSYNCRAM                                                                              ; M10K block ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None ;
; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ALTSYNCRAM                                                                             ; M10K block ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; writedata_right[23]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[23]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[22]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[22]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[21]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[21]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[20]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[20]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[19]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[19]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[18]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[18]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[17]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[17]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[16]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[16]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[15]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[15]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[14]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[14]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[13]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[13]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[12]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[12]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[11]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[11]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[10]                                 ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[10]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[9]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[9]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[8]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[8]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[7]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[7]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[6]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[6]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[5]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[5]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[4]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[4]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[3]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[3]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[2]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[2]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[1]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[1]                                   ; audio_codec:codec|write_ready ; yes                    ;
; writedata_right[0]                                  ; audio_codec:codec|write_ready ; yes                    ;
; writedata_left[0]                                   ; audio_codec:codec|write_ready ; yes                    ;
; Number of user-specified and inferred latches = 48  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                   ; Reason for Removal                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; fir_filter:FILTER_RIGHT|vDFFE:accumulator|out[0]                                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                                    ;
; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0..7]                              ; Stuck at GND due to stuck port clock_enable                                                                                                             ;
; fir_filter:FILTER_LEFT|vDFFE:accumulator|out[0]                                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                    ;
; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0..7]                               ; Stuck at GND due to stuck port clock_enable                                                                                                             ;
; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|b_full                                      ; Merged with fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|b_full ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                                                            ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0]                                                                                          ;
; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                 ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0..7]                        ; Stuck at GND due to stuck port clock_enable                                                                                                             ;
; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[0..7] ; Stuck at GND due to stuck port clock_enable                                                                                                             ;
; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0..7]                         ; Stuck at GND due to stuck port clock_enable                                                                                                             ;
; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[0..7]  ; Stuck at GND due to stuck port clock_enable                                                                                                             ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                     ; Lost fanout                                                                                                                                             ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                     ; Lost fanout                                                                                                                                             ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                     ; Lost fanout                                                                                                                                             ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                   ; Lost fanout                                                                                                                                             ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                   ; Lost fanout                                                                                                                                             ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                   ; Lost fanout                                                                                                                                             ;
; Total Number of Removed Registers = 62                                                                                                                                          ;                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|b_full ; Stuck at GND              ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|b_non_empty,                             ;
;                                                                                                                                             ; due to stuck port data_in ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|b_non_empty,                              ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[7],                        ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[6],                        ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[5],                        ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[4],                        ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[3],                        ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[2],                        ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[1],                        ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0],                        ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[7], ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[6], ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[3], ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[7],                         ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[6],                         ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[5],                         ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[4],                         ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[3],                         ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[2],                         ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[1],                         ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0],                         ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[7],  ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[6],  ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[5],  ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[4],  ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[3],  ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[2],  ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[1],  ;
;                                                                                                                                             ;                           ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw|counter_reg_bit[0]   ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 293   ;
; Number of registers using Synchronous Clear  ; 223   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 174   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |part3|audio_and_video_config:cfg|data_to_transfer[3]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part3|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |part3|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                  ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |part3|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                             ;
+-------------------------+-------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                   ;
; lpm_width               ; 24          ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                          ;
; CBXI_PARAMETER          ; scfifo_vde1 ; Untyped                                                          ;
+-------------------------+-------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_filter:FILTER_LEFT|vDFFE:accumulator ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                    ;
; lpm_width               ; 24          ; Signed Integer                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                           ;
; CBXI_PARAMETER          ; scfifo_vde1 ; Untyped                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_filter:FILTER_RIGHT|vDFFE:accumulator ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                        ;
; Entity Instance            ; fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component                                                                              ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component                                                                             ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_filter:FILTER_RIGHT"                                                                                                                           ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; write_ready ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reset       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_filter:FILTER_LEFT|vDFFE:accumulator"                                                                                ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[23..1]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_filter:FILTER_LEFT|fifo391:FIFO"                                                                                    ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; q     ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[23..1]" have no fanouts ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_filter:FILTER_LEFT|noise_generator:ng"                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[23..1]" have no fanouts ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_filter:FILTER_LEFT"                                                                                                                            ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; write_ready ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reset       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 293                         ;
;     ENA               ; 14                          ;
;     ENA SCLR          ; 160                         ;
;     SCLR              ; 63                          ;
;     plain             ; 56                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 463                         ;
;     arith             ; 154                         ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 72                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 304                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 72                          ;
;         4 data inputs ; 51                          ;
;         5 data inputs ; 83                          ;
;         6 data inputs ; 71                          ;
; boundary_port         ; 11                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 98                          ;
;                       ;                             ;
; Max LUT depth         ; 4.30                        ;
; Average LUT depth     ; 2.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu May 26 01:40:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at part3.v(129): truncated literal to match 3 bits File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 129
Info (12021): Found 4 design units, including 4 entities, in source file part3.v
    Info (12023): Found entity 1: part3 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 1
    Info (12023): Found entity 2: noise_generator File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 102
    Info (12023): Found entity 3: fir_filter File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 123
    Info (12023): Found entity 4: vDFFE File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 163
Warning (10236): Verilog HDL Implicit Net warning at part3.v(135): created implicit net for "noise" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at part3.v(147): created implicit net for "fifo_out" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 147
Warning (10236): Verilog HDL Implicit Net warning at part3.v(155): created implicit net for "CLOCK50" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 155
Warning (10236): Verilog HDL Implicit Net warning at part3.v(155): created implicit net for "acc_out" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 155
Info (12127): Elaborating entity "part3" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at part3.v(20): object "enable" assigned a value but never read File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 20
Info (10041): Inferred latch for "writedata_right[0]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[1]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[2]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[3]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[4]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[5]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[6]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[7]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[8]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[9]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[10]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[11]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[12]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[13]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[14]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[15]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[16]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[17]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[18]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[19]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[20]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[21]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[22]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_right[23]" at part3.v(29) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 29
Info (10041): Inferred latch for "writedata_left[0]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[1]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[2]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[3]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[4]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[5]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[6]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[7]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[8]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[9]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[10]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[11]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[12]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[13]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[14]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[15]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[16]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[17]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[18]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[19]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[20]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[21]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[22]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (10041): Inferred latch for "writedata_left[23]" at part3.v(28) File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 28
Info (12128): Elaborating entity "fir_filter" for hierarchy "fir_filter:FILTER_LEFT" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 33
Info (12128): Elaborating entity "noise_generator" for hierarchy "fir_filter:FILTER_LEFT|noise_generator:ng" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 135
Warning (12125): Using design file fifo391.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fifo391 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v Line: 40
Info (12128): Elaborating entity "fifo391" for hierarchy "fir_filter:FILTER_LEFT|fifo391:FIFO" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 149
Info (12128): Elaborating entity "scfifo" for hierarchy "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v Line: 81
Info (12130): Elaborated megafunction instantiation "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v Line: 81
Info (12133): Instantiated megafunction "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component" with the following parameter: File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/fifo391.v Line: 81
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_vde1.tdf
    Info (12023): Found entity 1: scfifo_vde1 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_vde1" for hierarchy "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1nc1.tdf
    Info (12023): Found entity 1: a_dpfifo_1nc1 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_1nc1" for hierarchy "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_vde1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf
    Info (12023): Found entity 1: a_fefifo_08f File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_fefifo_08f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_08f" for hierarchy "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf
    Info (12023): Found entity 1: cntr_1h7 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_1h7.tdf Line: 26
Info (12128): Elaborating entity "cntr_1h7" for hierarchy "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|a_fefifo_08f:fifo_state|cntr_1h7:count_usedw" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_fefifo_08f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dru1.tdf
    Info (12023): Found entity 1: altsyncram_dru1 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dru1" for hierarchy "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_lgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|cntr_lgb:rd_ptr_count" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_1nc1.tdf Line: 44
Info (12128): Elaborating entity "vDFFE" for hierarchy "fir_filter:FILTER_LEFT|vDFFE:accumulator" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 155
Warning (12125): Using design file clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock_generator File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v Line: 48
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 57
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file audio_and_video_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v Line: 49
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 67
Warning (12125): Using design file altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_slow_clock_generator.v Line: 53
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v Line: 180
Warning (12125): Using design file altera_up_i2c_av_auto_initialize.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_i2c_av_auto_initialize.v Line: 48
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v Line: 205
Warning (12125): Using design file altera_up_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_i2c.v Line: 48
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_and_video_config.v Line: 252
Warning (12125): Using design file audio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_codec File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v Line: 49
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 88
Warning (12125): Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_clock_edge.v Line: 48
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v Line: 181
Warning (12125): Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_in_deserializer.v Line: 47
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v Line: 238
Warning (12125): Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_bit_counter.v Line: 49
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_in_deserializer.v Line: 197
Warning (12125): Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v Line: 47
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_in_deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_sync_fifo.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/a_dpfifo_r2a1.tdf Line: 59
Warning (12125): Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_audio_out_serializer.v Line: 47
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/clock_generator.v Line: 134
Warning (12030): Port "ordered port 3" on the entity instantiation of "accumulator" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 155
Warning (12030): Port "q" on the entity instantiation of "FIFO" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 149
Warning (12030): Port "ordered port 3" on the entity instantiation of "ng" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v Line: 135
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[1]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 70
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[2]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 100
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[3]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 130
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[4]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 160
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[5]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 190
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[6]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 220
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[7]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 250
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[8]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 280
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[9]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 310
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[10]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 340
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[11]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 370
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[12]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 400
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[13]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 430
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[14]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 460
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[15]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 490
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[16]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 520
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[17]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 550
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[18]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 580
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[19]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 610
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[20]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 640
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[21]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 670
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[22]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 700
        Warning (14320): Synthesized away node "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[23]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 730
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[1]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 70
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[2]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 100
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[3]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 130
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[4]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 160
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[5]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 190
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[6]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 220
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[7]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 250
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[8]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 280
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[9]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 310
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[10]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 340
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[11]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 370
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[12]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 400
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[13]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 430
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[14]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 460
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[15]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 490
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[16]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 520
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[17]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 550
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[18]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 580
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[19]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 610
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[20]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 640
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[21]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 670
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[22]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 700
        Warning (14320): Synthesized away node "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|q_b[23]" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 730
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/altera_up_i2c_av_auto_initialize.v Line: 305
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "fir_filter:FILTER_LEFT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ALTSYNCRAM" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 36
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "fir_filter:FILTER_RIGHT|fifo391:FIFO|scfifo:scfifo_component|scfifo_vde1:auto_generated|a_dpfifo_1nc1:dpfifo|altsyncram_dru1:FIFOram|ALTSYNCRAM" File: C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/db/altsyncram_dru1.tdf Line: 36
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 637 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 527 logic cells
    Info (21064): Implemented 98 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Thu May 26 01:40:20 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:41


