Quartus II 32-bit
Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
15
1593
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
de2_115_sopc|synthesis|de2_115_sopc.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_irq_clock_crosser.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_irq_mapper.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_avalon_st_clock_crosser.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_avalon_st_pipeline_base.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_width_adapter.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_burst_uncompressor.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_mux_002.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_demux_010.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cmd_xbar_demux_002.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_mux_001.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_mux.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_demux_003.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_demux.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cmd_xbar_mux.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cmd_xbar_demux_001.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cmd_xbar_demux.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_reset_controller.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_reset_synchronizer.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_reset_controller.sdc
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_burst_adapter.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_traffic_limiter.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_010.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router_002.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_003.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_002.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router_001.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_master_agent.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_avalon_sc_fifo.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_slave_agent.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_merlin_master_translator.sv
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|cy7c67200_if.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_sysid.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.ocp
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.sdc
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_bht_ram.mif
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_dc_tag_ram.mif
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_ic_tag_ram.mif
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_jtag_debug_module_sysclk.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_jtag_debug_module_tck.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_jtag_debug_module_wrapper.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_mult_cell.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_ociram_default_contents.mif
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_oci_test_bench.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_rf_ram_a.mif
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_rf_ram_b.mif
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_test_bench.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_avalon_mm_clock_crossing_bridge.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_avalon_dc_fifo.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|vga_nios_ctrl.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|vga_osd_ram.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|vga_controller.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|img_ram.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_timer_stamp.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_pll.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_jtag_uart.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_jtag_uart_input_mutex.dat
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_jtag_uart_input_stream.dat
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_jtag_uart_output_stream.dat
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|seg7_if.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|terasic_sram.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_lcd.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_ledr.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_ledg.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_sw.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_sma_out.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_sma_in.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_key.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_sdram.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_sdram_test_component.v
lib_DE2_115_SOPC
de2_115_sopc|synthesis|submodules|de2_115_sopc_timer.v
lib_DE2_115_SOPC
-- End VHDL Libraries --
# entity
DE2_115_NIOS_HOST_MOUSE_VGA
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(0).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_nios_host_mouse_vga.v
34e9cc40b29a64d62427a0be7d49c2bd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
scfifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(16).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(16).cnf
# case_insensitive
# source_file
scfifo.tdf
7afcae4bbc351f59394fdbe37f7676e2
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
8
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_jr21
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo
}
# macro_sequence

# end
# entity
scfifo_jr21
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(17).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(17).cnf
# case_insensitive
# source_file
db|scfifo_jr21.tdf
f4ba9f2ee4a56ba0811673732ced9be
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_q131
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(18).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(18).cnf
# case_insensitive
# source_file
db|a_dpfifo_q131.tdf
addffccb22e9eac988482c5e723418bf
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_7cf
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(19).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(19).cnf
# case_insensitive
# source_file
db|a_fefifo_7cf.tdf
22e266a743ab6cb518ecaadae430de
7
# used_port {
wreq
-1
3
usedw_out5
-1
3
usedw_out4
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
}
# macro_sequence

# end
# entity
cntr_do7
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(20).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(20).cnf
# case_insensitive
# source_file
db|cntr_do7.tdf
e12fdcaaeefdb324d9b1683b7cf529
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
}
# macro_sequence

# end
# entity
dpram_nl21
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(21).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(21).cnf
# case_insensitive
# source_file
db|dpram_nl21.tdf
fea3f7d6c4d6770dae66d3ddec7fcc
7
# used_port {
wren
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_r1m1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(22).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(22).cnf
# case_insensitive
# source_file
db|altsyncram_r1m1.tdf
a05a9ecfdf3f767a6c978e0a699f8ee
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_1ob
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(23).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(23).cnf
# case_insensitive
# source_file
db|cntr_1ob.tdf
3e643af7f747443225cb96d8fcc77cda
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
}
# macro_sequence

# end
# entity
alt_jtag_atlantic
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(25).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_jtag_atlantic.v
8ac263c3c47663c1457066294dc3239b
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
INSTANCE_ID
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
00001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
DEF
SLD_AUTO_INSTANCE_INDEX
YES
PARAMETER_STRING
USR
LOG2_TXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
LOG2_RXFIFO_DEPTH
6
PARAMETER_SIGNED_DEC
USR
RESERVED
0
PARAMETER_SIGNED_DEC
DEF
DATA_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
NODE_IR_WIDTH
1
PARAMETER_SIGNED_DEC
DEF
SCAN_LENGTH
11
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(35).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(35).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
19
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
307200
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
16
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
38400
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M9K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
Img_DATA_115.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_B
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_0kq1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# macro_sequence

# end
# entity
altsyncram_0kq1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(36).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(36).cnf
# case_insensitive
# source_file
db|altsyncram_0kq1.tdf
d7fbe4a189c71bcc22778637ec17a3
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b15
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a18
-1
3
address_a17
-1
3
address_a16
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
img_data_115.hex
0
}
# macro_sequence

# end
# entity
decode_hua
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(37).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(37).cnf
# case_insensitive
# source_file
db|decode_hua.tdf
18c1a39885cb544cb473ab10bc96f5b6
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq37
-1
3
eq36
-1
3
eq35
-1
3
eq34
-1
3
eq33
-1
3
eq32
-1
3
eq31
-1
3
eq30
-1
3
eq3
-1
3
eq29
-1
3
eq28
-1
3
eq27
-1
3
eq26
-1
3
eq25
-1
3
eq24
-1
3
eq23
-1
3
eq22
-1
3
eq21
-1
3
eq20
-1
3
eq2
-1
3
eq19
-1
3
eq18
-1
3
eq17
-1
3
eq16
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_acu1:auto_generated|decode_hua:decode2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_acu1:auto_generated|decode_hua:wren_decode_a
}
# macro_sequence

# end
# entity
decode_aaa
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(38).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(38).cnf
# case_insensitive
# source_file
db|decode_aaa.tdf
b88d3d3318bdcf7f71e92ae8f19ca4
7
# used_port {
eq9
-1
3
eq8
-1
3
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq37
-1
3
eq36
-1
3
eq35
-1
3
eq34
-1
3
eq33
-1
3
eq32
-1
3
eq31
-1
3
eq30
-1
3
eq3
-1
3
eq29
-1
3
eq28
-1
3
eq27
-1
3
eq26
-1
3
eq25
-1
3
eq24
-1
3
eq23
-1
3
eq22
-1
3
eq21
-1
3
eq20
-1
3
eq2
-1
3
eq19
-1
3
eq18
-1
3
eq17
-1
3
eq16
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq12
-1
3
eq11
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_acu1:auto_generated|decode_aaa:rden_decode_b
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_5tb1:auto_generated|decode_aaa:rden_decode
}
# macro_sequence

# end
# entity
mux_1pb
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(39).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(39).cnf
# case_insensitive
# source_file
db|mux_1pb.tdf
c4c73ecef86c3e9e6bb126ab8ea443
7
# used_port {
sel5
-1
3
sel4
-1
3
sel3
-1
3
sel2
-1
3
sel1
-1
3
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data303
-1
3
data302
-1
3
data301
-1
3
data300
-1
3
data30
-1
3
data3
-1
3
data299
-1
3
data298
-1
3
data297
-1
3
data296
-1
3
data295
-1
3
data294
-1
3
data293
-1
3
data292
-1
3
data291
-1
3
data290
-1
3
data29
-1
3
data289
-1
3
data288
-1
3
data287
-1
3
data286
-1
3
data285
-1
3
data284
-1
3
data283
-1
3
data282
-1
3
data281
-1
3
data280
-1
3
data28
-1
3
data279
-1
3
data278
-1
3
data277
-1
3
data276
-1
3
data275
-1
3
data274
-1
3
data273
-1
3
data272
-1
3
data271
-1
3
data270
-1
3
data27
-1
3
data269
-1
3
data268
-1
3
data267
-1
3
data266
-1
3
data265
-1
3
data264
-1
3
data263
-1
3
data262
-1
3
data261
-1
3
data260
-1
3
data26
-1
3
data259
-1
3
data258
-1
3
data257
-1
3
data256
-1
3
data255
-1
3
data254
-1
3
data253
-1
3
data252
-1
3
data251
-1
3
data250
-1
3
data25
-1
3
data249
-1
3
data248
-1
3
data247
-1
3
data246
-1
3
data245
-1
3
data244
-1
3
data243
-1
3
data242
-1
3
data241
-1
3
data240
-1
3
data24
-1
3
data239
-1
3
data238
-1
3
data237
-1
3
data236
-1
3
data235
-1
3
data234
-1
3
data233
-1
3
data232
-1
3
data231
-1
3
data230
-1
3
data23
-1
3
data229
-1
3
data228
-1
3
data227
-1
3
data226
-1
3
data225
-1
3
data224
-1
3
data223
-1
3
data222
-1
3
data221
-1
3
data220
-1
3
data22
-1
3
data219
-1
3
data218
-1
3
data217
-1
3
data216
-1
3
data215
-1
3
data214
-1
3
data213
-1
3
data212
-1
3
data211
-1
3
data210
-1
3
data21
-1
3
data209
-1
3
data208
-1
3
data207
-1
3
data206
-1
3
data205
-1
3
data204
-1
3
data203
-1
3
data202
-1
3
data201
-1
3
data200
-1
3
data20
-1
3
data2
-1
3
data199
-1
3
data198
-1
3
data197
-1
3
data196
-1
3
data195
-1
3
data194
-1
3
data193
-1
3
data192
-1
3
data191
-1
3
data190
-1
3
data19
-1
3
data189
-1
3
data188
-1
3
data187
-1
3
data186
-1
3
data185
-1
3
data184
-1
3
data183
-1
3
data182
-1
3
data181
-1
3
data180
-1
3
data18
-1
3
data179
-1
3
data178
-1
3
data177
-1
3
data176
-1
3
data175
-1
3
data174
-1
3
data173
-1
3
data172
-1
3
data171
-1
3
data170
-1
3
data17
-1
3
data169
-1
3
data168
-1
3
data167
-1
3
data166
-1
3
data165
-1
3
data164
-1
3
data163
-1
3
data162
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_acu1:auto_generated|mux_1pb:mux3
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_5tb1:auto_generated|mux_1pb:mux2
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(41).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(41).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
19
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
307200
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M9K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
img_data_logo1151.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_1tc1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# macro_sequence

# end
# entity
altsyncram_1tc1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(42).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(42).cnf
# case_insensitive
# source_file
db|altsyncram_1tc1.tdf
4638119b41d4ca5a4c705b59ad852f
7
# used_port {
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a18
-1
3
address_a17
-1
3
address_a16
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
img_data_logo1151.mif
0
}
# macro_sequence

# end
# entity
img_index
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(43).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip|terasic_binary_vga_controller|hdl|img_index.v
ed7479ecbdc8532a1b21f856aff5ab2f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|img_index:img_index_inst
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(44).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(44).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M9K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
index_logo1151.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_gfc1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|img_index:img_index_inst|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_gfc1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(45).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(45).cnf
# case_insensitive
# source_file
db|altsyncram_gfc1.tdf
b610e88067438139bba8921ac46b439
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
index_logo1151.mif
0
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(49).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[7].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[8].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[7].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[8].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(55).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(55).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_cjd1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_cjd1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(56).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(56).cnf
# case_insensitive
# source_file
db|altsyncram_cjd1.tdf
471d9f47a5754f857774b992d0508c1
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(58).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(58).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
DE2_115_SOPC_cpu_ic_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_q8h1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_q8h1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(59).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(59).cnf
# case_insensitive
# source_file
db|altsyncram_q8h1.tdf
dada8e7ef29f56feee2266e4ad5246ae
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
de2_115_sopc_cpu_ic_tag_ram.mif
0
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_q8h1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(61).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(61).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
DE2_115_SOPC_cpu_bht_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_fsg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_fsg1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(62).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(62).cnf
# case_insensitive
# source_file
db|altsyncram_fsg1.tdf
af26b6234677f287e31b4c728b28020
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
de2_115_sopc_cpu_bht_ram.mif
0
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht|altsyncram:the_altsyncram|altsyncram_fsg1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(64).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(64).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
DE2_115_SOPC_cpu_rf_ram_a.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_fag1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_fag1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(65).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(65).cnf
# case_insensitive
# source_file
db|altsyncram_fag1.tdf
5cc99d3e86927d8e20d64bf377942fe2
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
de2_115_sopc_cpu_rf_ram_a.mif
0
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fag1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(67).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(67).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
DE2_115_SOPC_cpu_rf_ram_b.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_gag1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_gag1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(68).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(68).cnf
# case_insensitive
# source_file
db|altsyncram_gag1.tdf
e6f74a53d51d5823c0a4a15924e143a0
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
de2_115_sopc_cpu_rf_ram_b.mif
0
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gag1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(70).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(70).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
19
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
64
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
19
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
64
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
DE2_115_SOPC_cpu_dc_tag_ram.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_fhg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_fhg1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(71).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(71).cnf
# case_insensitive
# source_file
db|altsyncram_fhg1.tdf
19a6604f6ecdd3cbd724f11ec0426872
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
de2_115_sopc_cpu_dc_tag_ram.mif
0
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(73).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(73).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
512
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
512
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_kdf1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_kdf1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(74).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(74).cnf
# case_insensitive
# source_file
db|altsyncram_kdf1.tdf
3f25d35d9acf2ebdc4ab177fc724691f
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(76).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(76).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_r3d1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_r3d1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(77).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(77).cnf
# case_insensitive
# source_file
db|altsyncram_r3d1.tdf
d7f645cc2a34a28d3bd6b85b1f327f2f
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(79).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(79).cnf
# case_insensitive
# source_file
altmult_add.tdf
a1a3caa66e99327fa89b7539b428cc
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
32
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_mgr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altmult_add:the_altmult_add_part_1
}
# macro_sequence

# end
# entity
mult_add_mgr2
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(80).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(80).cnf
# case_insensitive
# source_file
db|mult_add_mgr2.tdf
62f4c2642cf16c8358d4edf7c10e9ab
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated
}
# macro_sequence

# end
# entity
ded_mult_ks81
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(81).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(81).cnf
# case_insensitive
# source_file
db|ded_mult_ks81.tdf
5ba041dc93b91a81bfa0e8a05695d
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
ena0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1
}
# macro_sequence

# end
# entity
dffpipe_93c
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(82).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(82).cnf
# case_insensitive
# source_file
db|dffpipe_93c.tdf
7e44a0632cf3624f2c9a5bf59f2b26
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d31
-1
3
d30
-1
3
d3
-1
3
d29
-1
3
d28
-1
3
d27
-1
3
d26
-1
3
d25
-1
3
d24
-1
3
d23
-1
3
d22
-1
3
d21
-1
3
d20
-1
3
d2
-1
3
d19
-1
3
d18
-1
3
d17
-1
3
d16
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
}
# macro_sequence

# end
# entity
altmult_add
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(83).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(83).cnf
# case_insensitive
# source_file
altmult_add.tdf
a1a3caa66e99327fa89b7539b428cc
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B1
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B2
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
UNREGISTERED
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR2
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
1
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
UNSIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_B
ACLR3
PARAMETER_UNKNOWN
DEF
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
16
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_ogr2
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
WIDTH_C
22
PARAMETER_UNKNOWN
DEF
LOADCONST_VALUE
64
PARAMETER_UNKNOWN
DEF
PREADDER_MODE
SIMPLE
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_0
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_1
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_2
ADD
PARAMETER_UNKNOWN
DEF
PREADDER_DIRECTION_3
ADD
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_C0
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_C0
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL0_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL1_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL2_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL3_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
COEFSEL0_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL1_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL2_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
COEFSEL3_ACLR
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY1
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_DELAY3
CLOCK0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR1
ACLR0
PARAMETER_UNKNOWN
DEF
SYSTOLIC_ACLR3
ACLR0
PARAMETER_UNKNOWN
DEF
COEF0_0
0
PARAMETER_UNKNOWN
DEF
COEF0_1
0
PARAMETER_UNKNOWN
DEF
COEF0_2
0
PARAMETER_UNKNOWN
DEF
COEF0_3
0
PARAMETER_UNKNOWN
DEF
COEF0_4
0
PARAMETER_UNKNOWN
DEF
COEF0_5
0
PARAMETER_UNKNOWN
DEF
COEF0_6
0
PARAMETER_UNKNOWN
DEF
COEF0_7
0
PARAMETER_UNKNOWN
DEF
COEF1_0
0
PARAMETER_UNKNOWN
DEF
COEF1_1
0
PARAMETER_UNKNOWN
DEF
COEF1_2
0
PARAMETER_UNKNOWN
DEF
COEF1_3
0
PARAMETER_UNKNOWN
DEF
COEF1_4
0
PARAMETER_UNKNOWN
DEF
COEF1_5
0
PARAMETER_UNKNOWN
DEF
COEF1_6
0
PARAMETER_UNKNOWN
DEF
COEF1_7
0
PARAMETER_UNKNOWN
DEF
COEF2_0
0
PARAMETER_UNKNOWN
DEF
COEF2_1
0
PARAMETER_UNKNOWN
DEF
COEF2_2
0
PARAMETER_UNKNOWN
DEF
COEF2_3
0
PARAMETER_UNKNOWN
DEF
COEF2_4
0
PARAMETER_UNKNOWN
DEF
COEF2_5
0
PARAMETER_UNKNOWN
DEF
COEF2_6
0
PARAMETER_UNKNOWN
DEF
COEF2_7
0
PARAMETER_UNKNOWN
DEF
COEF3_0
0
PARAMETER_UNKNOWN
DEF
COEF3_1
0
PARAMETER_UNKNOWN
DEF
COEF3_2
0
PARAMETER_UNKNOWN
DEF
COEF3_3
0
PARAMETER_UNKNOWN
DEF
COEF3_4
0
PARAMETER_UNKNOWN
DEF
COEF3_5
0
PARAMETER_UNKNOWN
DEF
COEF3_6
0
PARAMETER_UNKNOWN
DEF
COEF3_7
0
PARAMETER_UNKNOWN
DEF
WIDTH_COEF
18
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
ena0
-1
2
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
stratix_mac_out.inc
9ac89b9d6c98d3e379f29a56f74933
stratix_mac_mult.inc
39994655f1ee0a1246f2c1a60bc98e4
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altmult_add:the_altmult_add_part_2
}
# macro_sequence

# end
# entity
mult_add_ogr2
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(84).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(84).cnf
# case_insensitive
# source_file
db|mult_add_ogr2.tdf
6dec113ebe9b542ad8ec47893f9a53
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(89).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(89).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
DE2_115_SOPC_cpu_ociram_default_contents.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_j882
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_j882
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(90).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(90).cnf
# case_insensitive
# source_file
db|altsyncram_j882.tdf
d59295fd4724dcafea1f46743cf606
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
de2_115_sopc_cpu_ociram_default_contents.mif
0
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_j882:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(106).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(106).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_0a02
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
}
# macro_sequence

# end
# entity
altsyncram_0a02
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(107).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(107).cnf
# case_insensitive
# source_file
db|altsyncram_0a02.tdf
7f1d8ca8fb9b5437c6f596b2f4521689
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(110).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(112).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag_basic.v
9a76e15f497b79b6836bc2f5715d4ce
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action

PARAMETER_STRING
USR
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(113).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag_basic.v
9a76e15f497b79b6836bc2f5715d4ce
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
70
PARAMETER_SIGNED_DEC
USR
sld_type_id
34
PARAMETER_SIGNED_DEC
USR
sld_version
3
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_ir_width
2
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
420496896
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
altera_std_synchronizer_bundle
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(195).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_std_synchronizer_bundle.v
41e4e339b4451dd9d8e1144d9fdd51e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
width
1
PARAMETER_SIGNED_DEC
USR
depth
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync
}
# macro_sequence

# end
# entity
altera_std_synchronizer
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(196).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(196).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altera_std_synchronizer.v
3953f4d05760cbbea8ee11c946b3e47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
depth
3
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
pzdyqx
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(197).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(197).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pzdyqx0
10
PARAMETER_UNKNOWN
USR
pzdyqx9
1
PARAMETER_SIGNED_DEC
DEF
SLD_NODE_INFO
552448
PARAMETER_SIGNED_DEC
DEF
pzdyqx5
1
PARAMETER_UNKNOWN
USR
pzdyqx6
01101010111101110000000010100010
PARAMETER_UNKNOWN
USR
pzdyqx1
3600
PARAMETER_UNKNOWN
USR
pzdyqx3
12
PARAMETER_UNKNOWN
USR
pzdyqx2
0
PARAMETER_UNKNOWN
USR
pzdyqx4
1
PARAMETER_UNKNOWN
USR
}
# macro_sequence

# end
# entity
pzdyqx_impl
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(198).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(198).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pzdyqx0
10
PARAMETER_SIGNED_DEC
USR
pzdyqx9
1
PARAMETER_SIGNED_DEC
USR
pzdyqx5
1
PARAMETER_SIGNED_DEC
USR
pzdyqx6
01101010111101110000000010100010
PARAMETER_UNSIGNED_BIN
USR
pzdyqx1
3600
PARAMETER_SIGNED_DEC
USR
pzdyqx3
12
PARAMETER_SIGNED_DEC
USR
pzdyqx2
0
PARAMETER_SIGNED_DEC
USR
pzdyqx4
1
PARAMETER_SIGNED_DEC
USR
 constraint(pzdyqx6)
0 to 31
PARAMETER_STRING
USR
 constraint(ir_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
1 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
MDCK2395
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(199).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(199).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
osc_stages
14
PARAMETER_SIGNED_DEC
USR
osc_prescaler
8
PARAMETER_SIGNED_DEC
USR
clk_gen_width
27
PARAMETER_SIGNED_DEC
USR
}
# lmf
c:|altera|11.1sp2|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
CJQJ5354
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(200).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(200).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
19
PARAMETER_SIGNED_DEC
USR
modulus
0
PARAMETER_SIGNED_DEC
USR
 constraint(kvqq4224)
18 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
CJQJ5354
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(201).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(201).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
12
PARAMETER_SIGNED_DEC
USR
modulus
3600
PARAMETER_SIGNED_DEC
USR
 constraint(kvqq4224)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
PZMU7345
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(202).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(202).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
13
PARAMETER_SIGNED_DEC
USR
 constraint(yjoq9945)
12 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
VELJ8121
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(203).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(203).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
pzdyqx.vhd
719912c539beca52296673aba6df5442
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n_bits
72
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(gisa9786)
71 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# disabled_messages {
17048
}
# end
# entity
sld_hub
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(204).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(204).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
ff883e3693e9875a90c1a3b2421b1e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone IV E
PARAMETER_UNKNOWN
USR
n_nodes
3
PARAMETER_UNKNOWN
USR
n_sel_bits
2
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
000000000000100001101110000000000001100100010000010001100000000000001100000000000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(205).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
ff883e3693e9875a90c1a3b2421b1e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(206).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(206).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_rom_sr.vhd
c845566d8a447beac536d5d21c94793
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
128
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
127 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(207).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(207).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
40
PARAMETER_UNKNOWN
USR
WIDTHAD_A
5
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
40
PARAMETER_UNKNOWN
USR
WIDTHAD_B
5
PARAMETER_UNKNOWN
USR
NUMWORDS_B
32
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_ivc1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# macro_sequence

# end
# entity
altsyncram_ivc1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(208).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(208).cnf
# case_insensitive
# source_file
db|altsyncram_ivc1.tdf
be4c47812e37b6f96a82bfe8e96e66
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(209).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(209).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
24
PARAMETER_UNKNOWN
USR
WIDTHAD_A
8
PARAMETER_UNKNOWN
USR
NUMWORDS_A
256
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
24
PARAMETER_UNKNOWN
USR
WIDTHAD_B
8
PARAMETER_UNKNOWN
USR
NUMWORDS_B
256
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c3d1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# macro_sequence

# end
# entity
altsyncram_c3d1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(210).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(210).cnf
# case_insensitive
# source_file
db|altsyncram_c3d1.tdf
12eaf6d7cfcb8e5add7e8299e86d7f
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(211).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(211).cnf
# case_insensitive
# source_file
lpm_add_sub.tdf
949e55aeeca9519b02e7ca837d13e17
7
# user_parameter {
LPM_WIDTH
33
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_qvi
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
datab32
-1
1
dataa32
-1
1
}
# include_file {
addcore.inc
e15993f131a5367862d6283fbb5a133
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
}
# macro_sequence

# end
# entity
add_sub_qvi
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(212).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(212).cnf
# case_insensitive
# source_file
db|add_sub_qvi.tdf
3ddd758952ff58dfa2279a18dfd43
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
add_sub
-1
3
}
# macro_sequence

# end
# entity
Dijkstra_vhdl
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(34).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
dijkstra_vhdl.vhd
59a3fdc259a8a98f721f925b29d76b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
NODE_CNT
16
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110
}
# macro_sequence

# end
# entity
RAM_vhdl
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(213).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ram_vhdl.vhd
5ee5d74f9798ff86e9569ede9b658f41
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
node_cnt
16
PARAMETER_SIGNED_DEC
USR
 constraint(w_data)
13 downto 0
PARAMETER_STRING
USR
 constraint(r_data)
13 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:0:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:1:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:2:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:3:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:4:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:5:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:6:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:7:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:8:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:9:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:10:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:11:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:12:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:13:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:14:uut_1
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|RAM_vhdl:\RAM_PREFETCH_BLOCK:15:uut_1
}
# macro_sequence

# end
# entity
map_initialization_vhdl
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(214).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(214).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
map_initialization_vhdl.vhd
a443fb5d39b6fa4fbc54dad1a5d66cf7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(map_init_value)
13 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:0:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:1:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:2:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:3:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:4:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:5:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:6:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:7:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:8:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:9:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:10:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:11:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:12:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:13:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:14:uut_2
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|map_initialization_vhdl:\RAM_PREFETCH_BLOCK:15:uut_2
}
# macro_sequence

# end
# entity
comparator_vhdl
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(215).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(215).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
comparator_vhdl.vhd
77c9d485d5bd80d464c046faafcac0cb
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(distance)
13 downto 0
PARAMETER_STRING
USR
 constraint(counter)
8 downto 0
PARAMETER_STRING
USR
 constraint(min_distance_in)
13 downto 0
PARAMETER_STRING
USR
 constraint(min_distance)
13 downto 0
PARAMETER_STRING
USR
 constraint(new_in)
8 downto 0
PARAMETER_STRING
USR
 constraint(new_out)
8 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|comparator_vhdl:comp_dist_1_4
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|comparator_vhdl:comp_dist_2_4
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|comparator_vhdl:comp_dist_3_4
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|comparator_vhdl:comp_dist_4_4
}
# macro_sequence

# end
# entity
comparator_4_to_1_vhdl
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(216).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(216).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
comparator_4_to_1_vhdl.vhd
cebbd17c89472aa5af1a9415fb6e85f9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(min_distance_1)
13 downto 0
PARAMETER_STRING
USR
 constraint(min_distance_2)
13 downto 0
PARAMETER_STRING
USR
 constraint(min_distance_3)
13 downto 0
PARAMETER_STRING
USR
 constraint(min_distance_4)
13 downto 0
PARAMETER_STRING
USR
 constraint(new_1)
8 downto 0
PARAMETER_STRING
USR
 constraint(new_2)
8 downto 0
PARAMETER_STRING
USR
 constraint(new_3)
8 downto 0
PARAMETER_STRING
USR
 constraint(new_4)
8 downto 0
PARAMETER_STRING
USR
 constraint(min_distance)
13 downto 0
PARAMETER_STRING
USR
 constraint(new_out)
8 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Dijkstra_vhdl:comb_110|comparator_4_to_1_vhdl:comp_4_to_1
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(218).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(218).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
19
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
307200
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
16
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
38400
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M9K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
./ip/TERASIC_Binary_VGA_Controller/hdl/Img_DATA_115.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_B
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_acu1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_acu1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(219).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(219).cnf
# case_insensitive
# source_file
db|altsyncram_acu1.tdf
eb1779192e7945ffe1fca453d0af447e
7
# used_port {
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b15
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a18
-1
3
address_a17
-1
3
address_a16
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
ip|terasic_binary_vga_controller|hdl|img_data_115.hex
acf3e761ae1c4ae5ac533fa9141e53f
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_acu1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(220).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(220).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
12
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
12
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_csg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram_csg1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(221).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(221).cnf
# case_insensitive
# source_file
db|altsyncram_csg1.tdf
ea0b46f8256addea573700d85360d7
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(222).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(222).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
10
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
10
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_8sg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram_8sg1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(223).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(223).cnf
# case_insensitive
# source_file
db|altsyncram_8sg1.tdf
8f1d206a9949b27ac91ff46333d7338
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(224).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(224).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
11
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
11
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_asg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram_asg1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(225).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(225).cnf
# case_insensitive
# source_file
db|altsyncram_asg1.tdf
b59c94cf87c29fc440b8aa7024f8198e
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(226).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(226).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
9
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
9
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_opg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
}
# macro_sequence

# end
# entity
altsyncram_opg1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(227).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(227).cnf
# case_insensitive
# source_file
db|altsyncram_opg1.tdf
20b36f5434dca4beb8446fb7f38fce
7
# used_port {
wren_a
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
DE2_115_SOPC
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(1).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|de2_115_sopc.v
8cfc418b1111ba7b9905928e3cb2e27
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst
}
# macro_sequence

# end
# entity
DE2_115_SOPC_timer
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(2).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_timer.v
cb982fbc54f4d5491a1b0115b1bc5ae
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_timer:timer
}
# macro_sequence

# end
# entity
DE2_115_SOPC_sdram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(3).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_sdram.v
9617637db3a7c5d9123329d784618554
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sdram:sdram
}
# macro_sequence

# end
# entity
DE2_115_SOPC_sdram_input_efifo_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(4).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_sdram.v
9617637db3a7c5d9123329d784618554
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sdram:sdram|DE2_115_SOPC_sdram_input_efifo_module:the_DE2_115_SOPC_sdram_input_efifo_module
}
# macro_sequence

# end
# entity
DE2_115_SOPC_key
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(5).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_key.v
be93834f815be137c6ce5e73c353
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_key:key
}
# macro_sequence

# end
# entity
DE2_115_SOPC_sma_in
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(6).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_sma_in.v
fa73b1968a53f64a8fa380603d6716c6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sma_in:sma_in
}
# macro_sequence

# end
# entity
DE2_115_SOPC_sma_out
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(7).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_sma_out.v
9219fd6623ef1a2771a9bcdf22ac554
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sma_out:sma_out
}
# macro_sequence

# end
# entity
DE2_115_SOPC_sw
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(8).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_sw.v
9f11a7633f1c95db737915198c22a7f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sw:sw
}
# macro_sequence

# end
# entity
DE2_115_SOPC_ledg
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(9).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_ledg.v
e0ad2b1b57f1e834bbf9cf73514d1d6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_ledg:ledg
}
# macro_sequence

# end
# entity
DE2_115_SOPC_ledr
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(10).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_ledr.v
c04634abcd17ddb6faf4a63af0299acb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_ledr:ledr
}
# macro_sequence

# end
# entity
DE2_115_SOPC_lcd
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(11).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_lcd.v
d0d5b27a914945e662ae5fbfb66cb2f4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_lcd:lcd
}
# macro_sequence

# end
# entity
TERASIC_SRAM
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(12).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|terasic_sram.v
47b191c8bb0102aefa16db12783e044
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_BITS
16
PARAMETER_SIGNED_DEC
USR
ADDR_BITS
20
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|TERASIC_SRAM:sram
}
# macro_sequence

# end
# entity
SEG7_IF
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(13).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|seg7_if.v
a0befbf9c01aa1cad021fab924370cf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SEG7_NUM
8
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
DEFAULT_ACTIVE
1
PARAMETER_SIGNED_DEC
USR
LOW_ACTIVE
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7
}
# macro_sequence

# end
# entity
DE2_115_SOPC_jtag_uart
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(14).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_jtag_uart.v
9b5ffc57bbe6a9fdb49b72c3bf4fb99d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart
}
# macro_sequence

# end
# entity
DE2_115_SOPC_jtag_uart_scfifo_w
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(15).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_jtag_uart.v
9b5ffc57bbe6a9fdb49b72c3bf4fb99d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w
}
# macro_sequence

# end
# entity
DE2_115_SOPC_jtag_uart_scfifo_r
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(24).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_jtag_uart.v
9b5ffc57bbe6a9fdb49b72c3bf4fb99d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_jtag_uart:jtag_uart|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r
}
# macro_sequence

# end
# entity
DE2_115_SOPC_pll
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(26).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_pll.v
2e566ff8b9d5b1a9c9b37fb53d4e1c47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll
}
# macro_sequence

# end
# entity
DE2_115_SOPC_pll_stdsync_sv6
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(27).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_pll.v
2e566ff8b9d5b1a9c9b37fb53d4e1c47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|DE2_115_SOPC_pll_stdsync_sv6:stdsync2
}
# macro_sequence

# end
# entity
DE2_115_SOPC_pll_dffpipe_l2c
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(28).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_pll.v
2e566ff8b9d5b1a9c9b37fb53d4e1c47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|DE2_115_SOPC_pll_stdsync_sv6:stdsync2|DE2_115_SOPC_pll_dffpipe_l2c:dffpipe3
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
DE2_115_SOPC_pll_altpll_ktn2
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(29).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_pll.v
2e566ff8b9d5b1a9c9b37fb53d4e1c47
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|DE2_115_SOPC_pll_altpll_ktn2:sd1
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
DE2_115_SOPC_timer_stamp
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(30).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_timer_stamp.v
f16abd96c855ad31cce8ec92dd1aebe
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_timer_stamp:timer_stamp
}
# macro_sequence

# end
# entity
VGA_NIOS_CTRL
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(31).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|vga_nios_ctrl.v
226fb68bf886f74a227bdd6b4d39a7e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
RAM_SIZE
307200
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg
}
# macro_sequence

# end
# entity
VGA_Controller
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(32).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|vga_controller.v
591ec21caf6a428417bd8a1d22ad62f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
H_SYNC_CYC
96
PARAMETER_SIGNED_DEC
DEF
H_SYNC_BACK
48
PARAMETER_SIGNED_DEC
DEF
H_SYNC_ACT
640
PARAMETER_SIGNED_DEC
DEF
H_SYNC_FRONT
16
PARAMETER_SIGNED_DEC
DEF
H_SYNC_TOTAL
800
PARAMETER_SIGNED_DEC
DEF
V_SYNC_CYC
2
PARAMETER_SIGNED_DEC
DEF
V_SYNC_BACK
32
PARAMETER_SIGNED_DEC
DEF
V_SYNC_ACT
480
PARAMETER_SIGNED_DEC
DEF
V_SYNC_FRONT
11
PARAMETER_SIGNED_DEC
DEF
V_SYNC_TOTAL
525
PARAMETER_SIGNED_DEC
DEF
X_START
148
PARAMETER_SIGNED_DEC
DEF
Y_START
34
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_Controller:u0
}
# macro_sequence

# end
# entity
VGA_OSD_RAM
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(33).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|vga_osd_ram.v
c99bc1e9597777522adb9f8f528b7a6c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_OSD_RAM:u1
}
# macro_sequence

# end
# entity
Img_RAM
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(40).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|img_ram.v
f9e2c9fc27223a116c1eb1ef9b74551
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|VGA_OSD_RAM:u1|Img_RAM:u0
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
img_data
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(46).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|img_data:img_data_inst
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
altsyncram
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(47).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(47).cnf
# case_insensitive
# source_file
altsyncram.tdf
5cfd856cb332de15aff17de3bf7c64
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
19
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
307200
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M9K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
graph.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5tb1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# include_file {
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|img_data:img_data_inst|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_5tb1
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(48).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(48).cnf
# case_insensitive
# source_file
db|altsyncram_5tb1.tdf
7bd96452f5452d526c657b8b1ee630
7
# used_port {
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a18
-1
3
address_a17
-1
3
address_a16
-1
3
address_a15
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
graph.mif
d776cff7fc1039276646845a758ffe69
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_5tb1:auto_generated
}
# macro_sequence

# end
# entity
altera_avalon_mm_clock_crossing_bridge
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(50).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_mm_clock_crossing_bridge.v
f798122e2d1704b24d76c68aa1410d8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
SYMBOL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ADDRESS_WIDTH
22
PARAMETER_SIGNED_DEC
USR
BURSTCOUNT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
COMMAND_FIFO_DEPTH
32
PARAMETER_SIGNED_DEC
USR
RESPONSE_FIFO_DEPTH
256
PARAMETER_SIGNED_DEC
USR
MASTER_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
SLAVE_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
BYTEEN_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io
}
# macro_sequence

# end
# entity
altera_avalon_dc_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(51).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_dc_fifo.v
1f6d5c791f3426bbe519d596be356bf6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
62
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
32
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
USE_PACKETS
0
PARAMETER_SIGNED_DEC
DEF
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
WR_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo
}
# macro_sequence

# end
# entity
altera_dcfifo_synchronizer_bundle
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(52).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
64dd05d2c9ba993e0160f8717f2cfb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
6
PARAMETER_SIGNED_DEC
USR
DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
}
# macro_sequence

# end
# entity
altera_avalon_dc_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(53).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_dc_fifo.v
1f6d5c791f3426bbe519d596be356bf6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
32
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
256
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
USE_PACKETS
0
PARAMETER_SIGNED_DEC
DEF
USE_IN_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
USE_OUT_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
DEF
WR_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
RD_SYNC_DEPTH
3
PARAMETER_SIGNED_DEC
USR
STREAM_ALMOST_FULL
0
PARAMETER_SIGNED_DEC
DEF
STREAM_ALMOST_EMPTY
0
PARAMETER_SIGNED_DEC
DEF
USE_SPACE_AVAIL_IF
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo
}
# macro_sequence

# end
# entity
altera_dcfifo_synchronizer_bundle
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(54).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_dcfifo_synchronizer_bundle.v
64dd05d2c9ba993e0160f8717f2cfb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
9
PARAMETER_SIGNED_DEC
USR
DEPTH
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(57).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(57).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_test_bench
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(60).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_test_bench.v
b31dd5693844f8d440de154c4538cd37
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_test_bench:the_DE2_115_SOPC_cpu_test_bench
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_ic_data_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(63).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_ic_tag_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(66).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
DE2_115_SOPC_cpu_ic_tag_ram.mif
PARAMETER_STRING
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_bht_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(69).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
DE2_115_SOPC_cpu_bht_ram.mif
PARAMETER_STRING
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_register_bank_a_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(72).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
DE2_115_SOPC_cpu_rf_ram_a.mif
PARAMETER_STRING
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_register_bank_b_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(75).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
DE2_115_SOPC_cpu_rf_ram_b.mif
PARAMETER_STRING
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_dc_tag_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(78).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
DE2_115_SOPC_cpu_dc_tag_ram.mif
PARAMETER_STRING
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_dc_data_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(85).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_dc_victim_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(86).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_mult_cell
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(87).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_mult_cell.v
694e69aca272f11c8a4cce2a56d083de
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(88).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_debug
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(91).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_ocimem
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(92).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(93).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
DE2_115_SOPC_cpu_ociram_default_contents.mif
PARAMETER_STRING
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_avalon_reg
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(94).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_nios2_avalon_reg
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_break
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(95).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(95).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_nios2_oci_break
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_xbrk
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(96).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(96).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_nios2_oci_xbrk
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_dbrk
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(97).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_itrace
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(98).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_dtrace
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(99).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(99).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_td_mode
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(100).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace|DE2_115_SOPC_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(101).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_compute_tm_count
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(102).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_nios2_oci_compute_tm_count:DE2_115_SOPC_cpu_nios2_oci_compute_tm_count_tm_count
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_fifowp_inc
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(103).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_nios2_oci_fifowp_inc:DE2_115_SOPC_cpu_nios2_oci_fifowp_inc_fifowp
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_fifocount_inc
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(104).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_nios2_oci_fifocount_inc:DE2_115_SOPC_cpu_nios2_oci_fifocount_inc_fifocount
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_oci_test_bench
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(105).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_oci_test_bench.v
b27fd279fb9a264fea9175ab8f07e40
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo|DE2_115_SOPC_cpu_oci_test_bench:the_DE2_115_SOPC_cpu_oci_test_bench
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_pib
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(108).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_nios2_oci_pib
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_nios2_oci_im
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(109).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(111).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu.v
3812a4b1d4e9b9649ece2e481fbd2a57
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_file
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_jtag_debug_module_wrapper
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(114).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_jtag_debug_module_wrapper.v
35ea3430dc127f5d13d749ee808def76
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_jtag_debug_module_tck
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(115).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_jtag_debug_module_tck.v
f1f5877cdd7c562e3f2c5712f0b2155
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cpu_jtag_debug_module_sysclk
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(116).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cpu_jtag_debug_module_sysclk.v
7a6ea5b42326d3b658bc3b2c564d6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk
}
# macro_sequence

# end
# entity
DE2_115_SOPC_sysid
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(117).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_sysid.v
c03525ab867ffb41edaf631fd84d5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sysid:sysid
}
# macro_sequence

# end
# entity
CY7C67200_IF
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(118).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|cy7c67200_if.v
bee64076bbb1669abedc1418843815f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|CY7C67200_IF:cy7c67200_if_0
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(119).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
1
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_master_translator:cpu_instruction_master_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(120).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_master_translator:cpu_data_master_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(121).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
9
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(122).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
25
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:sdram_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(123).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
20
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
2
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
2
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
1
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:sram_avalon_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(124).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:sma_in_s1_translator
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:sma_out_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(125).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
1
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(126).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:pll_pll_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(127).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
3
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:timer_stamp_s1_translator
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:timer_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(128).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
28
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:clock_crossing_io_s0_translator
}
# macro_sequence

# end
# entity
altera_merlin_master_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(129).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_master_translator.sv
2949cb5f527aa1b493a5d15f2b6566f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
USE_BURSTCOUNT
1
PARAMETER_SIGNED_DEC
USR
USE_BEGINBURSTTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_BEGINTRANSFER
0
PARAMETER_SIGNED_DEC
USR
USE_CHIPSELECT
0
PARAMETER_SIGNED_DEC
USR
USE_READ
1
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
1
PARAMETER_SIGNED_DEC
USR
USE_WRITE
1
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
1
PARAMETER_SIGNED_DEC
USR
AV_REGISTERINCOMINGSIGNALS
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
1
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_LINEWRAPBURSTS
0
PARAMETER_SIGNED_DEC
USR
UAV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_master_translator:clock_crossing_io_m0_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(130).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
1
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:sysid_control_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(131).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(131).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
1
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:key_s1_translator
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:sw_s1_translator
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:ledg_s1_translator
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:ledr_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(132).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(132).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
8
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
3
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
3
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
3
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
3
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:lcd_control_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(133).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
3
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
8
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:seg7_avalon_slave_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(134).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
19
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
16
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
1
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
0
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:vpg_s1_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_translator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(135).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(135).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_translator.sv
205415d17b7631e7cb5accb33abba8
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AV_ADDRESS_W
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
1
PARAMETER_SIGNED_DEC
USR
AV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
UAV_BYTEENABLE_W
4
PARAMETER_SIGNED_DEC
USR
AV_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
AV_READ_WAIT_CYCLES
2
PARAMETER_SIGNED_DEC
USR
AV_WRITE_WAIT_CYCLES
2
PARAMETER_SIGNED_DEC
USR
AV_SETUP_WAIT_CYCLES
2
PARAMETER_SIGNED_DEC
USR
AV_DATA_HOLD_CYCLES
2
PARAMETER_SIGNED_DEC
USR
USE_READDATAVALID
0
PARAMETER_SIGNED_DEC
USR
USE_WAITREQUEST
0
PARAMETER_SIGNED_DEC
USR
AV_SYMBOLS_PER_WORD
4
PARAMETER_SIGNED_DEC
USR
AV_ADDRESS_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_SYMBOLS
0
PARAMETER_SIGNED_DEC
USR
BITS_PER_WORD
2
PARAMETER_SIGNED_DEC
DEF
UAV_ADDRESS_W
22
PARAMETER_SIGNED_DEC
USR
UAV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
UAV_DATA_W
32
PARAMETER_SIGNED_DEC
USR
AV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
UAV_CONSTANT_BURST_BEHAVIOR
0
PARAMETER_SIGNED_DEC
USR
CHIPSELECT_THROUGH_READLATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_UAV_CLKEN
0
PARAMETER_SIGNED_DEC
USR
AV_REQUIRE_UNALIGNED_ADDRESSES
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator
}
# macro_sequence

# end
# entity
altera_merlin_slave_agent
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(136).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_agent.sv
1f83c51ccdb7abe4ab754f2642ac4f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
75
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
63
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
64
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
65
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
66
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
67
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
79
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
76
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
80
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
74
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
72
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
69
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
84
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
84
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
ADDR_W
28
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
86
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sma_out_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sma_in_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:timer_stamp_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_burst_uncompressor
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(137).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_burst_uncompressor.sv
7ec257c012ffac71be832332ea5a9675
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
28
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sma_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sma_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:timer_stamp_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(138).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(138).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
86
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
86
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(139).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(139).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
32
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
0
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
0
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(140).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
86
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
86
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_merlin_slave_agent
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(141).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_agent.sv
1f83c51ccdb7abe4ab754f2642ac4f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
57
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
45
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
50
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
46
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
47
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
48
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
49
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
61
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
58
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
65
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
62
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
56
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
54
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
51
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
66
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
66
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
67
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
ADDR_W
28
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
16
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
2
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
2
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
1
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
2
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
68
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_burst_uncompressor
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(142).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_burst_uncompressor.sv
7ec257c012ffac71be832332ea5a9675
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
28
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(143).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
68
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
68
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(144).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(144).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
75
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
84
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
84
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
74
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
72
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
69
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
63
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
64
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
65
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
66
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
67
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
79
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
76
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
80
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
0
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
3
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
28
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(145).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(145).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
86
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
289
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
86
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(146).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(146).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
75
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
84
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
84
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
74
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
72
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
69
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
63
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
68
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
64
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
65
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
66
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
67
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
79
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
76
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
80
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
28
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_slave_agent
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(147).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(147).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_slave_agent.sv
1f83c51ccdb7abe4ab754f2642ac4f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
69
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOL_W
8
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
57
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
62
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
58
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
59
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
60
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
61
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
73
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
70
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
77
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
74
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
68
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
66
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
65
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
63
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
78
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
78
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
79
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
9
PARAMETER_SIGNED_DEC
USR
ADDR_W
22
PARAMETER_SIGNED_DEC
DEF
AVS_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
AVS_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
DEF
PREVENT_FIFO_OVERFLOW
1
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_CMD
0
PARAMETER_SIGNED_DEC
USR
AVS_BE_W
4
PARAMETER_SIGNED_DEC
DEF
FIFO_DATA_W
80
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:vpg_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:seg7_avalon_slave_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:ledg_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:lcd_control_slave_translator_avalon_universal_slave_0_agent
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
}
# macro_sequence

# end
# entity
altera_merlin_burst_uncompressor
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(148).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(148).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_burst_uncompressor.sv
7ec257c012ffac71be832332ea5a9675
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_W
22
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
USR
BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
USR
PKT_SYMBOLS
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:ledr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:vpg_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:seg7_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:ledg_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:lcd_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
}
# macro_sequence

# end
# entity
altera_avalon_sc_fifo
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(149).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(149).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_sc_fifo.v
5516d56e470110877a0bc69eb2498
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
80
PARAMETER_SIGNED_DEC
USR
FIFO_DEPTH
2
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
0
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_FILL_LEVEL
0
PARAMETER_SIGNED_DEC
USR
USE_STORE_FORWARD
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_FULL_IF
0
PARAMETER_SIGNED_DEC
USR
USE_ALMOST_EMPTY_IF
0
PARAMETER_SIGNED_DEC
USR
EMPTY_LATENCY
1
PARAMETER_SIGNED_DEC
USR
USE_MEMORY_BLOCKS
0
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
80
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
}
# macro_sequence

# end
# entity
altera_merlin_master_agent
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(150).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(150).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_master_agent.sv
fd8aa658447d221374aa1fef933b4f4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
69
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_H
78
PARAMETER_SIGNED_DEC
USR
PKT_PROTECTION_L
78
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
68
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
66
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
65
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
63
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
57
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_LOCK
62
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
58
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_POSTED
59
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
60
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
61
PARAMETER_SIGNED_DEC
USR
PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_H
73
PARAMETER_SIGNED_DEC
USR
PKT_SRC_ID_L
70
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
77
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
74
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
79
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
9
PARAMETER_SIGNED_DEC
USR
AV_BURSTCOUNT_W
3
PARAMETER_SIGNED_DEC
USR
ID
0
PARAMETER_SIGNED_DEC
USR
SUPPRESS_0_BYTEEN_RSP
0
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_VALUE
7
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_W
3
PARAMETER_SIGNED_DEC
DEF
PKT_ADDR_W
22
PARAMETER_SIGNED_DEC
DEF
PKT_DATA_W
32
PARAMETER_SIGNED_DEC
DEF
PKT_BYTEEN_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_SRC_ID_W
4
PARAMETER_SIGNED_DEC
DEF
PKT_DEST_ID_W
4
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent
}
# macro_sequence

# end
# entity
DE2_115_SOPC_addr_router
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(151).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(151).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router.sv
235268d56cb99090474526e7a58a337
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_addr_router:addr_router
}
# macro_sequence

# end
# entity
DE2_115_SOPC_addr_router_default_decode
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(152).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router.sv
235268d56cb99090474526e7a58a337
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
1
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_addr_router:addr_router|DE2_115_SOPC_addr_router_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
DE2_115_SOPC_addr_router_001
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(153).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(153).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router_001.sv
4a9de9abb42e9cf537d0dec7fcebb1a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_addr_router_001:addr_router_001
}
# macro_sequence

# end
# entity
DE2_115_SOPC_addr_router_001_default_decode
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(154).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router_001.sv
4a9de9abb42e9cf537d0dec7fcebb1a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
1
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_addr_router_001:addr_router_001|DE2_115_SOPC_addr_router_001_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
DE2_115_SOPC_id_router
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(155).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router.sv
fff1ba8d99be24b138e9469bcc396a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router:id_router
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router:id_router_001
}
# macro_sequence

# end
# entity
DE2_115_SOPC_id_router_default_decode
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(156).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router.sv
fff1ba8d99be24b138e9469bcc396a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router:id_router|DE2_115_SOPC_id_router_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router:id_router_001|DE2_115_SOPC_id_router_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
DE2_115_SOPC_id_router_002
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(157).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(157).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_002.sv
480dd97b13ace89d6be402ccc417a76
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_002:id_router_002
}
# macro_sequence

# end
# entity
DE2_115_SOPC_id_router_002_default_decode
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(158).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_002.sv
480dd97b13ace89d6be402ccc417a76
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_002:id_router_002|DE2_115_SOPC_id_router_002_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
DE2_115_SOPC_id_router_003
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(159).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(159).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_003.sv
395db73022455086249974c480a598b6
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_003
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_004
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_005
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_006
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_007
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_008
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_009
}
# macro_sequence

# end
# entity
DE2_115_SOPC_id_router_003_default_decode
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(160).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(160).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_003.sv
395db73022455086249974c480a598b6
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_003|DE2_115_SOPC_id_router_003_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_004|DE2_115_SOPC_id_router_003_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_005|DE2_115_SOPC_id_router_003_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_006|DE2_115_SOPC_id_router_003_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_007|DE2_115_SOPC_id_router_003_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_008|DE2_115_SOPC_id_router_003_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_003:id_router_009|DE2_115_SOPC_id_router_003_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
DE2_115_SOPC_addr_router_002
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(161).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(161).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router_002.sv
18d612602d4b969b40fbaf8b37be5e5a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_addr_router_002:addr_router_002
}
# macro_sequence

# end
# entity
DE2_115_SOPC_addr_router_002_default_decode
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(162).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(162).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_addr_router_002.sv
18d612602d4b969b40fbaf8b37be5e5a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
7
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
7
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_addr_router_002:addr_router_002|DE2_115_SOPC_addr_router_002_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
DE2_115_SOPC_id_router_010
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(163).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(163).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_010.sv
cca2ffcc9f15487a17835cf318c75ae5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_010
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_011
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_012
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_013
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_014
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_015
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_016
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_017
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_018
}
# macro_sequence

# end
# entity
DE2_115_SOPC_id_router_010_default_decode
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(164).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(164).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_id_router_010.sv
cca2ffcc9f15487a17835cf318c75ae5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEFAULT_CHANNEL
0
PARAMETER_SIGNED_DEC
DEF
DEFAULT_DESTID
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_010|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_011|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_012|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_013|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_014|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_015|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_016|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_017|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_id_router_010:id_router_018|DE2_115_SOPC_id_router_010_default_decode:the_default_decode
}
# macro_sequence

# end
# entity
altera_merlin_traffic_limiter
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(165).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(165).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_traffic_limiter.sv
f96f5760d5de93a86e5f82ae3159e80
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
65
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
80
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
7
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
69
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_traffic_limiter:limiter
}
# macro_sequence

# end
# entity
altera_merlin_traffic_limiter
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(166).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(166).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_traffic_limiter.sv
f96f5760d5de93a86e5f82ae3159e80
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
65
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
83
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
80
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
288
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
71
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
69
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_traffic_limiter:limiter_001
}
# macro_sequence

# end
# entity
altera_merlin_traffic_limiter
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(167).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(167).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_traffic_limiter.sv
f96f5760d5de93a86e5f82ae3159e80
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_TRANS_POSTED
59
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_H
77
PARAMETER_SIGNED_DEC
USR
PKT_DEST_ID_L
74
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
79
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
9
PARAMETER_SIGNED_DEC
USR
MAX_OUTSTANDING_RESPONSES
5
PARAMETER_SIGNED_DEC
USR
PIPELINED
0
PARAMETER_SIGNED_DEC
USR
ENFORCE_ORDER
1
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
65
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
63
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
VALID_WIDTH
9
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_traffic_limiter:limiter_002
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(168).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BEGIN_BURST
57
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_H
45
PARAMETER_SIGNED_DEC
USR
PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_H
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
51
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_H
56
PARAMETER_SIGNED_DEC
USR
PKT_BURSTWRAP_L
54
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_COMPRESSED_READ
46
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_WRITE
48
PARAMETER_SIGNED_DEC
USR
PKT_TRANS_READ
49
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
67
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_MASK
3
PARAMETER_SIGNED_DEC
USR
BURSTWRAP_CONST_VALUE
3
PARAMETER_SIGNED_DEC
USR
OUT_BYTE_CNT_H
52
PARAMETER_SIGNED_DEC
USR
OUT_BURSTWRAP_H
56
PARAMETER_SIGNED_DEC
USR
COMPRESSED_READ_SUPPORT
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_burst_adapter:burst_adapter
}
# macro_sequence

# end
# entity
altera_merlin_burst_adapter_uncompressed_only
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(169).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_burst_adapter.sv
b0365e36eea755a3bf31241fd9c303d
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PKT_BYTE_CNT_H
53
PARAMETER_SIGNED_DEC
USR
PKT_BYTE_CNT_L
51
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
ST_DATA_W
67
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
}
# macro_sequence

# end
# entity
altera_reset_controller
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(170).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(170).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_reset_controller.v
fe805443f4c82270f63f476d15b3145
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_RESET_INPUTS
2
PARAMETER_SIGNED_DEC
USR
OUTPUT_RESET_SYNC_EDGES
deassert
PARAMETER_STRING
USR
SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_reset_controller:rst_controller
DE2_115_SOPC:DE2_115_SOPC_inst|altera_reset_controller:rst_controller_001
DE2_115_SOPC:DE2_115_SOPC_inst|altera_reset_controller:rst_controller_002
}
# macro_sequence

# end
# entity
altera_reset_synchronizer
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(171).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(171).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_reset_synchronizer.v
c7d0d0fb171318ea7ebe95c33f73e20
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ASYNC_RESET
1
PARAMETER_UNSIGNED_BIN
USR
DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
DE2_115_SOPC:DE2_115_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
DE2_115_SOPC:DE2_115_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cmd_xbar_demux
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(172).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(172).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cmd_xbar_demux.sv
57ad7f22ad62e2d786e632c94972a16
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_demux:cmd_xbar_demux
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cmd_xbar_demux_001
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(173).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(173).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cmd_xbar_demux_001.sv
e3a24a67abe068eb5e2f1119e41ee51
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cmd_xbar_mux
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(174).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(174).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cmd_xbar_mux.sv
6a5d60ffb59d54b44bdcde29d4ceaca
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux_001
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux_002
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(175).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
2
PARAMETER_SIGNED_DEC
USR
SCHEME
round-robin
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(176).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(176).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
DE2_115_SOPC_rsp_xbar_demux
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(177).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(177).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_demux.sv
94752db756a265159d098b891f20f5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux:rsp_xbar_demux
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux:rsp_xbar_demux_001
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux:rsp_xbar_demux_002
}
# macro_sequence

# end
# entity
DE2_115_SOPC_rsp_xbar_demux_003
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(178).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(178).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_demux_003.sv
fe9f7d684e63363d9ef44c03a0d14
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_003
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_004
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_005
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_006
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_007
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_008
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_009
}
# macro_sequence

# end
# entity
DE2_115_SOPC_rsp_xbar_mux
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(179).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(179).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_mux.sv
29a67893e0daf4f14219c411d24695f
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(180).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(180).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
3
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(181).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
DE2_115_SOPC_rsp_xbar_mux_001
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(182).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(182).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_mux_001.sv
f255531b91eb58769d47dc9e9d8a60f5
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(183).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(183).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
10
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(184).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(184).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
20
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
DE2_115_SOPC_cmd_xbar_demux_002
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(185).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(185).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_cmd_xbar_demux_002.sv
ede61a1c1c73e0b5bc5ef13815a7a3a
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cmd_xbar_demux_002:cmd_xbar_demux_002
}
# macro_sequence

# end
# entity
DE2_115_SOPC_rsp_xbar_demux_010
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(186).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(186).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_demux_010.sv
28513d244e2018d1dfc857d2943ad156
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_010
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_011
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_012
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_013
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_014
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_015
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_016
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_017
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_018
}
# macro_sequence

# end
# entity
DE2_115_SOPC_rsp_xbar_mux_002
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(187).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(187).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_rsp_xbar_mux_002.sv
2e97de7b38b15691edfb6ab3ab9f88
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002
}
# macro_sequence

# end
# entity
altera_merlin_arbitrator
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(188).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(188).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_REQUESTERS
9
PARAMETER_SIGNED_DEC
USR
SCHEME
no-arb
PARAMETER_STRING
USR
PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
}
# macro_sequence

# end
# entity
altera_merlin_arb_adder
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(189).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(189).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_arbitrator.sv
ab88fbd784edb1cb5831f7b21cc529
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
18
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
}
# macro_sequence

# end
# entity
altera_merlin_width_adapter
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(190).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(190).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_width_adapter.sv
1737c4c3b526262fe38019fced7657
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
63
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
64
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
69
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
71
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
72
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
74
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
45
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
46
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
51
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
53
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
67
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_width_adapter:width_adapter
}
# macro_sequence

# end
# entity
altera_merlin_width_adapter
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(191).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(191).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_merlin_width_adapter.sv
1737c4c3b526262fe38019fced7657
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_PKT_ADDR_L
18
PARAMETER_SIGNED_DEC
USR
IN_PKT_ADDR_H
45
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
IN_PKT_DATA_H
15
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_L
16
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTEEN_H
17
PARAMETER_SIGNED_DEC
USR
IN_PKT_TRANS_COMPRESSED_READ
46
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_L
51
PARAMETER_SIGNED_DEC
USR
IN_PKT_BYTE_CNT_H
53
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_L
54
PARAMETER_SIGNED_DEC
USR
IN_PKT_BURSTWRAP_H
56
PARAMETER_SIGNED_DEC
USR
IN_ST_DATA_W
67
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_L
36
PARAMETER_SIGNED_DEC
USR
OUT_PKT_ADDR_H
63
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_L
0
PARAMETER_SIGNED_DEC
USR
OUT_PKT_DATA_H
31
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_L
32
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTEEN_H
35
PARAMETER_SIGNED_DEC
USR
OUT_PKT_TRANS_COMPRESSED_READ
64
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_L
69
PARAMETER_SIGNED_DEC
USR
OUT_PKT_BYTE_CNT_H
71
PARAMETER_SIGNED_DEC
USR
OUT_ST_DATA_W
85
PARAMETER_SIGNED_DEC
USR
ST_CHANNEL_W
10
PARAMETER_SIGNED_DEC
USR
OPTIMIZE_FOR_RSP
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_merlin_width_adapter:width_adapter_001
}
# macro_sequence

# end
# entity
altera_avalon_st_handshake_clock_crosser
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(192).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(192).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
fc4e8fc3bde5252d4bec98bcbacab2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
85
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
85
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_CHANNEL
1
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
USE_ERROR
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
1
PARAMETER_SIGNED_DEC
USR
VALID_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
READY_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003
}
# macro_sequence

# end
# entity
altera_avalon_st_clock_crosser
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(193).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(193).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_st_clock_crosser.v
808bcef4625aecc642c2b55c44a77ce
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
97
PARAMETER_SIGNED_DEC
USR
FORWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
BACKWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
}
# macro_sequence

# end
# entity
altera_avalon_st_handshake_clock_crosser
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(194).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(194).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_st_handshake_clock_crosser.v
fc4e8fc3bde5252d4bec98bcbacab2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
79
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
79
PARAMETER_SIGNED_DEC
USR
USE_PACKETS
1
PARAMETER_SIGNED_DEC
USR
USE_CHANNEL
1
PARAMETER_SIGNED_DEC
USR
CHANNEL_WIDTH
9
PARAMETER_SIGNED_DEC
USR
USE_ERROR
0
PARAMETER_SIGNED_DEC
USR
ERROR_WIDTH
1
PARAMETER_SIGNED_DEC
USR
VALID_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
READY_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
DEF
EMPTY_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005
}
# macro_sequence

# end
# entity
altera_avalon_st_clock_crosser
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(217).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(217).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_avalon_st_clock_crosser.v
808bcef4625aecc642c2b55c44a77ce
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SYMBOLS_PER_BEAT
1
PARAMETER_SIGNED_DEC
USR
BITS_PER_SYMBOL
90
PARAMETER_SIGNED_DEC
USR
FORWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
BACKWARD_SYNC_DEPTH
2
PARAMETER_SIGNED_DEC
USR
USE_OUTPUT_PIPELINE
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
}
# macro_sequence

# end
# entity
DE2_115_SOPC_irq_mapper
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(228).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(228).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|de2_115_sopc_irq_mapper.sv
105e953e44f8daced24a4d625e8ce0a4
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_irq_mapper:irq_mapper
}
# macro_sequence

# end
# entity
altera_irq_clock_crosser
# storage
db|DE2_115_NIOS_HOST_MOUSE_VGA.(229).cnf
db|DE2_115_NIOS_HOST_MOUSE_VGA.(229).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de2_115_sopc|synthesis|submodules|altera_irq_clock_crosser.sv
e4e066b91b7c15e1a218db7bdd7a3257
9
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IRQ_WIDTH
1
PARAMETER_SIGNED_DEC
USR
SYNCHRONIZER_DEPTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip|terasic_binary_vga_controller|hdl|img_data.v
20ff8fea7628b5b29dc8f19b72814
}
# hierarchies {
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002
DE2_115_SOPC:DE2_115_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_003
}
# macro_sequence

# end
# complete
