Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 10 19:34:31 2022
| Host         : Mr-YEET running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|      9 |            1 |
|     10 |            1 |
|     11 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             401 |          232 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+
|                    Clock Signal                   |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+
|  encoding/FSM_sequential_nextState_reg[2]_i_2_n_3 |                                  |                                  |                1 |              3 |
|  encoding/loop_counter_reg[3]_i_2_n_3             |                                  |                                  |                3 |              4 |
|  clk_IBUF_BUFG                                    |                                  |                                  |                4 |              9 |
|  clk_IBUF_BUFG                                    | FSM_sequential_switch[1]_i_1_n_3 |                                  |                4 |             10 |
|  clk_IBUF_BUFG                                    |                                  | FSM_sequential_switch[1]_i_1_n_3 |                3 |             11 |
|  clk_IBUF_BUFG                                    | FSM_sequential_switch[1]_i_1_n_3 | output_counter                   |                5 |             17 |
|  n_1_766_BUFG                                     |                                  |                                  |               95 |            128 |
|  n_2_767_BUFG                                     |                                  |                                  |               77 |            128 |
|  n_0_769_BUFG                                     |                                  |                                  |               52 |            129 |
+---------------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+


