================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Mar 02 22:03:24 MST 2024
    * Version:         2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:         hls_gemm_p2
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              280
FF:               214
DSP:              16
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 6.594       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+---------------+--------------------------------------------------------------------------------------------+
| Name                                 | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl  | Latency | Variable      | Source                                                                                     |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+---------------+--------------------------------------------------------------------------------------------+
| inst                                 | 280 | 214 | 16  |      |      |     |        |       |         |               |                                                                                            |
|   (inst)                             | 114 | 213 |     |      |      |     |        |       |         |               |                                                                                            |
|   flow_control_loop_pipe_U           | 26  | 1   |     |      |      |     |        |       |         |               |                                                                                            |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U10 |     |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln1540_5  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|     bind_op add                      |     |     |     |      |      |     |        | dsp48 | 3       | add_ln886_3   | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886  |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U11 | 18  |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln1540_7  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|     bind_op add                      |     |     |     |      |      |     |        | dsp48 | 3       | add_ln886_4   | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886  |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U12 |     |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln1540_9  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|     bind_op add                      |     |     |     |      |      |     |        | dsp48 | 3       | add_ln886_7   | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886  |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U13 | 26  |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln1540_11 | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|     bind_op add                      |     |     |     |      |      |     |        | dsp48 | 3       | add_ln886_8   | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886  |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U14 | 1   |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln1540_13 | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|     bind_op add                      |     |     |     |      |      |     |        | dsp48 | 3       | add_ln886_10  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886  |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U15 | 28  |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln1540_15 | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|     bind_op add                      |     |     |     |      |      |     |        | dsp48 | 3       | add_ln886_11  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886  |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U16 | 19  |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln1540    | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|     bind_op add                      |     |     |     |      |      |     |        | dsp48 | 3       | add_ln886     | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886  |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U9  |     |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln1540_3  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|     bind_op add                      |     |     |     |      |      |     |        | dsp48 | 3       | add_ln886_1   | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886  |
|   mul_8ns_8ns_16_1_1_U1              |     |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | auto  | 0       | mul_ln1540_2  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|   mul_8ns_8ns_16_1_1_U2              |     |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | auto  | 0       | mul_ln1540_4  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|   mul_8ns_8ns_16_1_1_U3              | 9   |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | auto  | 0       | mul_ln1540_6  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|   mul_8ns_8ns_16_1_1_U4              | 19  |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | auto  | 0       | mul_ln1540_8  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|   mul_8ns_8ns_16_1_1_U5              | 17  |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | auto  | 0       | mul_ln1540_10 | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|   mul_8ns_8ns_16_1_1_U6              | 1   |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | auto  | 0       | mul_ln1540_12 | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|   mul_8ns_8ns_16_1_1_U7              | 1   |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | auto  | 0       | mul_ln1540_14 | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
|   mul_8ns_8ns_16_1_1_U8              | 1   |     | 1   |      |      |     |        |       |         |               |                                                                                            |
|     bind_op mul                      |     |     |     |      |      |     |        | auto  | 0       | mul_ln1540_1  | /scratch/kmhatre/AMD_tools/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540 |
+--------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+---------------+--------------------------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.53%  | OK     |
| FD                                                        | 50%       | 0.20%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 7.27%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 7.27%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 20     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                 | ENDPOINT PIN                                                                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                |                                                                                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.406 | mul_8ns_8ns_16_1_1_U2/dout/CLK | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[0]  |            0 |          1 |          4.809 |          4.009 |        0.800 |
| Path2 | 3.406 | mul_8ns_8ns_16_1_1_U2/dout/CLK | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[10] |            0 |          1 |          4.809 |          4.009 |        0.800 |
| Path3 | 3.406 | mul_8ns_8ns_16_1_1_U2/dout/CLK | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[11] |            0 |          1 |          4.809 |          4.009 |        0.800 |
| Path4 | 3.406 | mul_8ns_8ns_16_1_1_U2/dout/CLK | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[12] |            0 |          1 |          4.809 |          4.009 |        0.800 |
| Path5 | 3.406 | mul_8ns_8ns_16_1_1_U2/dout/CLK | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg/C[13] |            0 |          1 |          4.809 |          4.009 |        0.800 |
+-------+-------+--------------------------------+---------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------+------------------+
    | Path1 Cells                                                                                       | Primitive Type   |
    +---------------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8ns_16_1_1_U2/dout                                                                        | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +---------------------------------------------------------------------------------------------------+------------------+

    +---------------------------------------------------------------------------------------------------+------------------+
    | Path2 Cells                                                                                       | Primitive Type   |
    +---------------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8ns_16_1_1_U2/dout                                                                        | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +---------------------------------------------------------------------------------------------------+------------------+

    +---------------------------------------------------------------------------------------------------+------------------+
    | Path3 Cells                                                                                       | Primitive Type   |
    +---------------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8ns_16_1_1_U2/dout                                                                        | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +---------------------------------------------------------------------------------------------------+------------------+

    +---------------------------------------------------------------------------------------------------+------------------+
    | Path4 Cells                                                                                       | Primitive Type   |
    +---------------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8ns_16_1_1_U2/dout                                                                        | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +---------------------------------------------------------------------------------------------------+------------------+

    +---------------------------------------------------------------------------------------------------+------------------+
    | Path5 Cells                                                                                       | Primitive Type   |
    +---------------------------------------------------------------------------------------------------+------------------+
    | mul_8ns_8ns_16_1_1_U2/dout                                                                        | MULT.dsp.DSP48E1 |
    | mac_muladd_8ns_8ns_16ns_17_4_1_U10/matrix_mult_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +---------------------------------------------------------------------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/matrix_mult_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/matrix_mult_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/matrix_mult_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/matrix_mult_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/matrix_mult_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/matrix_mult_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


