

================================================================
== Vitis HLS Report for 'compute_q_matmul_k_5'
================================================================
* Date:           Wed Jul 31 17:00:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.723 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102174|   102174|  1.022 ms|  1.022 ms|  102174|  102174|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                               Loop Name                              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- _ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim  |   102172|   102172|         6|          1|          1|  102168|       yes|
        +----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.09>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dim_block = alloca i32 1"   --->   Operation 9 'alloca' 'dim_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%attn_blocks_V = alloca i32 1"   --->   Operation 10 'alloca' 'attn_blocks_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%attn_blocks_V_1 = alloca i32 1"   --->   Operation 11 'alloca' 'attn_blocks_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%attn_blocks_V_2 = alloca i32 1"   --->   Operation 12 'alloca' 'attn_blocks_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%attn_blocks_V_3 = alloca i32 1"   --->   Operation 13 'alloca' 'attn_blocks_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%attn_blocks_V_4 = alloca i32 1"   --->   Operation 14 'alloca' 'attn_blocks_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%attn_blocks_V_5 = alloca i32 1"   --->   Operation 15 'alloca' 'attn_blocks_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%attn_blocks_V_6 = alloca i32 1"   --->   Operation 16 'alloca' 'attn_blocks_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%attn_blocks_V_7 = alloca i32 1"   --->   Operation 17 'alloca' 'attn_blocks_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%attn_blocks_V_8 = alloca i32 1"   --->   Operation 18 'alloca' 'attn_blocks_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%attn_blocks_V_9 = alloca i32 1"   --->   Operation 19 'alloca' 'attn_blocks_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%attn_blocks_V_10 = alloca i32 1"   --->   Operation 20 'alloca' 'attn_blocks_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%attn_blocks_V_11 = alloca i32 1"   --->   Operation 21 'alloca' 'attn_blocks_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_patch = alloca i32 1"   --->   Operation 22 'alloca' 'k_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%q_patch_base = alloca i32 1"   --->   Operation 24 'alloca' 'q_patch_base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten47 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %qxk_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %k_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %q_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 29 'alloca' 'q_blocks_data_M_elems_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 30 'alloca' 'q_blocks_data_M_elems_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 31 'alloca' 'q_blocks_data_M_elems_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 32 'alloca' 'q_blocks_data_M_elems_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 33 'alloca' 'q_blocks_data_M_elems_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 34 'alloca' 'q_blocks_data_M_elems_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 35 'alloca' 'q_blocks_data_M_elems_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 36 'alloca' 'q_blocks_data_M_elems_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 37 'alloca' 'q_blocks_data_M_elems_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 38 'alloca' 'q_blocks_data_M_elems_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 39 'alloca' 'q_blocks_data_M_elems_V_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 40 'alloca' 'q_blocks_data_M_elems_V_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 41 'alloca' 'q_blocks_data_M_elems_V_4_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 42 'alloca' 'q_blocks_data_M_elems_V_5_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 43 'alloca' 'q_blocks_data_M_elems_V_6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_1 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 44 'alloca' 'q_blocks_data_M_elems_V_7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 45 'alloca' 'q_blocks_data_M_elems_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 46 'alloca' 'q_blocks_data_M_elems_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 47 'alloca' 'q_blocks_data_M_elems_V_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 48 'alloca' 'q_blocks_data_M_elems_V_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 49 'alloca' 'q_blocks_data_M_elems_V_4_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 50 'alloca' 'q_blocks_data_M_elems_V_5_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 51 'alloca' 'q_blocks_data_M_elems_V_6_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_2 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 52 'alloca' 'q_blocks_data_M_elems_V_7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 53 'alloca' 'q_blocks_data_M_elems_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 54 'alloca' 'q_blocks_data_M_elems_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 55 'alloca' 'q_blocks_data_M_elems_V_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 56 'alloca' 'q_blocks_data_M_elems_V_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 57 'alloca' 'q_blocks_data_M_elems_V_4_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 58 'alloca' 'q_blocks_data_M_elems_V_5_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 59 'alloca' 'q_blocks_data_M_elems_V_6_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_3 = alloca i64 1" [Deit_cpp/src/attention.cpp:66]   --->   Operation 60 'alloca' 'q_blocks_data_M_elems_V_7_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln75 = store i17 0, i17 %indvar_flatten47" [Deit_cpp/src/attention.cpp:75]   --->   Operation 61 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln75 = store i8 0, i8 %q_patch_base" [Deit_cpp/src/attention.cpp:75]   --->   Operation 62 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln75 = store i13 0, i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:75]   --->   Operation 63 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln75 = store i8 0, i8 %k_patch" [Deit_cpp/src/attention.cpp:75]   --->   Operation 64 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln75 = store i5 0, i5 %dim_block" [Deit_cpp/src/attention.cpp:75]   --->   Operation 65 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.body29" [Deit_cpp/src/attention.cpp:75]   --->   Operation 66 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%k_patch_3 = load i8 %k_patch"   --->   Operation 67 'load' 'k_patch_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:77]   --->   Operation 68 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%q_patch_base_2 = load i8 %q_patch_base" [Deit_cpp/src/attention.cpp:75]   --->   Operation 69 'load' 'q_patch_base_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten47_load = load i17 %indvar_flatten47" [Deit_cpp/src/attention.cpp:75]   --->   Operation 70 'load' 'indvar_flatten47_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %q_patch_base_2" [Deit_cpp/src/attention.cpp:75]   --->   Operation 71 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %k_patch_3" [Deit_cpp/src/attention.cpp:77]   --->   Operation 72 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.76ns)   --->   "%empty = add i9 %zext_ln77, i9 %zext_ln75" [Deit_cpp/src/attention.cpp:77]   --->   Operation 73 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %k_patch_3, i32 2, i32 7"   --->   Operation 74 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.78ns)   --->   "%icmp = icmp_ne  i6 %tmp_471, i6 0"   --->   Operation 75 'icmp' 'icmp' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.88ns)   --->   "%cmp31_not = icmp_ugt  i9 %empty, i9 128" [Deit_cpp/src/attention.cpp:77]   --->   Operation 76 'icmp' 'cmp31_not' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.28ns)   --->   "%brmerge = or i1 %icmp, i1 %cmp31_not" [Deit_cpp/src/attention.cpp:77]   --->   Operation 77 'or' 'brmerge' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.09ns)   --->   "%icmp_ln75 = icmp_eq  i17 %indvar_flatten47_load, i17 102168" [Deit_cpp/src/attention.cpp:75]   --->   Operation 78 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.86ns)   --->   "%add_ln75_1 = add i17 %indvar_flatten47_load, i17 1" [Deit_cpp/src/attention.cpp:75]   --->   Operation 79 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc122, void %for.end125" [Deit_cpp/src/attention.cpp:75]   --->   Operation 80 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dim_block_load = load i5 %dim_block" [Deit_cpp/src/attention.cpp:79]   --->   Operation 81 'load' 'dim_block_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln75 = add i8 %q_patch_base_2, i8 4" [Deit_cpp/src/attention.cpp:75]   --->   Operation 82 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%icmp_ln77 = icmp_eq  i13 %indvar_flatten_load, i13 3096" [Deit_cpp/src/attention.cpp:77]   --->   Operation 83 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.39ns)   --->   "%select_ln75 = select i1 %icmp_ln77, i8 0, i8 %k_patch_3" [Deit_cpp/src/attention.cpp:75]   --->   Operation 84 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.39ns)   --->   "%select_ln75_1 = select i1 %icmp_ln77, i8 %add_ln75, i8 %q_patch_base_2" [Deit_cpp/src/attention.cpp:75]   --->   Operation 85 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i8 %select_ln75_1" [Deit_cpp/src/attention.cpp:75]   --->   Operation 86 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.84ns)   --->   "%cmp31_not_mid139 = icmp_ugt  i8 %add_ln75, i8 128" [Deit_cpp/src/attention.cpp:75]   --->   Operation 87 'icmp' 'cmp31_not_mid139' <Predicate = (!icmp_ln75)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln75_2 = select i1 %icmp_ln77, i1 %cmp31_not_mid139, i1 %brmerge" [Deit_cpp/src/attention.cpp:75]   --->   Operation 88 'select' 'select_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%empty_205 = trunc i8 %k_patch_3"   --->   Operation 89 'trunc' 'empty_205' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%select_ln75_3 = select i1 %icmp_ln77, i2 0, i2 %empty_205" [Deit_cpp/src/attention.cpp:75]   --->   Operation 90 'select' 'select_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75 = xor i1 %icmp_ln77, i1 1" [Deit_cpp/src/attention.cpp:75]   --->   Operation 91 'xor' 'xor_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.75ns)   --->   "%icmp_ln79 = icmp_eq  i5 %dim_block_load, i5 24" [Deit_cpp/src/attention.cpp:79]   --->   Operation 92 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %icmp_ln79, i1 %xor_ln75" [Deit_cpp/src/attention.cpp:75]   --->   Operation 93 'and' 'and_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.76ns)   --->   "%add_ln77 = add i8 %select_ln75, i8 1" [Deit_cpp/src/attention.cpp:77]   --->   Operation 94 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%or_ln77 = or i1 %and_ln75, i1 %icmp_ln77" [Deit_cpp/src/attention.cpp:77]   --->   Operation 95 'or' 'or_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %or_ln77, i5 0, i5 %dim_block_load" [Deit_cpp/src/attention.cpp:77]   --->   Operation 96 'select' 'select_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i8 %add_ln77" [Deit_cpp/src/attention.cpp:77]   --->   Operation 97 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.76ns)   --->   "%p_mid1 = add i9 %zext_ln77_1, i9 %zext_ln75_1" [Deit_cpp/src/attention.cpp:77]   --->   Operation 98 'add' 'p_mid1' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln77, i32 2, i32 7" [Deit_cpp/src/attention.cpp:77]   --->   Operation 99 'partselect' 'tmp_472' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.78ns)   --->   "%icmp443 = icmp_ne  i6 %tmp_472, i6 0" [Deit_cpp/src/attention.cpp:77]   --->   Operation 100 'icmp' 'icmp443' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.88ns)   --->   "%cmp31_not_mid1 = icmp_ugt  i9 %p_mid1, i9 128" [Deit_cpp/src/attention.cpp:77]   --->   Operation 101 'icmp' 'cmp31_not_mid1' <Predicate = (!icmp_ln75)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%brmerge_mid1 = or i1 %icmp443, i1 %cmp31_not_mid1" [Deit_cpp/src/attention.cpp:77]   --->   Operation 102 'or' 'brmerge_mid1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %and_ln75, i1 %brmerge_mid1, i1 %select_ln75_2" [Deit_cpp/src/attention.cpp:77]   --->   Operation 103 'select' 'select_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_2)   --->   "%empty_206 = trunc i8 %add_ln77" [Deit_cpp/src/attention.cpp:77]   --->   Operation 104 'trunc' 'empty_206' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln77_2 = select i1 %and_ln75, i2 %empty_206, i2 %select_ln75_3" [Deit_cpp/src/attention.cpp:77]   --->   Operation 105 'select' 'select_ln77_2' <Predicate = (!icmp_ln75)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.39ns)   --->   "%select_ln77_3 = select i1 %and_ln75, i8 %add_ln77, i8 %select_ln75" [Deit_cpp/src/attention.cpp:77]   --->   Operation 106 'select' 'select_ln77_3' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %select_ln77_1, void %if.then, void %xlx_occurrence.for.body43.1" [Deit_cpp/src/attention.cpp:85]   --->   Operation 107 'br' 'br_ln85' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.44ns)   --->   "%switch_ln87 = switch i2 %select_ln77_2, void %arrayidx335.0.0.7.0.0.0298.case.3, i2 0, void %arrayidx335.0.0.7.0.0.0298.case.0, i2 1, void %arrayidx335.0.0.7.0.0.0298.case.1, i2 2, void %arrayidx335.0.0.7.0.0.0298.case.2" [Deit_cpp/src/attention.cpp:87]   --->   Operation 108 'switch' 'switch_ln87' <Predicate = (!icmp_ln75 & !select_ln77_1)> <Delay = 0.44>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln88 = br void %xlx_occurrence.for.body43.1" [Deit_cpp/src/attention.cpp:88]   --->   Operation 109 'br' 'br_ln88' <Predicate = (!icmp_ln75 & !select_ln77_1)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln79 = add i5 %select_ln77, i5 1" [Deit_cpp/src/attention.cpp:79]   --->   Operation 110 'add' 'add_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.82ns)   --->   "%add_ln77_1 = add i13 %indvar_flatten_load, i13 1" [Deit_cpp/src/attention.cpp:77]   --->   Operation 111 'add' 'add_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.30ns)   --->   "%select_ln77_4 = select i1 %icmp_ln77, i13 1, i13 %add_ln77_1" [Deit_cpp/src/attention.cpp:77]   --->   Operation 112 'select' 'select_ln77_4' <Predicate = (!icmp_ln75)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln79 = store i17 %add_ln75_1, i17 %indvar_flatten47" [Deit_cpp/src/attention.cpp:79]   --->   Operation 113 'store' 'store_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln79 = store i8 %select_ln75_1, i8 %q_patch_base" [Deit_cpp/src/attention.cpp:79]   --->   Operation 114 'store' 'store_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln79 = store i13 %select_ln77_4, i13 %indvar_flatten" [Deit_cpp/src/attention.cpp:79]   --->   Operation 115 'store' 'store_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln79 = store i8 %select_ln77_3, i8 %k_patch" [Deit_cpp/src/attention.cpp:79]   --->   Operation 116 'store' 'store_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln79 = store i5 %add_ln79, i5 %dim_block" [Deit_cpp/src/attention.cpp:79]   --->   Operation 117 'store' 'store_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln75_for_block_q_patch_ln77_for_each_k_patch_ln79_for_block_dim_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102168, i64 102168, i64 102168"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln77_for_each_k_patch_ln79_for_block_dim_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %select_ln77" [Deit_cpp/src/attention.cpp:79]   --->   Operation 121 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:81]   --->   Operation 122 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [Deit_cpp/src/attention.cpp:69]   --->   Operation 123 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.83ns)   --->   "%q_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %q_stream" [Deit_cpp/src/attention.cpp:87]   --->   Operation 124 'read' 'q_stream_read' <Predicate = (!select_ln77_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i256 %q_stream_read" [Deit_cpp/src/attention.cpp:87]   --->   Operation 125 'trunc' 'trunc_ln87' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln87_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 192, i32 223" [Deit_cpp/src/attention.cpp:87]   --->   Operation 126 'partselect' 'trunc_ln87_6' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln87_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 224, i32 255" [Deit_cpp/src/attention.cpp:87]   --->   Operation 127 'partselect' 'trunc_ln87_7' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_addr = getelementptr i32 %q_blocks_data_M_elems_V_0, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 128 'getelementptr' 'q_blocks_data_M_elems_V_0_addr' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_0_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 129 'getelementptr' 'q_blocks_data_M_elems_V_0_1_addr' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_0_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 130 'getelementptr' 'q_blocks_data_M_elems_V_0_2_addr' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_0_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 131 'getelementptr' 'q_blocks_data_M_elems_V_0_3_addr' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 32, i32 63" [Deit_cpp/src/attention.cpp:87]   --->   Operation 132 'partselect' 'tmp' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 64, i32 95" [Deit_cpp/src/attention.cpp:87]   --->   Operation 133 'partselect' 'tmp_s' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 96, i32 127" [Deit_cpp/src/attention.cpp:87]   --->   Operation 134 'partselect' 'tmp_193' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 128, i32 159" [Deit_cpp/src/attention.cpp:87]   --->   Operation 135 'partselect' 'tmp_194' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 160, i32 191" [Deit_cpp/src/attention.cpp:87]   --->   Operation 136 'partselect' 'tmp_195' <Predicate = (!select_ln77_1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87, i5 %q_blocks_data_M_elems_V_0_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 137 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_1_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 138 'getelementptr' 'q_blocks_data_M_elems_V_1_2_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp, i5 %q_blocks_data_M_elems_V_1_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 139 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_2_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 140 'getelementptr' 'q_blocks_data_M_elems_V_2_2_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_s, i5 %q_blocks_data_M_elems_V_2_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 141 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_3_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 142 'getelementptr' 'q_blocks_data_M_elems_V_3_2_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_193, i5 %q_blocks_data_M_elems_V_3_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 143 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_4_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 144 'getelementptr' 'q_blocks_data_M_elems_V_4_2_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_194, i5 %q_blocks_data_M_elems_V_4_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 145 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_5_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 146 'getelementptr' 'q_blocks_data_M_elems_V_5_2_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_195, i5 %q_blocks_data_M_elems_V_5_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 147 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_6_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 148 'getelementptr' 'q_blocks_data_M_elems_V_6_2_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87_6, i5 %q_blocks_data_M_elems_V_6_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 149 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_7_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 150 'getelementptr' 'q_blocks_data_M_elems_V_7_2_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87_7, i5 %q_blocks_data_M_elems_V_7_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 151 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx335.0.0.7.0.0.0298.exit" [Deit_cpp/src/attention.cpp:87]   --->   Operation 152 'br' 'br_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 2)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87, i5 %q_blocks_data_M_elems_V_0_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 153 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_1_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 154 'getelementptr' 'q_blocks_data_M_elems_V_1_1_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp, i5 %q_blocks_data_M_elems_V_1_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 155 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_2_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 156 'getelementptr' 'q_blocks_data_M_elems_V_2_1_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_s, i5 %q_blocks_data_M_elems_V_2_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 157 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_3_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 158 'getelementptr' 'q_blocks_data_M_elems_V_3_1_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_193, i5 %q_blocks_data_M_elems_V_3_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 159 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_4_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 160 'getelementptr' 'q_blocks_data_M_elems_V_4_1_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_194, i5 %q_blocks_data_M_elems_V_4_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 161 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_5_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 162 'getelementptr' 'q_blocks_data_M_elems_V_5_1_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_195, i5 %q_blocks_data_M_elems_V_5_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 163 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_6_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 164 'getelementptr' 'q_blocks_data_M_elems_V_6_1_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87_6, i5 %q_blocks_data_M_elems_V_6_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 165 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_7_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 166 'getelementptr' 'q_blocks_data_M_elems_V_7_1_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87_7, i5 %q_blocks_data_M_elems_V_7_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 167 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx335.0.0.7.0.0.0298.exit" [Deit_cpp/src/attention.cpp:87]   --->   Operation 168 'br' 'br_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 1)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87, i5 %q_blocks_data_M_elems_V_0_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 169 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 170 'getelementptr' 'q_blocks_data_M_elems_V_1_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp, i5 %q_blocks_data_M_elems_V_1_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 171 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 172 'getelementptr' 'q_blocks_data_M_elems_V_2_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_s, i5 %q_blocks_data_M_elems_V_2_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 173 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 174 'getelementptr' 'q_blocks_data_M_elems_V_3_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_193, i5 %q_blocks_data_M_elems_V_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 175 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_addr = getelementptr i32 %q_blocks_data_M_elems_V_4, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 176 'getelementptr' 'q_blocks_data_M_elems_V_4_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_194, i5 %q_blocks_data_M_elems_V_4_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 177 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_addr = getelementptr i32 %q_blocks_data_M_elems_V_5, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 178 'getelementptr' 'q_blocks_data_M_elems_V_5_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_195, i5 %q_blocks_data_M_elems_V_5_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 179 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_addr = getelementptr i32 %q_blocks_data_M_elems_V_6, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 180 'getelementptr' 'q_blocks_data_M_elems_V_6_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87_6, i5 %q_blocks_data_M_elems_V_6_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 181 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_addr = getelementptr i32 %q_blocks_data_M_elems_V_7, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 182 'getelementptr' 'q_blocks_data_M_elems_V_7_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87_7, i5 %q_blocks_data_M_elems_V_7_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 183 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx335.0.0.7.0.0.0298.exit" [Deit_cpp/src/attention.cpp:87]   --->   Operation 184 'br' 'br_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 0)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87, i5 %q_blocks_data_M_elems_V_0_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 185 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_1_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 186 'getelementptr' 'q_blocks_data_M_elems_V_1_3_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp, i5 %q_blocks_data_M_elems_V_1_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 187 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_2_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 188 'getelementptr' 'q_blocks_data_M_elems_V_2_3_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_s, i5 %q_blocks_data_M_elems_V_2_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 189 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_3_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 190 'getelementptr' 'q_blocks_data_M_elems_V_3_3_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_193, i5 %q_blocks_data_M_elems_V_3_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 191 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_4_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 192 'getelementptr' 'q_blocks_data_M_elems_V_4_3_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_194, i5 %q_blocks_data_M_elems_V_4_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 193 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_5_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 194 'getelementptr' 'q_blocks_data_M_elems_V_5_3_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %tmp_195, i5 %q_blocks_data_M_elems_V_5_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 195 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_6_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 196 'getelementptr' 'q_blocks_data_M_elems_V_6_3_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87_6, i5 %q_blocks_data_M_elems_V_6_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 197 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_7_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:87]   --->   Operation 198 'getelementptr' 'q_blocks_data_M_elems_V_7_3_addr' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.67ns)   --->   "%store_ln87 = store i32 %trunc_ln87_7, i5 %q_blocks_data_M_elems_V_7_3_addr" [Deit_cpp/src/attention.cpp:87]   --->   Operation 199 'store' 'store_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx335.0.0.7.0.0.0298.exit" [Deit_cpp/src/attention.cpp:87]   --->   Operation 200 'br' 'br_ln87' <Predicate = (!select_ln77_1 & select_ln77_2 == 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.75>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_0, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 201 'getelementptr' 'q_blocks_data_M_elems_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (0.67ns)   --->   "%r_V = load i5 %q_blocks_data_M_elems_V_0_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 202 'load' 'r_V' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 203 'getelementptr' 'q_blocks_data_M_elems_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (0.67ns)   --->   "%r_V_556 = load i5 %q_blocks_data_M_elems_V_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 204 'load' 'r_V_556' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 205 'getelementptr' 'q_blocks_data_M_elems_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [2/2] (0.67ns)   --->   "%r_V_558 = load i5 %q_blocks_data_M_elems_V_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 206 'load' 'r_V_558' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 207 'getelementptr' 'q_blocks_data_M_elems_V_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [2/2] (0.67ns)   --->   "%r_V_560 = load i5 %q_blocks_data_M_elems_V_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 208 'load' 'r_V_560' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_4, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 209 'getelementptr' 'q_blocks_data_M_elems_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [2/2] (0.67ns)   --->   "%r_V_562 = load i5 %q_blocks_data_M_elems_V_4_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 210 'load' 'r_V_562' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_5, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 211 'getelementptr' 'q_blocks_data_M_elems_V_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (0.67ns)   --->   "%r_V_564 = load i5 %q_blocks_data_M_elems_V_5_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 212 'load' 'r_V_564' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_0_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 213 'getelementptr' 'q_blocks_data_M_elems_V_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [2/2] (0.67ns)   --->   "%r_V_572 = load i5 %q_blocks_data_M_elems_V_0_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 214 'load' 'r_V_572' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_1_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 215 'getelementptr' 'q_blocks_data_M_elems_V_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (0.67ns)   --->   "%r_V_574 = load i5 %q_blocks_data_M_elems_V_1_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 216 'load' 'r_V_574' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_2_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 217 'getelementptr' 'q_blocks_data_M_elems_V_2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [2/2] (0.67ns)   --->   "%r_V_576 = load i5 %q_blocks_data_M_elems_V_2_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 218 'load' 'r_V_576' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_3_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 219 'getelementptr' 'q_blocks_data_M_elems_V_3_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [2/2] (0.67ns)   --->   "%r_V_578 = load i5 %q_blocks_data_M_elems_V_3_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 220 'load' 'r_V_578' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_4_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 221 'getelementptr' 'q_blocks_data_M_elems_V_4_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [2/2] (0.67ns)   --->   "%r_V_580 = load i5 %q_blocks_data_M_elems_V_4_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 222 'load' 'r_V_580' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_5_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 223 'getelementptr' 'q_blocks_data_M_elems_V_5_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [2/2] (0.67ns)   --->   "%r_V_582 = load i5 %q_blocks_data_M_elems_V_5_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 224 'load' 'r_V_582' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_0_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 225 'getelementptr' 'q_blocks_data_M_elems_V_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [2/2] (0.67ns)   --->   "%r_V_590 = load i5 %q_blocks_data_M_elems_V_0_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 226 'load' 'r_V_590' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_1_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 227 'getelementptr' 'q_blocks_data_M_elems_V_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [2/2] (0.67ns)   --->   "%r_V_592 = load i5 %q_blocks_data_M_elems_V_1_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 228 'load' 'r_V_592' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_2_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 229 'getelementptr' 'q_blocks_data_M_elems_V_2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [2/2] (0.67ns)   --->   "%r_V_594 = load i5 %q_blocks_data_M_elems_V_2_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 230 'load' 'r_V_594' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_3_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 231 'getelementptr' 'q_blocks_data_M_elems_V_3_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [2/2] (0.67ns)   --->   "%r_V_596 = load i5 %q_blocks_data_M_elems_V_3_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 232 'load' 'r_V_596' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_4_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 233 'getelementptr' 'q_blocks_data_M_elems_V_4_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [2/2] (0.67ns)   --->   "%r_V_598 = load i5 %q_blocks_data_M_elems_V_4_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 234 'load' 'r_V_598' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_5_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 235 'getelementptr' 'q_blocks_data_M_elems_V_5_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [2/2] (0.67ns)   --->   "%r_V_600 = load i5 %q_blocks_data_M_elems_V_5_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 236 'load' 'r_V_600' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_0_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_0_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 237 'getelementptr' 'q_blocks_data_M_elems_V_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [2/2] (0.67ns)   --->   "%r_V_608 = load i5 %q_blocks_data_M_elems_V_0_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 238 'load' 'r_V_608' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_1_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_1_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 239 'getelementptr' 'q_blocks_data_M_elems_V_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [2/2] (0.67ns)   --->   "%r_V_610 = load i5 %q_blocks_data_M_elems_V_1_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 240 'load' 'r_V_610' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_2_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_2_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 241 'getelementptr' 'q_blocks_data_M_elems_V_2_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [2/2] (0.67ns)   --->   "%r_V_612 = load i5 %q_blocks_data_M_elems_V_2_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 242 'load' 'r_V_612' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_3_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_3_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 243 'getelementptr' 'q_blocks_data_M_elems_V_3_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [2/2] (0.67ns)   --->   "%r_V_614 = load i5 %q_blocks_data_M_elems_V_3_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 244 'load' 'r_V_614' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_4_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_4_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 245 'getelementptr' 'q_blocks_data_M_elems_V_4_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [2/2] (0.67ns)   --->   "%r_V_616 = load i5 %q_blocks_data_M_elems_V_4_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 246 'load' 'r_V_616' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_5_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_5_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 247 'getelementptr' 'q_blocks_data_M_elems_V_5_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [2/2] (0.67ns)   --->   "%r_V_618 = load i5 %q_blocks_data_M_elems_V_5_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 248 'load' 'r_V_618' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 249 [1/1] (0.75ns)   --->   "%icmp_ln121 = icmp_eq  i5 %select_ln77, i5 23" [Deit_cpp/src/attention.cpp:121]   --->   Operation 249 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.inc115, void %xlx_occurrence.for.inc107.3.0" [Deit_cpp/src/attention.cpp:121]   --->   Operation 250 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 251 [1/1] (1.83ns)   --->   "%k_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %k_stream" [Deit_cpp/src/attention.cpp:91]   --->   Operation 251 'read' 'k_stream_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i256 %k_stream_read" [Deit_cpp/src/attention.cpp:91]   --->   Operation 252 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln91_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 192, i32 223" [Deit_cpp/src/attention.cpp:91]   --->   Operation 253 'partselect' 'trunc_ln91_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln91_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 224, i32 255" [Deit_cpp/src/attention.cpp:91]   --->   Operation 254 'partselect' 'trunc_ln91_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 32, i32 63" [Deit_cpp/src/attention.cpp:91]   --->   Operation 255 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 64, i32 95" [Deit_cpp/src/attention.cpp:91]   --->   Operation 256 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 96, i32 127" [Deit_cpp/src/attention.cpp:91]   --->   Operation 257 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 128, i32 159" [Deit_cpp/src/attention.cpp:91]   --->   Operation 258 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 160, i32 191" [Deit_cpp/src/attention.cpp:91]   --->   Operation 259 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/2] (0.67ns)   --->   "%r_V = load i5 %q_blocks_data_M_elems_V_0_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 260 'load' 'r_V' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 261 [1/2] (0.67ns)   --->   "%r_V_556 = load i5 %q_blocks_data_M_elems_V_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 261 'load' 'r_V_556' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 262 [1/2] (0.67ns)   --->   "%r_V_558 = load i5 %q_blocks_data_M_elems_V_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 262 'load' 'r_V_558' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 263 [1/2] (0.67ns)   --->   "%r_V_560 = load i5 %q_blocks_data_M_elems_V_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 263 'load' 'r_V_560' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 264 [1/2] (0.67ns)   --->   "%r_V_562 = load i5 %q_blocks_data_M_elems_V_4_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 264 'load' 'r_V_562' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 265 [1/2] (0.67ns)   --->   "%r_V_564 = load i5 %q_blocks_data_M_elems_V_5_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 265 'load' 'r_V_564' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_6, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 266 'getelementptr' 'q_blocks_data_M_elems_V_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [2/2] (0.67ns)   --->   "%r_V_566 = load i5 %q_blocks_data_M_elems_V_6_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 267 'load' 'r_V_566' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_7, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 268 'getelementptr' 'q_blocks_data_M_elems_V_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [2/2] (0.67ns)   --->   "%r_V_568 = load i5 %q_blocks_data_M_elems_V_7_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 269 'load' 'r_V_568' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %r_V"   --->   Operation 270 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %trunc_ln91"   --->   Operation 271 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (3.42ns)   --->   "%r_V_555 = mul i54 %sext_ln1270, i54 %sext_ln1273"   --->   Operation 272 'mul' 'r_V_555' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_555, i32 22, i32 53"   --->   Operation 273 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_480, i22 0"   --->   Operation 274 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1270_42 = sext i32 %r_V_556"   --->   Operation 275 'sext' 'sext_ln1270_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i32 %tmp_196"   --->   Operation 276 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (3.42ns)   --->   "%r_V_557 = mul i54 %sext_ln1270_42, i54 %sext_ln1273_135"   --->   Operation 277 'mul' 'r_V_557' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (1.09ns)   --->   "%ret_V = add i54 %lhs, i54 %r_V_557"   --->   Operation 278 'add' 'ret_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 279 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1270_43 = sext i32 %r_V_558"   --->   Operation 280 'sext' 'sext_ln1270_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i32 %tmp_197"   --->   Operation 281 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (3.42ns)   --->   "%r_V_559 = mul i54 %sext_ln1270_43, i54 %sext_ln1273_136"   --->   Operation 282 'mul' 'r_V_559' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1270_44 = sext i32 %r_V_560"   --->   Operation 283 'sext' 'sext_ln1270_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i32 %tmp_198"   --->   Operation 284 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (3.42ns)   --->   "%r_V_561 = mul i54 %sext_ln1270_44, i54 %sext_ln1273_137"   --->   Operation 285 'mul' 'r_V_561' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1270_45 = sext i32 %r_V_562"   --->   Operation 286 'sext' 'sext_ln1270_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i32 %tmp_199"   --->   Operation 287 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (3.42ns)   --->   "%r_V_563 = mul i54 %sext_ln1270_45, i54 %sext_ln1273_138"   --->   Operation 288 'mul' 'r_V_563' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/2] (0.67ns)   --->   "%r_V_572 = load i5 %q_blocks_data_M_elems_V_0_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 289 'load' 'r_V_572' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 290 [1/2] (0.67ns)   --->   "%r_V_574 = load i5 %q_blocks_data_M_elems_V_1_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 290 'load' 'r_V_574' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 291 [1/2] (0.67ns)   --->   "%r_V_576 = load i5 %q_blocks_data_M_elems_V_2_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 291 'load' 'r_V_576' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 292 [1/2] (0.67ns)   --->   "%r_V_578 = load i5 %q_blocks_data_M_elems_V_3_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 292 'load' 'r_V_578' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 293 [1/2] (0.67ns)   --->   "%r_V_580 = load i5 %q_blocks_data_M_elems_V_4_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 293 'load' 'r_V_580' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 294 [1/2] (0.67ns)   --->   "%r_V_582 = load i5 %q_blocks_data_M_elems_V_5_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 294 'load' 'r_V_582' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_6_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 295 'getelementptr' 'q_blocks_data_M_elems_V_6_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [2/2] (0.67ns)   --->   "%r_V_584 = load i5 %q_blocks_data_M_elems_V_6_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 296 'load' 'r_V_584' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_7_1, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 297 'getelementptr' 'q_blocks_data_M_elems_V_7_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [2/2] (0.67ns)   --->   "%r_V_586 = load i5 %q_blocks_data_M_elems_V_7_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 298 'load' 'r_V_586' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1270_50 = sext i32 %r_V_572"   --->   Operation 299 'sext' 'sext_ln1270_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (3.42ns)   --->   "%r_V_573 = mul i54 %sext_ln1270_50, i54 %sext_ln1273"   --->   Operation 300 'mul' 'r_V_573' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_573, i32 22, i32 53"   --->   Operation 301 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%lhs_281 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_487, i22 0"   --->   Operation 302 'bitconcatenate' 'lhs_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1270_51 = sext i32 %r_V_574"   --->   Operation 303 'sext' 'sext_ln1270_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (3.42ns)   --->   "%r_V_575 = mul i54 %sext_ln1270_51, i54 %sext_ln1273_135"   --->   Operation 304 'mul' 'r_V_575' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (1.09ns)   --->   "%ret_V_261 = add i54 %lhs_281, i54 %r_V_575"   --->   Operation 305 'add' 'ret_V_261' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_261, i32 22, i32 53"   --->   Operation 306 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1270_52 = sext i32 %r_V_576"   --->   Operation 307 'sext' 'sext_ln1270_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (3.42ns)   --->   "%r_V_577 = mul i54 %sext_ln1270_52, i54 %sext_ln1273_136"   --->   Operation 308 'mul' 'r_V_577' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1270_53 = sext i32 %r_V_578"   --->   Operation 309 'sext' 'sext_ln1270_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (3.42ns)   --->   "%r_V_579 = mul i54 %sext_ln1270_53, i54 %sext_ln1273_137"   --->   Operation 310 'mul' 'r_V_579' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1270_54 = sext i32 %r_V_580"   --->   Operation 311 'sext' 'sext_ln1270_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (3.42ns)   --->   "%r_V_581 = mul i54 %sext_ln1270_54, i54 %sext_ln1273_138"   --->   Operation 312 'mul' 'r_V_581' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/2] (0.67ns)   --->   "%r_V_590 = load i5 %q_blocks_data_M_elems_V_0_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 313 'load' 'r_V_590' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 314 [1/2] (0.67ns)   --->   "%r_V_592 = load i5 %q_blocks_data_M_elems_V_1_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 314 'load' 'r_V_592' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 315 [1/2] (0.67ns)   --->   "%r_V_594 = load i5 %q_blocks_data_M_elems_V_2_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 315 'load' 'r_V_594' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 316 [1/2] (0.67ns)   --->   "%r_V_596 = load i5 %q_blocks_data_M_elems_V_3_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 316 'load' 'r_V_596' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 317 [1/2] (0.67ns)   --->   "%r_V_598 = load i5 %q_blocks_data_M_elems_V_4_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 317 'load' 'r_V_598' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 318 [1/2] (0.67ns)   --->   "%r_V_600 = load i5 %q_blocks_data_M_elems_V_5_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 318 'load' 'r_V_600' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_6_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 319 'getelementptr' 'q_blocks_data_M_elems_V_6_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [2/2] (0.67ns)   --->   "%r_V_602 = load i5 %q_blocks_data_M_elems_V_6_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 320 'load' 'r_V_602' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_7_2, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 321 'getelementptr' 'q_blocks_data_M_elems_V_7_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [2/2] (0.67ns)   --->   "%r_V_604 = load i5 %q_blocks_data_M_elems_V_7_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 322 'load' 'r_V_604' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1270_59 = sext i32 %r_V_590"   --->   Operation 323 'sext' 'sext_ln1270_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (3.42ns)   --->   "%r_V_591 = mul i54 %sext_ln1270_59, i54 %sext_ln1273"   --->   Operation 324 'mul' 'r_V_591' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_591, i32 22, i32 53"   --->   Operation 325 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%lhs_289 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_494, i22 0"   --->   Operation 326 'bitconcatenate' 'lhs_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1270_60 = sext i32 %r_V_592"   --->   Operation 327 'sext' 'sext_ln1270_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (3.42ns)   --->   "%r_V_593 = mul i54 %sext_ln1270_60, i54 %sext_ln1273_135"   --->   Operation 328 'mul' 'r_V_593' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (1.09ns)   --->   "%ret_V_268 = add i54 %lhs_289, i54 %r_V_593"   --->   Operation 329 'add' 'ret_V_268' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_268, i32 22, i32 53"   --->   Operation 330 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1270_61 = sext i32 %r_V_594"   --->   Operation 331 'sext' 'sext_ln1270_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (3.42ns)   --->   "%r_V_595 = mul i54 %sext_ln1270_61, i54 %sext_ln1273_136"   --->   Operation 332 'mul' 'r_V_595' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1270_62 = sext i32 %r_V_596"   --->   Operation 333 'sext' 'sext_ln1270_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (3.42ns)   --->   "%r_V_597 = mul i54 %sext_ln1270_62, i54 %sext_ln1273_137"   --->   Operation 334 'mul' 'r_V_597' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1270_63 = sext i32 %r_V_598"   --->   Operation 335 'sext' 'sext_ln1270_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (3.42ns)   --->   "%r_V_599 = mul i54 %sext_ln1270_63, i54 %sext_ln1273_138"   --->   Operation 336 'mul' 'r_V_599' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/2] (0.67ns)   --->   "%r_V_608 = load i5 %q_blocks_data_M_elems_V_0_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 337 'load' 'r_V_608' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 338 [1/2] (0.67ns)   --->   "%r_V_610 = load i5 %q_blocks_data_M_elems_V_1_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 338 'load' 'r_V_610' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 339 [1/2] (0.67ns)   --->   "%r_V_612 = load i5 %q_blocks_data_M_elems_V_2_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 339 'load' 'r_V_612' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 340 [1/2] (0.67ns)   --->   "%r_V_614 = load i5 %q_blocks_data_M_elems_V_3_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 340 'load' 'r_V_614' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 341 [1/2] (0.67ns)   --->   "%r_V_616 = load i5 %q_blocks_data_M_elems_V_4_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 341 'load' 'r_V_616' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 342 [1/2] (0.67ns)   --->   "%r_V_618 = load i5 %q_blocks_data_M_elems_V_5_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 342 'load' 'r_V_618' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_6_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_6_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 343 'getelementptr' 'q_blocks_data_M_elems_V_6_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [2/2] (0.67ns)   --->   "%r_V_620 = load i5 %q_blocks_data_M_elems_V_6_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 344 'load' 'r_V_620' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%q_blocks_data_M_elems_V_7_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_7_3, i64 0, i64 %zext_ln79" [Deit_cpp/src/attention.cpp:110]   --->   Operation 345 'getelementptr' 'q_blocks_data_M_elems_V_7_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [2/2] (0.67ns)   --->   "%r_V_622 = load i5 %q_blocks_data_M_elems_V_7_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 346 'load' 'r_V_622' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1270_68 = sext i32 %r_V_608"   --->   Operation 347 'sext' 'sext_ln1270_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (3.42ns)   --->   "%r_V_609 = mul i54 %sext_ln1270_68, i54 %sext_ln1273"   --->   Operation 348 'mul' 'r_V_609' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_501 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_609, i32 22, i32 53"   --->   Operation 349 'partselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%lhs_297 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_501, i22 0"   --->   Operation 350 'bitconcatenate' 'lhs_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1270_69 = sext i32 %r_V_610"   --->   Operation 351 'sext' 'sext_ln1270_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (3.42ns)   --->   "%r_V_611 = mul i54 %sext_ln1270_69, i54 %sext_ln1273_135"   --->   Operation 352 'mul' 'r_V_611' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (1.09ns)   --->   "%ret_V_275 = add i54 %lhs_297, i54 %r_V_611"   --->   Operation 353 'add' 'ret_V_275' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_502 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_275, i32 22, i32 53"   --->   Operation 354 'partselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1270_70 = sext i32 %r_V_612"   --->   Operation 355 'sext' 'sext_ln1270_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (3.42ns)   --->   "%r_V_613 = mul i54 %sext_ln1270_70, i54 %sext_ln1273_136"   --->   Operation 356 'mul' 'r_V_613' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1270_71 = sext i32 %r_V_614"   --->   Operation 357 'sext' 'sext_ln1270_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (3.42ns)   --->   "%r_V_615 = mul i54 %sext_ln1270_71, i54 %sext_ln1273_137"   --->   Operation 358 'mul' 'r_V_615' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1270_72 = sext i32 %r_V_616"   --->   Operation 359 'sext' 'sext_ln1270_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (3.42ns)   --->   "%r_V_617 = mul i54 %sext_ln1270_72, i54 %sext_ln1273_138"   --->   Operation 360 'mul' 'r_V_617' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 361 [1/2] (0.67ns)   --->   "%r_V_566 = load i5 %q_blocks_data_M_elems_V_6_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 361 'load' 'r_V_566' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 362 [1/2] (0.67ns)   --->   "%r_V_568 = load i5 %q_blocks_data_M_elems_V_7_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 362 'load' 'r_V_568' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%lhs_274 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_481, i22 0"   --->   Operation 363 'bitconcatenate' 'lhs_274' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (1.09ns)   --->   "%ret_V_255 = add i54 %lhs_274, i54 %r_V_559"   --->   Operation 364 'add' 'ret_V_255' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_255, i32 22, i32 53"   --->   Operation 365 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%lhs_275 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_482, i22 0"   --->   Operation 366 'bitconcatenate' 'lhs_275' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (1.09ns)   --->   "%ret_V_256 = add i54 %lhs_275, i54 %r_V_561"   --->   Operation 367 'add' 'ret_V_256' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_256, i32 22, i32 53"   --->   Operation 368 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%lhs_276 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_483, i22 0"   --->   Operation 369 'bitconcatenate' 'lhs_276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (1.09ns)   --->   "%ret_V_257 = add i54 %lhs_276, i54 %r_V_563"   --->   Operation 370 'add' 'ret_V_257' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_257, i32 22, i32 53"   --->   Operation 371 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%lhs_277 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_484, i22 0"   --->   Operation 372 'bitconcatenate' 'lhs_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1270_46 = sext i32 %r_V_564"   --->   Operation 373 'sext' 'sext_ln1270_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i32 %tmp_200"   --->   Operation 374 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (3.42ns)   --->   "%r_V_565 = mul i54 %sext_ln1270_46, i54 %sext_ln1273_139"   --->   Operation 375 'mul' 'r_V_565' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (1.09ns)   --->   "%ret_V_258 = add i54 %lhs_277, i54 %r_V_565"   --->   Operation 376 'add' 'ret_V_258' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_258, i32 22, i32 53"   --->   Operation 377 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%lhs_278 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_485, i22 0"   --->   Operation 378 'bitconcatenate' 'lhs_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1270_47 = sext i32 %r_V_566"   --->   Operation 379 'sext' 'sext_ln1270_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i32 %trunc_ln91_6"   --->   Operation 380 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (3.42ns)   --->   "%r_V_567 = mul i54 %sext_ln1270_47, i54 %sext_ln1273_140"   --->   Operation 381 'mul' 'r_V_567' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (1.09ns)   --->   "%ret_V_259 = add i54 %lhs_278, i54 %r_V_567"   --->   Operation 382 'add' 'ret_V_259' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_259, i32 22, i32 53"   --->   Operation 383 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%lhs_279 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_486, i22 0"   --->   Operation 384 'bitconcatenate' 'lhs_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1270_48 = sext i32 %r_V_568"   --->   Operation 385 'sext' 'sext_ln1270_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i32 %trunc_ln91_7"   --->   Operation 386 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (3.42ns)   --->   "%r_V_569 = mul i54 %sext_ln1270_48, i54 %sext_ln1273_141"   --->   Operation 387 'mul' 'r_V_569' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (1.09ns)   --->   "%ret_V_260 = add i54 %lhs_279, i54 %r_V_569"   --->   Operation 388 'add' 'ret_V_260' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%attn_addend_V = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_260, i32 22, i32 53"   --->   Operation 389 'partselect' 'attn_addend_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/2] (0.67ns)   --->   "%r_V_584 = load i5 %q_blocks_data_M_elems_V_6_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 390 'load' 'r_V_584' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 391 [1/2] (0.67ns)   --->   "%r_V_586 = load i5 %q_blocks_data_M_elems_V_7_1_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 391 'load' 'r_V_586' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%lhs_282 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_488, i22 0"   --->   Operation 392 'bitconcatenate' 'lhs_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (1.09ns)   --->   "%ret_V_262 = add i54 %lhs_282, i54 %r_V_577"   --->   Operation 393 'add' 'ret_V_262' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_262, i32 22, i32 53"   --->   Operation 394 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%lhs_283 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_489, i22 0"   --->   Operation 395 'bitconcatenate' 'lhs_283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (1.09ns)   --->   "%ret_V_263 = add i54 %lhs_283, i54 %r_V_579"   --->   Operation 396 'add' 'ret_V_263' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_263, i32 22, i32 53"   --->   Operation 397 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%lhs_284 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_490, i22 0"   --->   Operation 398 'bitconcatenate' 'lhs_284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (1.09ns)   --->   "%ret_V_264 = add i54 %lhs_284, i54 %r_V_581"   --->   Operation 399 'add' 'ret_V_264' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_264, i32 22, i32 53"   --->   Operation 400 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%lhs_285 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_491, i22 0"   --->   Operation 401 'bitconcatenate' 'lhs_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1270_55 = sext i32 %r_V_582"   --->   Operation 402 'sext' 'sext_ln1270_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (3.42ns)   --->   "%r_V_583 = mul i54 %sext_ln1270_55, i54 %sext_ln1273_139"   --->   Operation 403 'mul' 'r_V_583' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (1.09ns)   --->   "%ret_V_265 = add i54 %lhs_285, i54 %r_V_583"   --->   Operation 404 'add' 'ret_V_265' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_265, i32 22, i32 53"   --->   Operation 405 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%lhs_286 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_492, i22 0"   --->   Operation 406 'bitconcatenate' 'lhs_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1270_56 = sext i32 %r_V_584"   --->   Operation 407 'sext' 'sext_ln1270_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (3.42ns)   --->   "%r_V_585 = mul i54 %sext_ln1270_56, i54 %sext_ln1273_140"   --->   Operation 408 'mul' 'r_V_585' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (1.09ns)   --->   "%ret_V_266 = add i54 %lhs_286, i54 %r_V_585"   --->   Operation 409 'add' 'ret_V_266' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_266, i32 22, i32 53"   --->   Operation 410 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%lhs_287 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_493, i22 0"   --->   Operation 411 'bitconcatenate' 'lhs_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1270_57 = sext i32 %r_V_586"   --->   Operation 412 'sext' 'sext_ln1270_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (3.42ns)   --->   "%r_V_587 = mul i54 %sext_ln1270_57, i54 %sext_ln1273_141"   --->   Operation 413 'mul' 'r_V_587' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (1.09ns)   --->   "%ret_V_267 = add i54 %lhs_287, i54 %r_V_587"   --->   Operation 414 'add' 'ret_V_267' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%attn_addend_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_267, i32 22, i32 53"   --->   Operation 415 'partselect' 'attn_addend_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/2] (0.67ns)   --->   "%r_V_602 = load i5 %q_blocks_data_M_elems_V_6_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 416 'load' 'r_V_602' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 417 [1/2] (0.67ns)   --->   "%r_V_604 = load i5 %q_blocks_data_M_elems_V_7_2_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 417 'load' 'r_V_604' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%lhs_290 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_495, i22 0"   --->   Operation 418 'bitconcatenate' 'lhs_290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (1.09ns)   --->   "%ret_V_269 = add i54 %lhs_290, i54 %r_V_595"   --->   Operation 419 'add' 'ret_V_269' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_496 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_269, i32 22, i32 53"   --->   Operation 420 'partselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%lhs_291 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_496, i22 0"   --->   Operation 421 'bitconcatenate' 'lhs_291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (1.09ns)   --->   "%ret_V_270 = add i54 %lhs_291, i54 %r_V_597"   --->   Operation 422 'add' 'ret_V_270' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_270, i32 22, i32 53"   --->   Operation 423 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%lhs_292 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_497, i22 0"   --->   Operation 424 'bitconcatenate' 'lhs_292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (1.09ns)   --->   "%ret_V_271 = add i54 %lhs_292, i54 %r_V_599"   --->   Operation 425 'add' 'ret_V_271' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_498 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_271, i32 22, i32 53"   --->   Operation 426 'partselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%lhs_293 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_498, i22 0"   --->   Operation 427 'bitconcatenate' 'lhs_293' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1270_64 = sext i32 %r_V_600"   --->   Operation 428 'sext' 'sext_ln1270_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (3.42ns)   --->   "%r_V_601 = mul i54 %sext_ln1270_64, i54 %sext_ln1273_139"   --->   Operation 429 'mul' 'r_V_601' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (1.09ns)   --->   "%ret_V_272 = add i54 %lhs_293, i54 %r_V_601"   --->   Operation 430 'add' 'ret_V_272' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_272, i32 22, i32 53"   --->   Operation 431 'partselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%lhs_294 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_499, i22 0"   --->   Operation 432 'bitconcatenate' 'lhs_294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1270_65 = sext i32 %r_V_602"   --->   Operation 433 'sext' 'sext_ln1270_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (3.42ns)   --->   "%r_V_603 = mul i54 %sext_ln1270_65, i54 %sext_ln1273_140"   --->   Operation 434 'mul' 'r_V_603' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (1.09ns)   --->   "%ret_V_273 = add i54 %lhs_294, i54 %r_V_603"   --->   Operation 435 'add' 'ret_V_273' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_500 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_273, i32 22, i32 53"   --->   Operation 436 'partselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%lhs_295 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_500, i22 0"   --->   Operation 437 'bitconcatenate' 'lhs_295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1270_66 = sext i32 %r_V_604"   --->   Operation 438 'sext' 'sext_ln1270_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (3.42ns)   --->   "%r_V_605 = mul i54 %sext_ln1270_66, i54 %sext_ln1273_141"   --->   Operation 439 'mul' 'r_V_605' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (1.09ns)   --->   "%ret_V_274 = add i54 %lhs_295, i54 %r_V_605"   --->   Operation 440 'add' 'ret_V_274' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%attn_addend_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_274, i32 22, i32 53"   --->   Operation 441 'partselect' 'attn_addend_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/2] (0.67ns)   --->   "%r_V_620 = load i5 %q_blocks_data_M_elems_V_6_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 442 'load' 'r_V_620' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 443 [1/2] (0.67ns)   --->   "%r_V_622 = load i5 %q_blocks_data_M_elems_V_7_3_addr_1" [Deit_cpp/src/attention.cpp:110]   --->   Operation 443 'load' 'r_V_622' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%lhs_298 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_502, i22 0"   --->   Operation 444 'bitconcatenate' 'lhs_298' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (1.09ns)   --->   "%ret_V_276 = add i54 %lhs_298, i54 %r_V_613"   --->   Operation 445 'add' 'ret_V_276' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_276, i32 22, i32 53"   --->   Operation 446 'partselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%lhs_299 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_503, i22 0"   --->   Operation 447 'bitconcatenate' 'lhs_299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (1.09ns)   --->   "%ret_V_277 = add i54 %lhs_299, i54 %r_V_615"   --->   Operation 448 'add' 'ret_V_277' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_504 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_277, i32 22, i32 53"   --->   Operation 449 'partselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%lhs_300 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_504, i22 0"   --->   Operation 450 'bitconcatenate' 'lhs_300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (1.09ns)   --->   "%ret_V_278 = add i54 %lhs_300, i54 %r_V_617"   --->   Operation 451 'add' 'ret_V_278' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_278, i32 22, i32 53"   --->   Operation 452 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%lhs_301 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_505, i22 0"   --->   Operation 453 'bitconcatenate' 'lhs_301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1270_73 = sext i32 %r_V_618"   --->   Operation 454 'sext' 'sext_ln1270_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (3.42ns)   --->   "%r_V_619 = mul i54 %sext_ln1270_73, i54 %sext_ln1273_139"   --->   Operation 455 'mul' 'r_V_619' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (1.09ns)   --->   "%ret_V_279 = add i54 %lhs_301, i54 %r_V_619"   --->   Operation 456 'add' 'ret_V_279' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_506 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_279, i32 22, i32 53"   --->   Operation 457 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%lhs_302 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_506, i22 0"   --->   Operation 458 'bitconcatenate' 'lhs_302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1270_74 = sext i32 %r_V_620"   --->   Operation 459 'sext' 'sext_ln1270_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (3.42ns)   --->   "%r_V_621 = mul i54 %sext_ln1270_74, i54 %sext_ln1273_140"   --->   Operation 460 'mul' 'r_V_621' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (1.09ns)   --->   "%ret_V_280 = add i54 %lhs_302, i54 %r_V_621"   --->   Operation 461 'add' 'ret_V_280' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_507 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_280, i32 22, i32 53"   --->   Operation 462 'partselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%lhs_303 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_507, i22 0"   --->   Operation 463 'bitconcatenate' 'lhs_303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1270_75 = sext i32 %r_V_622"   --->   Operation 464 'sext' 'sext_ln1270_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (3.42ns)   --->   "%r_V_623 = mul i54 %sext_ln1270_75, i54 %sext_ln1273_141"   --->   Operation 465 'mul' 'r_V_623' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (1.09ns)   --->   "%ret_V_281 = add i54 %lhs_303, i54 %r_V_623"   --->   Operation 466 'add' 'ret_V_281' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%attn_addend_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_281, i32 22, i32 53"   --->   Operation 467 'partselect' 'attn_addend_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%ret_ln138 = ret" [Deit_cpp/src/attention.cpp:138]   --->   Operation 592 'ret' 'ret_ln138' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.72>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%attn_blocks_V_load = load i32 %attn_blocks_V" [Deit_cpp/src/attention.cpp:93]   --->   Operation 468 'load' 'attn_blocks_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%attn_blocks_V_1_load = load i32 %attn_blocks_V_1" [Deit_cpp/src/attention.cpp:93]   --->   Operation 469 'load' 'attn_blocks_V_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%attn_blocks_V_2_load = load i32 %attn_blocks_V_2" [Deit_cpp/src/attention.cpp:93]   --->   Operation 470 'load' 'attn_blocks_V_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%attn_blocks_V_3_load = load i32 %attn_blocks_V_3" [Deit_cpp/src/attention.cpp:93]   --->   Operation 471 'load' 'attn_blocks_V_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%attn_blocks_V_4_load = load i32 %attn_blocks_V_4" [Deit_cpp/src/attention.cpp:93]   --->   Operation 472 'load' 'attn_blocks_V_4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns)   --->   "%attn_blocks_V_5_load = load i32 %attn_blocks_V_5" [Deit_cpp/src/attention.cpp:93]   --->   Operation 473 'load' 'attn_blocks_V_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%attn_blocks_V_6_load = load i32 %attn_blocks_V_6" [Deit_cpp/src/attention.cpp:93]   --->   Operation 474 'load' 'attn_blocks_V_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%attn_blocks_V_7_load = load i32 %attn_blocks_V_7" [Deit_cpp/src/attention.cpp:93]   --->   Operation 475 'load' 'attn_blocks_V_7_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%attn_blocks_V_8_load = load i32 %attn_blocks_V_8" [Deit_cpp/src/attention.cpp:93]   --->   Operation 476 'load' 'attn_blocks_V_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%attn_blocks_V_9_load = load i32 %attn_blocks_V_9" [Deit_cpp/src/attention.cpp:93]   --->   Operation 477 'load' 'attn_blocks_V_9_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%attn_blocks_V_10_load = load i32 %attn_blocks_V_10" [Deit_cpp/src/attention.cpp:93]   --->   Operation 478 'load' 'attn_blocks_V_10_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%attn_blocks_V_11_load = load i32 %attn_blocks_V_11" [Deit_cpp/src/attention.cpp:93]   --->   Operation 479 'load' 'attn_blocks_V_11_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.75ns)   --->   "%icmp_ln93 = icmp_eq  i5 %select_ln77, i5 0" [Deit_cpp/src/attention.cpp:93]   --->   Operation 480 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [Deit_cpp/src/attention.cpp:93]   --->   Operation 481 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%specoccurrence_ln104 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 24, void @empty_24" [Deit_cpp/src/attention.cpp:104]   --->   Operation 482 'specoccurrence' 'specoccurrence_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin" [Deit_cpp/src/attention.cpp:104]   --->   Operation 483 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (0.44ns)   --->   "%attn_blocks_V_23 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_11_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 484 'select' 'attn_blocks_V_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.44ns)   --->   "%attn_blocks_V_22 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_10_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 485 'select' 'attn_blocks_V_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 486 [1/1] (0.44ns)   --->   "%attn_blocks_V_21 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_9_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 486 'select' 'attn_blocks_V_21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 487 [1/1] (0.44ns)   --->   "%attn_blocks_V_20 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_8_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 487 'select' 'attn_blocks_V_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.44ns)   --->   "%attn_blocks_V_19 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_7_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 488 'select' 'attn_blocks_V_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 489 [1/1] (0.44ns)   --->   "%attn_blocks_V_18 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_6_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 489 'select' 'attn_blocks_V_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.44ns)   --->   "%attn_blocks_V_17 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_5_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 490 'select' 'attn_blocks_V_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.44ns)   --->   "%attn_blocks_V_16 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_4_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 491 'select' 'attn_blocks_V_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 492 [1/1] (0.44ns)   --->   "%attn_blocks_V_15 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_3_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 492 'select' 'attn_blocks_V_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.44ns)   --->   "%attn_blocks_V_14 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_2_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 493 'select' 'attn_blocks_V_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 494 [1/1] (0.44ns)   --->   "%attn_blocks_V_13 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_1_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 494 'select' 'attn_blocks_V_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 495 [1/1] (0.44ns)   --->   "%attn_blocks_V_12 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_load" [Deit_cpp/src/attention.cpp:93]   --->   Operation 495 'select' 'attn_blocks_V_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1270_49 = sext i32 %attn_addend_V"   --->   Operation 496 'sext' 'sext_ln1270_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%attn_scale_V_load = load i20 %attn_scale_V"   --->   Operation 497 'load' 'attn_scale_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i20 %attn_scale_V_load"   --->   Operation 498 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (3.42ns)   --->   "%r_V_571 = mul i52 %sext_ln1270_49, i52 %zext_ln1273"   --->   Operation 499 'mul' 'r_V_571' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%attn_addend_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i52.i32.i32, i52 %r_V_571, i32 22, i32 51"   --->   Operation 500 'partselect' 'attn_addend_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i30 %attn_addend_V_1"   --->   Operation 501 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln77, i32 3, i32 4"   --->   Operation 502 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (0.47ns)   --->   "%lhs_280 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_blocks_V_12, i32 %attn_blocks_V_13, i32 %attn_blocks_V_14, i2 %trunc_ln"   --->   Operation 503 'mux' 'lhs_280' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i32 %lhs_280"   --->   Operation 504 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i30 %attn_addend_V_1"   --->   Operation 505 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (1.01ns)   --->   "%sub_ln1420 = sub i33 0, i33 %sext_ln813"   --->   Operation 506 'sub' 'sub_ln1420' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (0.44ns)   --->   "%icmp_ln808 = icmp_eq  i2 %trunc_ln, i2 0"   --->   Operation 507 'icmp' 'icmp_ln808' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.44ns)   --->   "%icmp_ln808_1 = icmp_eq  i2 %trunc_ln, i2 1"   --->   Operation 508 'icmp' 'icmp_ln808_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [1/1] (1.00ns)   --->   "%icmp_ln1420 = icmp_ne  i33 %sext_ln813_44, i33 %sub_ln1420"   --->   Operation 509 'icmp' 'icmp_ln1420' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_26)   --->   "%or_ln808 = or i1 %icmp_ln808, i1 %icmp_ln808_1"   --->   Operation 510 'or' 'or_ln808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_26)   --->   "%or_ln808_1 = or i1 %or_ln808, i1 %icmp_ln1420"   --->   Operation 511 'or' 'or_ln808_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_26)   --->   "%attn_blocks_V_24 = select i1 %or_ln808_1, i32 %attn_blocks_V_14, i32 0"   --->   Operation 512 'select' 'attn_blocks_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 513 [1/1] (1.01ns)   --->   "%attn_blocks_V_25 = add i32 %lhs_280, i32 %sext_ln818"   --->   Operation 513 'add' 'attn_blocks_V_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [1/1] (0.28ns)   --->   "%or_ln813 = or i1 %icmp_ln808, i1 %icmp_ln808_1"   --->   Operation 514 'or' 'or_ln813' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [1/1] (0.44ns) (out node of the LUT)   --->   "%attn_blocks_V_26 = select i1 %or_ln813, i32 %attn_blocks_V_24, i32 %attn_blocks_V_25"   --->   Operation 515 'select' 'attn_blocks_V_26' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 516 [1/1] (0.44ns)   --->   "%attn_blocks_V_27 = select i1 %icmp_ln808_1, i32 %attn_blocks_V_25, i32 %attn_blocks_V_13"   --->   Operation 516 'select' 'attn_blocks_V_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 517 [1/1] (0.44ns)   --->   "%attn_blocks_V_28 = select i1 %icmp_ln808, i32 %attn_blocks_V_25, i32 %attn_blocks_V_12"   --->   Operation 517 'select' 'attn_blocks_V_28' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1270_58 = sext i32 %attn_addend_V_2"   --->   Operation 518 'sext' 'sext_ln1270_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 519 [1/1] (3.42ns)   --->   "%r_V_589 = mul i52 %sext_ln1270_58, i52 %zext_ln1273"   --->   Operation 519 'mul' 'r_V_589' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%attn_addend_V_3 = partselect i30 @_ssdm_op_PartSelect.i30.i52.i32.i32, i52 %r_V_589, i32 22, i32 51"   --->   Operation 520 'partselect' 'attn_addend_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i30 %attn_addend_V_3"   --->   Operation 521 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 522 [1/1] (0.47ns)   --->   "%lhs_288 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_blocks_V_15, i32 %attn_blocks_V_16, i32 %attn_blocks_V_17, i2 %trunc_ln"   --->   Operation 522 'mux' 'lhs_288' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i32 %lhs_288"   --->   Operation 523 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i30 %attn_addend_V_3"   --->   Operation 524 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 525 [1/1] (1.01ns)   --->   "%sub_ln1420_14 = sub i33 0, i33 %sext_ln813_45"   --->   Operation 525 'sub' 'sub_ln1420_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 526 [1/1] (1.00ns)   --->   "%icmp_ln1420_14 = icmp_ne  i33 %sext_ln813_46, i33 %sub_ln1420_14"   --->   Operation 526 'icmp' 'icmp_ln1420_14' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_31)   --->   "%or_ln808_2 = or i1 %icmp_ln808, i1 %icmp_ln808_1"   --->   Operation 527 'or' 'or_ln808_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_31)   --->   "%or_ln808_3 = or i1 %or_ln808_2, i1 %icmp_ln1420_14"   --->   Operation 528 'or' 'or_ln808_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_31)   --->   "%attn_blocks_V_29 = select i1 %or_ln808_3, i32 %attn_blocks_V_17, i32 0"   --->   Operation 529 'select' 'attn_blocks_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 530 [1/1] (1.01ns)   --->   "%attn_blocks_V_30 = add i32 %lhs_288, i32 %sext_ln818_1"   --->   Operation 530 'add' 'attn_blocks_V_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 531 [1/1] (0.44ns) (out node of the LUT)   --->   "%attn_blocks_V_31 = select i1 %or_ln813, i32 %attn_blocks_V_29, i32 %attn_blocks_V_30"   --->   Operation 531 'select' 'attn_blocks_V_31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 532 [1/1] (0.44ns)   --->   "%attn_blocks_V_32 = select i1 %icmp_ln808_1, i32 %attn_blocks_V_30, i32 %attn_blocks_V_16"   --->   Operation 532 'select' 'attn_blocks_V_32' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 533 [1/1] (0.44ns)   --->   "%attn_blocks_V_33 = select i1 %icmp_ln808, i32 %attn_blocks_V_30, i32 %attn_blocks_V_15"   --->   Operation 533 'select' 'attn_blocks_V_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1270_67 = sext i32 %attn_addend_V_4"   --->   Operation 534 'sext' 'sext_ln1270_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 535 [1/1] (3.42ns)   --->   "%r_V_607 = mul i52 %sext_ln1270_67, i52 %zext_ln1273"   --->   Operation 535 'mul' 'r_V_607' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 536 [1/1] (0.00ns)   --->   "%attn_addend_V_5 = partselect i30 @_ssdm_op_PartSelect.i30.i52.i32.i32, i52 %r_V_607, i32 22, i32 51"   --->   Operation 536 'partselect' 'attn_addend_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i30 %attn_addend_V_5"   --->   Operation 537 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 538 [1/1] (0.47ns)   --->   "%lhs_296 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_blocks_V_18, i32 %attn_blocks_V_19, i32 %attn_blocks_V_20, i2 %trunc_ln"   --->   Operation 538 'mux' 'lhs_296' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i32 %lhs_296"   --->   Operation 539 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i30 %attn_addend_V_5"   --->   Operation 540 'sext' 'sext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 541 [1/1] (1.01ns)   --->   "%sub_ln1420_15 = sub i33 0, i33 %sext_ln813_47"   --->   Operation 541 'sub' 'sub_ln1420_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 542 [1/1] (1.00ns)   --->   "%icmp_ln1420_15 = icmp_ne  i33 %sext_ln813_48, i33 %sub_ln1420_15"   --->   Operation 542 'icmp' 'icmp_ln1420_15' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_36)   --->   "%or_ln808_4 = or i1 %icmp_ln808, i1 %icmp_ln808_1"   --->   Operation 543 'or' 'or_ln808_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_36)   --->   "%or_ln808_5 = or i1 %or_ln808_4, i1 %icmp_ln1420_15"   --->   Operation 544 'or' 'or_ln808_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_36)   --->   "%attn_blocks_V_34 = select i1 %or_ln808_5, i32 %attn_blocks_V_20, i32 0"   --->   Operation 545 'select' 'attn_blocks_V_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 546 [1/1] (1.01ns)   --->   "%attn_blocks_V_35 = add i32 %lhs_296, i32 %sext_ln818_2"   --->   Operation 546 'add' 'attn_blocks_V_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.44ns) (out node of the LUT)   --->   "%attn_blocks_V_36 = select i1 %or_ln813, i32 %attn_blocks_V_34, i32 %attn_blocks_V_35"   --->   Operation 547 'select' 'attn_blocks_V_36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 548 [1/1] (0.44ns)   --->   "%attn_blocks_V_37 = select i1 %icmp_ln808_1, i32 %attn_blocks_V_35, i32 %attn_blocks_V_19"   --->   Operation 548 'select' 'attn_blocks_V_37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 549 [1/1] (0.44ns)   --->   "%attn_blocks_V_38 = select i1 %icmp_ln808, i32 %attn_blocks_V_35, i32 %attn_blocks_V_18"   --->   Operation 549 'select' 'attn_blocks_V_38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1270_76 = sext i32 %attn_addend_V_6"   --->   Operation 550 'sext' 'sext_ln1270_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (3.42ns)   --->   "%r_V_625 = mul i52 %sext_ln1270_76, i52 %zext_ln1273"   --->   Operation 551 'mul' 'r_V_625' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 552 [1/1] (0.00ns)   --->   "%attn_addend_V_7 = partselect i30 @_ssdm_op_PartSelect.i30.i52.i32.i32, i52 %r_V_625, i32 22, i32 51"   --->   Operation 552 'partselect' 'attn_addend_V_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i30 %attn_addend_V_7"   --->   Operation 553 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (0.47ns)   --->   "%lhs_304 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_blocks_V_21, i32 %attn_blocks_V_22, i32 %attn_blocks_V_23, i2 %trunc_ln"   --->   Operation 554 'mux' 'lhs_304' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i32 %lhs_304"   --->   Operation 555 'sext' 'sext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i30 %attn_addend_V_7"   --->   Operation 556 'sext' 'sext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (1.01ns)   --->   "%sub_ln1420_16 = sub i33 0, i33 %sext_ln813_49"   --->   Operation 557 'sub' 'sub_ln1420_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 558 [1/1] (1.00ns)   --->   "%icmp_ln1420_16 = icmp_ne  i33 %sext_ln813_50, i33 %sub_ln1420_16"   --->   Operation 558 'icmp' 'icmp_ln1420_16' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_41)   --->   "%or_ln808_6 = or i1 %icmp_ln808, i1 %icmp_ln808_1"   --->   Operation 559 'or' 'or_ln808_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_41)   --->   "%or_ln808_7 = or i1 %or_ln808_6, i1 %icmp_ln1420_16"   --->   Operation 560 'or' 'or_ln808_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node attn_blocks_V_41)   --->   "%attn_blocks_V_39 = select i1 %or_ln808_7, i32 %attn_blocks_V_23, i32 0"   --->   Operation 561 'select' 'attn_blocks_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 562 [1/1] (1.01ns)   --->   "%attn_blocks_V_40 = add i32 %lhs_304, i32 %sext_ln818_3"   --->   Operation 562 'add' 'attn_blocks_V_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 563 [1/1] (0.44ns) (out node of the LUT)   --->   "%attn_blocks_V_41 = select i1 %or_ln813, i32 %attn_blocks_V_39, i32 %attn_blocks_V_40"   --->   Operation 563 'select' 'attn_blocks_V_41' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 564 [1/1] (0.44ns)   --->   "%attn_blocks_V_42 = select i1 %icmp_ln808_1, i32 %attn_blocks_V_40, i32 %attn_blocks_V_22"   --->   Operation 564 'select' 'attn_blocks_V_42' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 565 [1/1] (0.44ns)   --->   "%attn_blocks_V_43 = select i1 %icmp_ln808, i32 %attn_blocks_V_40, i32 %attn_blocks_V_21"   --->   Operation 565 'select' 'attn_blocks_V_43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 566 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [Deit_cpp/src/attention.cpp:121]   --->   Operation 566 'specregionbegin' 'rbegin2' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_201 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %attn_blocks_V_36, i32 %attn_blocks_V_37" [Deit_cpp/src/attention.cpp:133]   --->   Operation 567 'bitconcatenate' 'tmp_201' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i64 %tmp_201" [Deit_cpp/src/attention.cpp:133]   --->   Operation 568 'zext' 'zext_ln133' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_202 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %attn_blocks_V_31, i32 %attn_blocks_V_32" [Deit_cpp/src/attention.cpp:133]   --->   Operation 569 'bitconcatenate' 'tmp_202' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i64 %tmp_202" [Deit_cpp/src/attention.cpp:133]   --->   Operation 570 'zext' 'zext_ln133_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_203 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %attn_blocks_V_26, i32 %attn_blocks_V_27" [Deit_cpp/src/attention.cpp:133]   --->   Operation 571 'bitconcatenate' 'tmp_203' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i64 %tmp_203" [Deit_cpp/src/attention.cpp:133]   --->   Operation 572 'zext' 'zext_ln133_2' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_204 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i32.i32.i96.i32.i96.i32.i96.i32, i32 %attn_blocks_V_41, i32 %attn_blocks_V_42, i32 %attn_blocks_V_43, i96 %zext_ln133, i32 %attn_blocks_V_38, i96 %zext_ln133_1, i32 %attn_blocks_V_33, i96 %zext_ln133_2, i32 %attn_blocks_V_28" [Deit_cpp/src/attention.cpp:133]   --->   Operation 573 'bitconcatenate' 'tmp_204' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i480 %tmp_204" [Deit_cpp/src/attention.cpp:133]   --->   Operation 574 'zext' 'zext_ln133_3' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 575 [1/1] (1.83ns)   --->   "%write_ln133 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %qxk_stream, i512 %zext_ln133_3" [Deit_cpp/src/attention.cpp:133]   --->   Operation 575 'write' 'write_ln133' <Predicate = (icmp_ln121)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 576 [1/1] (0.00ns)   --->   "%specoccurrence_ln134 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 24, void @empty_24" [Deit_cpp/src/attention.cpp:134]   --->   Operation 576 'specoccurrence' 'specoccurrence_ln134' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 577 [1/1] (0.00ns)   --->   "%rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin2" [Deit_cpp/src/attention.cpp:134]   --->   Operation 577 'specregionend' 'rend278' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln134 = br void %for.inc115" [Deit_cpp/src/attention.cpp:134]   --->   Operation 578 'br' 'br_ln134' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_6 : Operation 579 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_41, i32 %attn_blocks_V_11" [Deit_cpp/src/attention.cpp:79]   --->   Operation 579 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 580 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_42, i32 %attn_blocks_V_10" [Deit_cpp/src/attention.cpp:79]   --->   Operation 580 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 581 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_43, i32 %attn_blocks_V_9" [Deit_cpp/src/attention.cpp:79]   --->   Operation 581 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_36, i32 %attn_blocks_V_8" [Deit_cpp/src/attention.cpp:79]   --->   Operation 582 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 583 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_37, i32 %attn_blocks_V_7" [Deit_cpp/src/attention.cpp:79]   --->   Operation 583 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 584 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_38, i32 %attn_blocks_V_6" [Deit_cpp/src/attention.cpp:79]   --->   Operation 584 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 585 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_31, i32 %attn_blocks_V_5" [Deit_cpp/src/attention.cpp:79]   --->   Operation 585 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 586 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_32, i32 %attn_blocks_V_4" [Deit_cpp/src/attention.cpp:79]   --->   Operation 586 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 587 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_33, i32 %attn_blocks_V_3" [Deit_cpp/src/attention.cpp:79]   --->   Operation 587 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 588 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_26, i32 %attn_blocks_V_2" [Deit_cpp/src/attention.cpp:79]   --->   Operation 588 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_27, i32 %attn_blocks_V_1" [Deit_cpp/src/attention.cpp:79]   --->   Operation 589 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %attn_blocks_V_28, i32 %attn_blocks_V" [Deit_cpp/src/attention.cpp:79]   --->   Operation 590 'store' 'store_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body29" [Deit_cpp/src/attention.cpp:79]   --->   Operation 591 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.1ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [19]  (0 ns)
	'load' operation ('indvar_flatten_load', Deit_cpp/src/attention.cpp:77) on local variable 'indvar_flatten' [65]  (0 ns)
	'icmp' operation ('icmp_ln77', Deit_cpp/src/attention.cpp:77) [83]  (1.01 ns)
	'select' operation ('select_ln75', Deit_cpp/src/attention.cpp:75) [84]  (0.393 ns)
	'add' operation ('add_ln77', Deit_cpp/src/attention.cpp:77) [94]  (0.765 ns)
	'add' operation ('p_mid1', Deit_cpp/src/attention.cpp:77) [99]  (0.765 ns)
	'icmp' operation ('cmp31_not_mid1', Deit_cpp/src/attention.cpp:77) [102]  (0.881 ns)
	'or' operation ('brmerge_mid1', Deit_cpp/src/attention.cpp:77) [103]  (0 ns)
	'select' operation ('select_ln77_1', Deit_cpp/src/attention.cpp:77) [104]  (0.287 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	fifo read operation ('q_stream_read', Deit_cpp/src/attention.cpp:87) on port 'q_stream' (Deit_cpp/src/attention.cpp:87) [113]  (1.84 ns)
	'store' operation ('store_ln87', Deit_cpp/src/attention.cpp:87) of variable 'trunc_ln87', Deit_cpp/src/attention.cpp:87 on array 'q_blocks.data._M_elems.V[0]', Deit_cpp/src/attention.cpp:66 [128]  (0.677 ns)

 <State 3>: 0.753ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln121', Deit_cpp/src/attention.cpp:121) [529]  (0.753 ns)

 <State 4>: 6.36ns
The critical path consists of the following:
	fifo read operation ('k_stream_read', Deit_cpp/src/attention.cpp:91) on port 'k_stream' (Deit_cpp/src/attention.cpp:91) [210]  (1.84 ns)
	'mul' operation ('r.V') [258]  (3.42 ns)
	'add' operation ('ret.V') [259]  (1.1 ns)

 <State 5>: 6.72ns
The critical path consists of the following:
	'mul' operation ('r.V') [282]  (3.42 ns)
	'add' operation ('ret.V') [283]  (1.1 ns)
	'add' operation ('ret.V') [289]  (1.1 ns)
	'add' operation ('ret.V') [295]  (1.1 ns)

 <State 6>: 6.72ns
The critical path consists of the following:
	'mul' operation ('r.V') [300]  (3.42 ns)
	'add' operation ('attn_blocks.V') [314]  (1.02 ns)
	'select' operation ('attn_blocks.V') [318]  (0.449 ns)
	fifo write operation ('write_ln133', Deit_cpp/src/attention.cpp:133) on port 'qxk_stream' (Deit_cpp/src/attention.cpp:133) [541]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
