{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588200453290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588200453297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 17:47:33 2020 " "Processing started: Wed Apr 29 17:47:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588200453297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200453297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zxnext_CycloneV -c zxnext_CycloneV " "Command: quartus_map --read_settings_files=on --write_settings_files=off zxnext_CycloneV -c zxnext_CycloneV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200453297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588200454465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588200454465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/bufgmux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/bufgmux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFGMUX1-BUFGMUX1_V " "Found design unit 1: BUFGMUX1-BUFGMUX1_V" {  } { { "../src/ram/BUFGMUX1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/BUFGMUX1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466206 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFGMUX1 " "Found entity 1: BUFGMUX1" {  } { { "../src/ram/BUFGMUX1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/BUFGMUX1.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/synth-zxnext-cyclone_v/zxnext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/synth-zxnext-cyclone_v/zxnext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxnext-rtl " "Found design unit 1: zxnext-rtl" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466219 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxnext " "Found entity 1: zxnext" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/tdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/tdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdpram-rtl " "Found design unit 1: tdpram-rtl" {  } { { "../src/ram/tdpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/tdpram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466224 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdpram " "Found entity 1: tdpram" {  } { { "../src/ram/tdpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/tdpram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80Na-rtl " "Found design unit 1: T80Na-rtl" {  } { { "../src/cpu/t80na.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466230 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80Na " "Found entity 1: T80Na" {  } { { "../src/cpu/t80na.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z80N_pack " "Found design unit 1: Z80N_pack" {  } { { "../src/cpu/t80n_pack.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_pack.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466235 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T80N_Pack " "Found design unit 2: T80N_Pack" {  } { { "../src/cpu/t80n_pack.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_pack.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N_MCode-rtl " "Found design unit 1: T80N_MCode-rtl" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466243 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N_MCode " "Found entity 1: T80N_MCode" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N_ALU-rtl " "Found design unit 1: T80N_ALU-rtl" {  } { { "../src/cpu/t80n_alu.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_alu.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466249 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N_ALU " "Found entity 1: T80N_ALU" {  } { { "../src/cpu/t80n_alu.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_alu.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N-rtl " "Found design unit 1: T80N-rtl" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466256 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N " "Found entity 1: T80N" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/synth-zxnext-cyclone_v/rom/bootrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/synth-zxnext-cyclone_v/rom/bootrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bootrom-RTL " "Found design unit 1: bootrom-RTL" {  } { { "../src/synth-zxnext-Cyclone_V/rom/bootrom.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/rom/bootrom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466263 ""} { "Info" "ISGN_ENTITY_NAME" "1 bootrom " "Found entity 1: bootrom" {  } { { "../src/synth-zxnext-Cyclone_V/rom/bootrom.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/rom/bootrom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transmit-rtl " "Found design unit 1: i2s_transmit-rtl" {  } { { "../src/audio/i2s/i2s_transmit.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_transmit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466268 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmit " "Found entity 1: i2s_transmit" {  } { { "../src/audio/i2s/i2s_transmit.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_transmit.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_slave-rtl " "Found design unit 1: i2s_slave-rtl" {  } { { "../src/audio/i2s/i2s_slave.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_slave.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466273 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_slave " "Found entity 1: i2s_slave" {  } { { "../src/audio/i2s/i2s_slave.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_slave.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_receive-rtl " "Found design unit 1: i2s_receive-rtl" {  } { { "../src/audio/i2s/i2s_receive.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_receive.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466277 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_receive " "Found entity 1: i2s_receive" {  } { { "../src/audio/i2s/i2s_receive.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_receive.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "../src/audio/i2s/i2s_master.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_master.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466283 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../src/audio/i2s/i2s_master.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_master.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/dpram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/dpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram2-rtl " "Found design unit 1: dpram2-rtl" {  } { { "../src/ram/dpram2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/dpram2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466288 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram2 " "Found entity 1: dpram2" {  } { { "../src/ram/dpram2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/dpram2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/vga/scan_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/vga/scan_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_convert-RTL " "Found design unit 1: scan_convert-RTL" {  } { { "../src/video/vga/scan_convert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/vga/scan_convert.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466293 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_convert " "Found entity 1: scan_convert" {  } { { "../src/video/vga/scan_convert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/vga/scan_convert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/zxula_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/zxula_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxula_timing-Behavior " "Found design unit 1: zxula_timing-Behavior" {  } { { "../src/video/zxula_timing.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/zxula_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466298 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxula_timing " "Found entity 1: zxula_timing" {  } { { "../src/video/zxula_timing.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/zxula_timing.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/zxula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/zxula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxula-rtl " "Found design unit 1: zxula-rtl" {  } { { "../src/video/zxula.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/zxula.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466304 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxula " "Found entity 1: zxula" {  } { { "../src/video/zxula.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/zxula.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/tilemap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/tilemap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilemap-rtl " "Found design unit 1: tilemap-rtl" {  } { { "../src/video/tilemap.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/tilemap.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466309 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilemap " "Found entity 1: tilemap" {  } { { "../src/video/tilemap.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/tilemap.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/sprites.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/sprites.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprites-rtl " "Found design unit 1: sprites-rtl" {  } { { "../src/video/sprites.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/sprites.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466315 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "../src/video/sprites.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/sprites.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/lores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/lores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lores-rtl " "Found design unit 1: lores-rtl" {  } { { "../src/video/lores.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/lores.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466320 ""} { "Info" "ISGN_ENTITY_NAME" "1 lores " "Found entity 1: lores" {  } { { "../src/video/lores.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/lores.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/layer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/layer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer2-rtl " "Found design unit 1: layer2-rtl" {  } { { "../src/video/layer2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/layer2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466325 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer2 " "Found entity 1: layer2" {  } { { "../src/video/layer2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/layer2.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/ym2149.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/ym2149.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YM2149-RTL " "Found design unit 1: YM2149-RTL" {  } { { "../src/audio/ym2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/ym2149.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466330 ""} { "Info" "ISGN_ENTITY_NAME" "1 YM2149 " "Found entity 1: YM2149" {  } { { "../src/audio/ym2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/ym2149.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/turbosound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/turbosound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 turbosound-rtl " "Found design unit 1: turbosound-rtl" {  } { { "../src/audio/turbosound.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/turbosound.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466334 ""} { "Info" "ISGN_ENTITY_NAME" "1 turbosound " "Found entity 1: turbosound" {  } { { "../src/audio/turbosound.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/turbosound.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/soundrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/soundrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soundrive-rtl " "Found design unit 1: soundrive-rtl" {  } { { "../src/audio/soundrive.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/soundrive.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466339 ""} { "Info" "ISGN_ENTITY_NAME" "1 soundrive " "Found entity 1: soundrive" {  } { { "../src/audio/soundrive.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/soundrive.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "../src/audio/pwm.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/pwm.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466345 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../src/audio/pwm.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/pwm.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s-rtl " "Found design unit 1: i2s-rtl" {  } { { "../src/audio/i2s.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466350 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "../src/audio/i2s.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "../src/audio/dac.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/dac.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466354 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../src/audio/dac.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/dac.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_mixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_mixer-rtl " "Found design unit 1: audio_mixer-rtl" {  } { { "../src/audio/audio_mixer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_mixer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466359 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_mixer " "Found entity 1: audio_mixer" {  } { { "../src/audio/audio_mixer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_mixer.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/synchronize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/synchronize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronize-rtl " "Found design unit 1: synchronize-rtl" {  } { { "../src/misc/synchronize.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/synchronize.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466363 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronize " "Found entity 1: synchronize" {  } { { "../src/misc/synchronize.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/synchronize.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "../src/misc/debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/debounce.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466368 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/misc/debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/debounce.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/asymmetrical_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/asymmetrical_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asymmetrical_debounce-rtl " "Found design unit 1: asymmetrical_debounce-rtl" {  } { { "../src/misc/asymmetrical_debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/asymmetrical_debounce.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466373 ""} { "Info" "ISGN_ENTITY_NAME" "1 asymmetrical_debounce " "Found entity 1: asymmetrical_debounce" {  } { { "../src/misc/asymmetrical_debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/asymmetrical_debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/synth-zxnext-cyclone_v/zxnext_cyclone_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/synth-zxnext-cyclone_v/zxnext_cyclone_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZXNEXT_Cyclone_V-rtl " "Found design unit 1: ZXNEXT_Cyclone_V-rtl" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZXNEXT_Cyclone_V " "Found entity 1: ZXNEXT_Cyclone_V" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clocks-rtl " "Found design unit 1: clocks-rtl" {  } { { "clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466386 ""} { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks/clocks_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks/clocks_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks_0002 " "Found entity 1: clocks_0002" {  } { { "clocks/clocks_0002.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks/clocks_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/membrane/membrane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/membrane/membrane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 membrane-rtl " "Found design unit 1: membrane-rtl" {  } { { "../src/input/membrane/membrane.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/membrane/membrane.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466397 ""} { "Info" "ISGN_ENTITY_NAME" "1 membrane " "Found entity 1: membrane" {  } { { "../src/input/membrane/membrane.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/membrane/membrane.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/membrane/emu_fnkeys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/membrane/emu_fnkeys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emu_fnkeys-rtl " "Found design unit 1: emu_fnkeys-rtl" {  } { { "../src/input/membrane/emu_fnkeys.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/membrane/emu_fnkeys.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466402 ""} { "Info" "ISGN_ENTITY_NAME" "1 emu_fnkeys " "Found entity 1: emu_fnkeys" {  } { { "../src/input/membrane/emu_fnkeys.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/membrane/emu_fnkeys.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyb-rtl " "Found design unit 1: ps2_keyb-rtl" {  } { { "../src/input/keyboard/ps2_keyb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466408 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyb " "Found entity 1: ps2_keyb" {  } { { "../src/input/keyboard/ps2_keyb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466413 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/keymaps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/keymaps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keymaps-Behavior " "Found design unit 1: keymaps-Behavior" {  } { { "../src/input/keyboard/keymaps.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/keymaps.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466418 ""} { "Info" "ISGN_ENTITY_NAME" "1 keymaps " "Found entity 1: keymaps" {  } { { "../src/input/keyboard/keymaps.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/keymaps.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/ps2_mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/ps2_mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "../src/input/ps2_mouse.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/ps2_mouse.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/spram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/spram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-rtl " "Found design unit 1: spram-rtl" {  } { { "../src/ram/spram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/spram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466430 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "../src/ram/spram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/spram.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/sdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/sdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdpram-rtl " "Found design unit 1: sdpram-rtl" {  } { { "../src/ram/sdpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/sdpram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466434 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdpram " "Found entity 1: sdpram" {  } { { "../src/ram/sdpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/sdpram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-rtl " "Found design unit 1: dpram-rtl" {  } { { "../src/ram/dpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466438 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "../src/ram/dpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/dpram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/multiface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/multiface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiface-rtl " "Found design unit 1: multiface-rtl" {  } { { "../src/device/multiface.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/multiface.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466443 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiface " "Found entity 1: multiface" {  } { { "../src/device/multiface.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/multiface.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80dma-z80dma_unit " "Found design unit 1: z80dma-z80dma_unit" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466449 ""} { "Info" "ISGN_ENTITY_NAME" "1 z80dma " "Found entity 1: z80dma" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-rtl " "Found design unit 1: divmmc-rtl" {  } { { "../src/device/divmmc.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/divmmc.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466454 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "../src/device/divmmc.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/divmmc.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/copper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/copper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 copper-rtl " "Found design unit 1: copper-rtl" {  } { { "../src/device/copper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/copper.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466460 ""} { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "../src/device/copper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/copper.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "../src/serial/uart.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466465 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/serial/uart.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/uart.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "../src/serial/spi_master.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/spi_master.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466470 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../src/serial/spi_master.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/spi_master.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/fifop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/fifop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifop-rtl " "Found design unit 1: fifop-rtl" {  } { { "../src/serial/fifop.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/fifop.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466474 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifop " "Found entity 1: fifop" {  } { { "../src/serial/fifop.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/fifop.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200466474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200466474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ZXNEXT_Cyclone_V " "Elaborating entity \"ZXNEXT_Cyclone_V\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588200467065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram2_addr_o ZXNEXT_Cyclone_V.vhd(256) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(256): object \"ram2_addr_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467068 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram2_we_n_o ZXNEXT_Cyclone_V.vhd(258) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(258): object \"ram2_we_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467068 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_HDMI_n ZXNEXT_Cyclone_V.vhd(343) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(343): object \"CLK_HDMI_n\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467069 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_oe_n_o ZXNEXT_Cyclone_V.vhd(395) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(395): object \"ram_oe_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467069 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_hdmi_audio ZXNEXT_Cyclone_V.vhd(407) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(407): object \"zxn_hdmi_audio\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 407 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467069 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "audioint_o ZXNEXT_Cyclone_V.vhd(425) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(425): object \"audioint_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467069 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mic_port_o ZXNEXT_Cyclone_V.vhd(426) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(426): object \"mic_port_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 426 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467069 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_out ZXNEXT_Cyclone_V.vhd(437) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(437): object \"blank_out\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 437 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467070 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_rgb_vb_n ZXNEXT_Cyclone_V.vhd(444) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(444): object \"zxn_rgb_vb_n\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467070 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_rgb_hb_n ZXNEXT_Cyclone_V.vhd(445) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(445): object \"zxn_rgb_hb_n\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467070 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_hdmi_reset ZXNEXT_Cyclone_V.vhd(451) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(451): object \"zxn_hdmi_reset\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467070 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_video_50_60 ZXNEXT_Cyclone_V.vhd(471) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(471): object \"zxn_video_50_60\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467070 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_en ZXNEXT_Cyclone_V.vhd(492) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(492): object \"zxn_joy_io_mode_en\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467070 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_lr ZXNEXT_Cyclone_V.vhd(493) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(493): object \"zxn_joy_io_mode_lr\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467070 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_pin_7 ZXNEXT_Cyclone_V.vhd(494) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(494): object \"zxn_joy_io_mode_pin_7\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467071 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd_cs1_n_o ZXNEXT_Cyclone_V.vhd(534) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(534): object \"sd_cs1_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467071 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_cs_n_o ZXNEXT_Cyclone_V.vhd(539) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(539): object \"flash_cs_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467071 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sclk_o ZXNEXT_Cyclone_V.vhd(540) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(540): object \"flash_sclk_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467071 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_mosi_o ZXNEXT_Cyclone_V.vhd(541) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(541): object \"flash_mosi_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 541 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467071 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flash_miso_i ZXNEXT_Cyclone_V.vhd(542) " "VHDL Signal Declaration warning at ZXNEXT_Cyclone_V.vhd(542): used implicit default value for signal \"flash_miso_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 542 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588200467071 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_wp_o ZXNEXT_Cyclone_V.vhd(543) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(543): object \"flash_wp_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 543 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467071 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_hold_o ZXNEXT_Cyclone_V.vhd(544) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(544): object \"flash_hold_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467071 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyb_row_o ZXNEXT_Cyclone_V.vhd(557) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(557): object \"keyb_row_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_clk35_o ZXNEXT_Cyclone_V.vhd(619) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(619): object \"bus_clk35_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_addr_o ZXNEXT_Cyclone_V.vhd(620) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(620): object \"bus_addr_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_ramcs_i ZXNEXT_Cyclone_V.vhd(624) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(624): object \"bus_ramcs_i\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_halt_n_o ZXNEXT_Cyclone_V.vhd(627) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(627): object \"bus_halt_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_iorq_n_o ZXNEXT_Cyclone_V.vhd(628) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(628): object \"bus_iorq_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_m1_n_o ZXNEXT_Cyclone_V.vhd(629) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(629): object \"bus_m1_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_mreq_n_o ZXNEXT_Cyclone_V.vhd(630) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(630): object \"bus_mreq_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 630 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_rd_n_o ZXNEXT_Cyclone_V.vhd(631) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(631): object \"bus_rd_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_wr_n_o ZXNEXT_Cyclone_V.vhd(632) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(632): object \"bus_wr_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_rfsh_n_o ZXNEXT_Cyclone_V.vhd(633) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(633): object \"bus_rfsh_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467072 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_busack_n_o ZXNEXT_Cyclone_V.vhd(635) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(635): object \"bus_busack_n_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 635 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467073 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_flashboot ZXNEXT_Cyclone_V.vhd(661) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(661): object \"zxn_flashboot\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 661 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467073 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_coreid ZXNEXT_Cyclone_V.vhd(662) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(662): object \"zxn_coreid\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467073 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "esp_tx_o ZXNEXT_Cyclone_V.vhd(686) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(686): object \"esp_tx_o\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 686 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467073 "|ZXNEXT_Cyclone_V"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extras_io ZXNEXT_Cyclone_V.vhd(692) " "Verilog HDL or VHDL warning at ZXNEXT_Cyclone_V.vhd(692): object \"extras_io\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467073 "|ZXNEXT_Cyclone_V"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize synchronize:ear_sync " "Elaborating entity \"synchronize\" for hierarchy \"synchronize:ear_sync\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "ear_sync" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:db_expbus_rst_noise " "Elaborating entity \"debounce\" for hierarchy \"debounce:db_expbus_rst_noise\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "db_expbus_rst_noise" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:db_expbus_rst " "Elaborating entity \"debounce\" for hierarchy \"debounce:db_expbus_rst\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "db_expbus_rst" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks clocks:clocks_inst " "Elaborating entity \"clocks\" for hierarchy \"clocks:clocks_inst\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "clocks_inst" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks_0002 clocks:clocks_inst\|clocks_0002:clocks_inst " "Elaborating entity \"clocks_0002\" for hierarchy \"clocks:clocks_inst\|clocks_0002:clocks_inst\"" {  } { { "clocks.vhd" "clocks_inst" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\"" {  } { { "clocks/clocks_0002.v" "altera_pll_i" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks/clocks_0002.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467287 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588200467294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\"" {  } { { "clocks/clocks_0002.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks/clocks_0002.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 6 " "Parameter \"number_of_clocks\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 28.000000 MHz " "Parameter \"output_clock_frequency0\" = \"28.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 28.000000 MHz " "Parameter \"output_clock_frequency1\" = \"28.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 17857 ps " "Parameter \"phase_shift1\" = \"17857 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 14.000000 MHz " "Parameter \"output_clock_frequency2\" = \"14.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 7.000000 MHz " "Parameter \"output_clock_frequency3\" = \"7.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 140.000000 MHz " "Parameter \"output_clock_frequency4\" = \"140.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 140.000000 MHz " "Parameter \"output_clock_frequency5\" = \"140.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 3571 ps " "Parameter \"phase_shift5\" = \"3571 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200467295 ""}  } { { "clocks/clocks_0002.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks/clocks_0002.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200467295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFGMUX1 BUFGMUX1:BUFGMUX1_i0 " "Elaborating entity \"BUFGMUX1\" for hierarchy \"BUFGMUX1:BUFGMUX1_i0\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "BUFGMUX1_i0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467303 ""}
{ "Warning" "WVRFX_VHDL_NOW_NOT_SUPPORTED" "standard.vhd(71) " "VHDL warning at standard.vhd(71): ignored VHDL standard library NOW function, which is not supported for synthesis" {  } { { "std/1993/standard.vhd" "" { Text "c:/altera/18.1/quartus/libraries/vhdl/std/1993/standard.vhd" 71 0 0 } }  } 0 10350 "VHDL warning at %1!s!: ignored VHDL standard library NOW function, which is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1588200467304 "|ZXNEXT_Cyclone_V|BUFGMUX1:BUFGMUX1_i0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q0_enable BUFGMUX1.vhd(75) " "VHDL Process Statement warning at BUFGMUX1.vhd(75): inferring latch(es) for signal or variable \"q0_enable\", which holds its previous value in one or more paths through the process" {  } { { "../src/ram/BUFGMUX1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/BUFGMUX1.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588200467304 "|ZXNEXT_Cyclone_V|BUFGMUX1:BUFGMUX1_i0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1_enable BUFGMUX1.vhd(85) " "VHDL Process Statement warning at BUFGMUX1.vhd(85): inferring latch(es) for signal or variable \"q1_enable\", which holds its previous value in one or more paths through the process" {  } { { "../src/ram/BUFGMUX1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/BUFGMUX1.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588200467304 "|ZXNEXT_Cyclone_V|BUFGMUX1:BUFGMUX1_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:audio_L " "Elaborating entity \"dac\" for hierarchy \"dac:audio_L\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "audio_L" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:audio_M " "Elaborating entity \"dac\" for hierarchy \"dac:audio_M\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "audio_M" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_convert scan_convert:sc_mod " "Elaborating entity \"scan_convert\" for hierarchy \"scan_convert:sc_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "sc_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 scan_convert:sc_mod\|dpram2:u_run " "Elaborating entity \"dpram2\" for hierarchy \"scan_convert:sc_mod\|dpram2:u_run\"" {  } { { "../src/video/vga/scan_convert.vhd" "u_run" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/vga/scan_convert.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse ps2_mouse:ps2_mouse_mod " "Elaborating entity \"ps2_mouse\" for hierarchy \"ps2_mouse:ps2_mouse_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "ps2_mouse_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyb ps2_keyb:ps2_kbd_mod " "Elaborating entity \"ps2_keyb\" for hierarchy \"ps2_keyb:ps2_kbd_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "ps2_kbd_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymaps ps2_keyb:ps2_kbd_mod\|keymaps:keymaps " "Elaborating entity \"keymaps\" for hierarchy \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\"" {  } { { "../src/input/keyboard/ps2_keyb.vhd" "keymaps" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0 " "Elaborating entity \"ps2_iobase\" for hierarchy \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\"" {  } { { "../src/input/keyboard/ps2_keyb.vhd" "ps2_alt0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emu_fnkeys emu_fnkeys:emu_fnkeys_mod " "Elaborating entity \"emu_fnkeys\" for hierarchy \"emu_fnkeys:emu_fnkeys_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "emu_fnkeys_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "membrane membrane:membrane_mod " "Elaborating entity \"membrane\" for hierarchy \"membrane:membrane_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "membrane_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asymmetrical_debounce asymmetrical_debounce:db_expbus_nmi " "Elaborating entity \"asymmetrical_debounce\" for hierarchy \"asymmetrical_debounce:db_expbus_nmi\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "db_expbus_nmi" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxnext zxnext:zxnext " "Elaborating entity \"zxnext\" for hierarchy \"zxnext:zxnext\"" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "zxnext" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467399 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart0_rx_o zxnext.vhd(715) " "VHDL Signal Declaration warning at zxnext.vhd(715): used implicit default value for signal \"uart0_rx_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 715 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588200467461 "|ZXNEXT_Cyclone_V|zxnext:zxnext"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart1_rx_o zxnext.vhd(716) " "VHDL Signal Declaration warning at zxnext.vhd(716): used implicit default value for signal \"uart1_rx_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 716 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588200467461 "|ZXNEXT_Cyclone_V|zxnext:zxnext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart0_rx_byte_dly zxnext.vhd(719) " "Verilog HDL or VHDL warning at zxnext.vhd(719): object \"uart0_rx_byte_dly\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 719 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467461 "|ZXNEXT_Cyclone_V|zxnext:zxnext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart0_fifo_addr zxnext.vhd(720) " "Verilog HDL or VHDL warning at zxnext.vhd(720): object \"uart0_fifo_addr\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467461 "|ZXNEXT_Cyclone_V|zxnext:zxnext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart1_rx_byte_dly zxnext.vhd(724) " "Verilog HDL or VHDL warning at zxnext.vhd(724): object \"uart1_rx_byte_dly\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467461 "|ZXNEXT_Cyclone_V|zxnext:zxnext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart1_fifo_addr zxnext.vhd(725) " "Verilog HDL or VHDL warning at zxnext.vhd(725): object \"uart1_fifo_addr\" assigned a value but never read" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467461 "|ZXNEXT_Cyclone_V|zxnext:zxnext"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sram_romcs zxnext.vhd(2531) " "VHDL Process Statement warning at zxnext.vhd(2531): signal \"sram_romcs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 2531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588200467461 "|ZXNEXT_Cyclone_V|zxnext:zxnext"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sram_romcs zxnext.vhd(2545) " "VHDL Process Statement warning at zxnext.vhd(2545): signal \"sram_romcs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 2545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588200467461 "|ZXNEXT_Cyclone_V|zxnext:zxnext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80Na zxnext:zxnext\|T80Na:cpu_mod " "Elaborating entity \"T80Na\" for hierarchy \"zxnext:zxnext\|T80Na:cpu_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "cpu_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n " "Elaborating entity \"T80N\" for hierarchy \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\"" {  } { { "../src/cpu/t80na.vhd" "z80n" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_direct_add_L_c t80n.vhd(283) " "Verilog HDL or VHDL warning at t80n.vhd(283): object \"reg_direct_add_L_c\" assigned a value but never read" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467510 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N_MCode zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode " "Elaborating entity \"T80N_MCode\" for hierarchy \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\"" {  } { { "../src/cpu/t80n.vhd" "mcode" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467512 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XY_State t80n_mcode.vhd(1398) " "VHDL Process Statement warning at t80n_mcode.vhd(1398): signal \"XY_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 1398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588200467527 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XY_State t80n_mcode.vhd(1454) " "VHDL Process Statement warning at t80n_mcode.vhd(1454): signal \"XY_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 1454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588200467527 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XY_State t80n_mcode.vhd(1492) " "VHDL Process Statement warning at t80n_mcode.vhd(1492): signal \"XY_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 1492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XY_State t80n_mcode.vhd(1559) " "VHDL Process Statement warning at t80n_mcode.vhd(1559): signal \"XY_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 1559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z80N_data_o t80n_mcode.vhd(216) " "VHDL Process Statement warning at t80n_mcode.vhd(216): inferring latch(es) for signal or variable \"Z80N_data_o\", which holds its previous value in one or more paths through the process" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[0\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[0\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[1\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[1\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[2\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[2\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[3\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[3\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[4\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[4\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[5\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[5\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[6\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[6\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[7\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[7\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[8\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[8\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[9\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[9\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[10\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[10\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[11\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[11\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[12\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[12\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[13\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[13\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[14\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[14\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[15\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[15\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200467528 "|ZXNEXT_Cyclone_V|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N_ALU zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_ALU:alu " "Elaborating entity \"T80N_ALU\" for hierarchy \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_ALU:alu\"" {  } { { "../src/cpu/t80n.vhd" "alu" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z80dma zxnext:zxnext\|z80dma:dma_mod " "Elaborating entity \"z80dma\" for hierarchy \"zxnext:zxnext\|z80dma:dma_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "dma_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3_dma_en_s dma.vhd(85) " "Verilog HDL or VHDL warning at dma.vhd(85): object \"R3_dma_en_s\" assigned a value but never read" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467547 "|ZXNEXT_Cyclone_V|zxnext:zxnext|z80dma:dma_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5_ce_wait_s dma.vhd(98) " "Verilog HDL or VHDL warning at dma.vhd(98): object \"R5_ce_wait_s\" assigned a value but never read" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467547 "|ZXNEXT_Cyclone_V|zxnext:zxnext|z80dma:dma_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count_s dma.vhd(130) " "Verilog HDL or VHDL warning at dma.vhd(130): object \"read_count_s\" assigned a value but never read" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588200467547 "|ZXNEXT_Cyclone_V|zxnext:zxnext|z80dma:dma_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootrom zxnext:zxnext\|bootrom:bootrom_mod " "Elaborating entity \"bootrom\" for hierarchy \"zxnext:zxnext\|bootrom:bootrom_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "bootrom_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master zxnext:zxnext\|spi_master:spi_master_mod " "Elaborating entity \"spi_master\" for hierarchy \"zxnext:zxnext\|spi_master:spi_master_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "spi_master_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart zxnext:zxnext\|uart:uart0_mod " "Elaborating entity \"uart\" for hierarchy \"zxnext:zxnext\|uart:uart0_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "uart0_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce zxnext:zxnext\|uart:uart0_mod\|debounce:db " "Elaborating entity \"debounce\" for hierarchy \"zxnext:zxnext\|uart:uart0_mod\|debounce:db\"" {  } { { "../src/serial/uart.vhd" "db" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/uart.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifop zxnext:zxnext\|fifop:fifop_uart0_rx " "Elaborating entity \"fifop\" for hierarchy \"zxnext:zxnext\|fifop:fifop_uart0_rx\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "fifop_uart0_rx" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 2816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "copper zxnext:zxnext\|copper:copper_mod " "Elaborating entity \"copper\" for hierarchy \"zxnext:zxnext\|copper:copper_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "copper_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:copper_inst_msb_ram " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:copper_inst_msb_ram\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "copper_inst_msb_ram" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divmmc zxnext:zxnext\|divmmc:divmmc_mod " "Elaborating entity \"divmmc\" for hierarchy \"zxnext:zxnext\|divmmc:divmmc_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "divmmc_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2 zxnext:zxnext\|layer2:layer2_mod " "Elaborating entity \"layer2\" for hierarchy \"zxnext:zxnext\|layer2:layer2_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "layer2_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lores zxnext:zxnext\|lores:lores_mod " "Elaborating entity \"lores\" for hierarchy \"zxnext:zxnext\|lores:lores_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "lores_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiface zxnext:zxnext\|multiface:multiface_mod " "Elaborating entity \"multiface\" for hierarchy \"zxnext:zxnext\|multiface:multiface_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "multiface_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites zxnext:zxnext\|sprites:sprite_mod " "Elaborating entity \"sprites\" for hierarchy \"zxnext:zxnext\|sprites:sprite_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "sprite_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdpram zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0 " "Elaborating entity \"sdpram\" for hierarchy \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\"" {  } { { "../src/video/sprites.vhd" "attr0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/sprites.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spram zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0 " "Elaborating entity \"spram\" for hierarchy \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\"" {  } { { "../src/video/sprites.vhd" "linebuf0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/sprites.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern " "Elaborating entity \"dpram\" for hierarchy \"zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\"" {  } { { "../src/video/sprites.vhd" "pattern" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/sprites.vhd" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tilemap zxnext:zxnext\|tilemap:tilemap_mod " "Elaborating entity \"tilemap\" for hierarchy \"zxnext:zxnext\|tilemap:tilemap_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "tilemap_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdpram zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem " "Elaborating entity \"sdpram\" for hierarchy \"zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\"" {  } { { "../src/video/tilemap.vhd" "tilemem" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/tilemap.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxula zxnext:zxnext\|zxula:ula_mod " "Elaborating entity \"zxula\" for hierarchy \"zxnext:zxnext\|zxula:ula_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "ula_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turbosound zxnext:zxnext\|turbosound:turbosound_mod " "Elaborating entity \"turbosound\" for hierarchy \"zxnext:zxnext\|turbosound:turbosound_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "turbosound_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 5359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YM2149 zxnext:zxnext\|turbosound:turbosound_mod\|YM2149:psg0 " "Elaborating entity \"YM2149\" for hierarchy \"zxnext:zxnext\|turbosound:turbosound_mod\|YM2149:psg0\"" {  } { { "../src/audio/turbosound.vhd" "psg0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/turbosound.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundrive zxnext:zxnext\|soundrive:soundrive_mod " "Elaborating entity \"soundrive\" for hierarchy \"zxnext:zxnext\|soundrive:soundrive_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "soundrive_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 5409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s zxnext:zxnext\|i2s:i2s_mod " "Elaborating entity \"i2s\" for hierarchy \"zxnext:zxnext\|i2s:i2s_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "i2s_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 5443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_slave zxnext:zxnext\|i2s:i2s_mod\|i2s_slave:i2s_slave_mod " "Elaborating entity \"i2s_slave\" for hierarchy \"zxnext:zxnext\|i2s:i2s_mod\|i2s_slave:i2s_slave_mod\"" {  } { { "../src/audio/i2s.vhd" "i2s_slave_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_receive zxnext:zxnext\|i2s:i2s_mod\|i2s_receive:i2s_receiver_mod " "Elaborating entity \"i2s_receive\" for hierarchy \"zxnext:zxnext\|i2s:i2s_mod\|i2s_receive:i2s_receiver_mod\"" {  } { { "../src/audio/i2s.vhd" "i2s_receiver_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transmit zxnext:zxnext\|i2s:i2s_mod\|i2s_transmit:i2s_transmit_mod " "Elaborating entity \"i2s_transmit\" for hierarchy \"zxnext:zxnext\|i2s:i2s_mod\|i2s_transmit:i2s_transmit_mod\"" {  } { { "../src/audio/i2s.vhd" "i2s_transmit_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_mixer zxnext:zxnext\|audio_mixer:audio_mixer_mod " "Elaborating entity \"audio_mixer\" for hierarchy \"zxnext:zxnext\|audio_mixer:audio_mixer_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "audio_mixer_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 5482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:bank5_ram " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:bank5_ram\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "bank5_ram" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 5537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:bank7_ram " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:bank7_ram\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "bank7_ram" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 5640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxula_timing zxnext:zxnext\|zxula_timing:timing_mod " "Elaborating entity \"zxula_timing\" for hierarchy \"zxnext:zxnext\|zxula_timing:timing_mod\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "timing_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 5695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:palette_utm " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:palette_utm\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "palette_utm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 5950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:palette_l2s " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:palette_l2s\"" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "palette_l2s" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200467794 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\] " "Synthesized away node \"clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "clocks/clocks_0002.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks/clocks_0002.v" 100 0 0 } } { "clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/clocks.vhd" 41 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1038 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200468847 "|ZXNEXT_Cyclone_V|clocks:clocks_inst|clocks_0002:clocks_inst|altera_pll:altera_pll_i|general[5].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588200468847 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588200468847 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "zxnext:zxnext\|cpu_mreq_n " "Found clock multiplexer zxnext:zxnext\|cpu_mreq_n" {  } { { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 267 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1588200469090 "|ZXNEXT_Cyclone_V|zxnext:zxnext|cpu_mreq_n"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1588200469090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588200471781 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_1 " "Inferred dual-clock RAM node \"zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471880 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_1 " "Inferred dual-clock RAM node \"zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471880 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_1 " "Inferred dual-clock RAM node \"zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471881 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_1 " "Inferred dual-clock RAM node \"zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471881 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471881 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471882 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471882 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471883 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471883 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471884 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471884 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471884 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "scan_convert:sc_mod\|dpram2:u_run\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"scan_convert:sc_mod\|dpram2:u_run\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588200471885 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\|ram_q " "RAM logic \"zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\|ram_q\" is uninferred due to asynchronous read logic" {  } { { "../src/ram/sdpram.vhd" "ram_q" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/sdpram.vhd" 61 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588200471900 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1588200471900 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[7\] " "Converted tri-state buffer \"bus_data_io\[7\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 621 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[6\] " "Converted tri-state buffer \"bus_data_io\[6\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 621 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[5\] " "Converted tri-state buffer \"bus_data_io\[5\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 621 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[4\] " "Converted tri-state buffer \"bus_data_io\[4\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 621 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[3\] " "Converted tri-state buffer \"bus_data_io\[3\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 621 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[2\] " "Converted tri-state buffer \"bus_data_io\[2\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 621 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[1\] " "Converted tri-state buffer \"bus_data_io\[1\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 621 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[0\] " "Converted tri-state buffer \"bus_data_io\[0\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 621 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_int_n_io " "Converted tri-state buffer \"bus_int_n_io\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 622 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "esp_gpio2_io " "Converted tri-state buffer \"esp_gpio2_io\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 684 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "esp_gpio0_io " "Converted tri-state buffer \"esp_gpio0_io\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 683 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[27\] " "Converted tri-state buffer \"accel_io\[27\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[26\] " "Converted tri-state buffer \"accel_io\[26\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[25\] " "Converted tri-state buffer \"accel_io\[25\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[24\] " "Converted tri-state buffer \"accel_io\[24\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[23\] " "Converted tri-state buffer \"accel_io\[23\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[22\] " "Converted tri-state buffer \"accel_io\[22\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[21\] " "Converted tri-state buffer \"accel_io\[21\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[20\] " "Converted tri-state buffer \"accel_io\[20\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[19\] " "Converted tri-state buffer \"accel_io\[19\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[18\] " "Converted tri-state buffer \"accel_io\[18\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[17\] " "Converted tri-state buffer \"accel_io\[17\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[16\] " "Converted tri-state buffer \"accel_io\[16\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[15\] " "Converted tri-state buffer \"accel_io\[15\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[14\] " "Converted tri-state buffer \"accel_io\[14\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[13\] " "Converted tri-state buffer \"accel_io\[13\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[12\] " "Converted tri-state buffer \"accel_io\[12\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[11\] " "Converted tri-state buffer \"accel_io\[11\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[10\] " "Converted tri-state buffer \"accel_io\[10\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[9\] " "Converted tri-state buffer \"accel_io\[9\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[8\] " "Converted tri-state buffer \"accel_io\[8\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[7\] " "Converted tri-state buffer \"accel_io\[7\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[6\] " "Converted tri-state buffer \"accel_io\[6\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[5\] " "Converted tri-state buffer \"accel_io\[5\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[4\] " "Converted tri-state buffer \"accel_io\[4\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[3\] " "Converted tri-state buffer \"accel_io\[3\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[2\] " "Converted tri-state buffer \"accel_io\[2\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[1\] " "Converted tri-state buffer \"accel_io\[1\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[0\] " "Converted tri-state buffer \"accel_io\[0\]\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_rst_n_io " "Converted tri-state buffer \"bus_rst_n_io\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 618 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1588200474052 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1588200474052 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zxn_i2c_scl_n_i " "Converted tri-state buffer \"zxn_i2c_scl_n_i\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 563 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1588200474758 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zxn_i2c_sda_n_i " "Converted tri-state buffer \"zxn_i2c_sda_n_i\" feeding internal logic into a wire" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 564 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1588200474758 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1588200474758 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "22 " "Inferred 22 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/zxnext_CycloneV.ram0_keymaps_7e92a721.hdl.mif " "Parameter INIT_FILE set to db/zxnext_CycloneV.ram0_keymaps_7e92a721.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scan_convert:sc_mod\|dpram2:u_run\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scan_convert:sc_mod\|dpram2:u_run\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "zxnext:zxnext\|bootrom:bootrom_mod\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|bootrom:bootrom_mod\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE zxnext_CycloneV.ZXNEXT_Cyclone_V0.rtl.mif " "Parameter INIT_FILE set to zxnext_CycloneV.ZXNEXT_Cyclone_V0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "zxnext:zxnext\|ula_en_1a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"zxnext:zxnext\|ula_en_1a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200481594 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588200481594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200481738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481738 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200481738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fj1 " "Found entity 1: altsyncram_4fj1" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_4fj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200481817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200481817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200481842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481842 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200481842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8cj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8cj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8cj1 " "Found entity 1: altsyncram_8cj1" {  } { { "db/altsyncram_8cj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_8cj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200481918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200481918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_1 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200481941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_1 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200481941 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200481941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dj1 " "Found entity 1: altsyncram_6dj1" {  } { { "db/altsyncram_6dj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_6dj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200482039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482039 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200482039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dn1 " "Found entity 1: altsyncram_6dn1" {  } { { "db/altsyncram_6dn1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_6dn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_1 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200482285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_1 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482285 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200482285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgj1 " "Found entity 1: altsyncram_cgj1" {  } { { "db/altsyncram_cgj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_cgj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200482474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/zxnext_CycloneV.ram0_keymaps_7e92a721.hdl.mif " "Parameter \"INIT_FILE\" = \"db/zxnext_CycloneV.ram0_keymaps_7e92a721.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482474 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200482474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ois1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ois1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ois1 " "Found entity 1: altsyncram_ois1" {  } { { "db/altsyncram_ois1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ois1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200482631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200482631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3n1 " "Found entity 1: altsyncram_k3n1" {  } { { "db/altsyncram_k3n1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_k3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200482766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482766 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200482766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sji1 " "Found entity 1: altsyncram_sji1" {  } { { "db/altsyncram_sji1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_sji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200482841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200482841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200482974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200482974 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200482974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29n1 " "Found entity 1: altsyncram_29n1" {  } { { "db/altsyncram_29n1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_29n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200483078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483078 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200483078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09n1 " "Found entity 1: altsyncram_09n1" {  } { { "db/altsyncram_09n1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_09n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200483212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483212 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200483212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0an1 " "Found entity 1: altsyncram_0an1" {  } { { "db/altsyncram_0an1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_0an1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200483319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE zxnext_CycloneV.ZXNEXT_Cyclone_V0.rtl.mif " "Parameter \"INIT_FILE\" = \"zxnext_CycloneV.ZXNEXT_Cyclone_V0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483319 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200483319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fo71 " "Found entity 1: altsyncram_fo71" {  } { { "db/altsyncram_fo71.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_fo71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200483419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200483419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubn1 " "Found entity 1: altsyncram_ubn1" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ubn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_convert:sc_mod\|dpram2:u_run\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"scan_convert:sc_mod\|dpram2:u_run\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200483525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scan_convert:sc_mod\|dpram2:u_run\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"scan_convert:sc_mod\|dpram2:u_run\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483525 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200483525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ocj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ocj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ocj1 " "Found entity 1: altsyncram_ocj1" {  } { { "db/altsyncram_ocj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ocj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200483763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588200483764 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588200483764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_puu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_puu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_puu " "Found entity 1: shift_taps_puu" {  } { { "db/shift_taps_puu.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/shift_taps_puu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br91 " "Found entity 1: altsyncram_br91" {  } { { "db/altsyncram_br91.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_br91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200483984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200483984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588200484056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200484056 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a9 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ubn1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a10 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ubn1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a11 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ubn1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a12 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ubn1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a13 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ubn1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_ubn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\|altsyncram_ois1:auto_generated\|ram_block1a8 " "Synthesized away node \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\|altsyncram_ois1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ois1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_ois1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/input/keyboard/ps2_keyb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 101 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 1843 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|ps2_keyb:ps2_kbd_mod|keymaps:keymaps|altsyncram:ram_q_rtl_0|altsyncram_ois1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a9 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_4fj1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a10 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_4fj1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a11 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_4fj1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a12 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_4fj1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a13 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_4fj1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a14 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_1\|altsyncram_4fj1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4fj1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-Cyclone_V/db/altsyncram_4fj1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/synth-zxnext-Cyclone_V/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/zxnext.vhd" 6003 0 0 } } { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 2191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588200484403 "|ZXNEXT_Cyclone_V|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_1|altsyncram_4fj1:auto_generated|ram_block1a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588200484403 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588200484403 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[2\] sram_data_in\[2\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[2\]\" to the node \"sram_data_in\[2\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[10\] sram_data_in\[10\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[10\]\" to the node \"sram_data_in\[10\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[0\] sram_data_in\[0\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[0\]\" to the node \"sram_data_in\[0\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[8\] sram_data_in\[8\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[8\]\" to the node \"sram_data_in\[8\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[5\] sram_data_in\[5\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[5\]\" to the node \"sram_data_in\[5\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[13\] sram_data_in\[13\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[13\]\" to the node \"sram_data_in\[13\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[4\] sram_data_in\[4\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[4\]\" to the node \"sram_data_in\[4\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[12\] sram_data_in\[12\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[12\]\" to the node \"sram_data_in\[12\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[7\] sram_data_in\[7\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[7\]\" to the node \"sram_data_in\[7\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[15\] sram_data_in\[15\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[15\]\" to the node \"sram_data_in\[15\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[3\] sram_data_in\[3\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[3\]\" to the node \"sram_data_in\[3\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[11\] sram_data_in\[11\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[11\]\" to the node \"sram_data_in\[11\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[1\] sram_data_in\[1\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[1\]\" to the node \"sram_data_in\[1\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[9\] sram_data_in\[9\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[9\]\" to the node \"sram_data_in\[9\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[6\] sram_data_in\[6\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[6\]\" to the node \"sram_data_in\[6\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[14\] sram_data_in\[14\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[14\]\" to the node \"sram_data_in\[14\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 394 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[2\] ram_data_io\[10\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[2\]\" to the node \"ram_data_io\[10\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 257 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[0\] ram_data_io\[8\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[0\]\" to the node \"ram_data_io\[8\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 257 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[5\] ram_data_io\[13\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[5\]\" to the node \"ram_data_io\[13\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 257 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[4\] ram_data_io\[12\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[4\]\" to the node \"ram_data_io\[12\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 257 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[7\] ram_data_io\[15\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[7\]\" to the node \"ram_data_io\[15\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 257 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[3\] ram_data_io\[11\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[3\]\" to the node \"ram_data_io\[11\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 257 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[1\] ram_data_io\[9\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[1\]\" to the node \"ram_data_io\[9\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 257 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[6\] ram_data_io\[14\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[6\]\" to the node \"ram_data_io\[14\]\" into an OR gate" {  } { { "../src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/synth-zxnext-Cyclone_V/ZXNEXT_Cyclone_V.vhd" 257 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 2 1588200486099 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1588200486099 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out~synth ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out~synth " "Register \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out\" is converted into an equivalent circuit using register \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out~synth\" and latch \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out~synth\"" {  } { { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1588200486962 "|ZXNEXT_Cyclone_V|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|ps2_data_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o~synth ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o~synth " "Register \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o\" is converted into an equivalent circuit using register \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o~synth\" and latch \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o~synth\"" {  } { { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1588200486962 "|ZXNEXT_Cyclone_V|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|ps2_data_o"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1588200486962 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "90 " "90 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588200513086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 5 0 0 " "Adding 7 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588200514529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588200514529 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1588200514935 ""}  } { { "altera_pll.v" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1588200514935 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[4\].gpll " "RST port on the PLL is not properly connected on instance clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[4\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1588200514948 ""}  } { { "altera_pll.v" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1588200514948 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1588200514964 ""}  } { { "altera_pll.v" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1588200514964 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1588200514977 ""}  } { { "altera_pll.v" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1588200514977 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance clocks:clocks_inst\|clocks_0002:clocks_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1588200514991 ""}  } { { "altera_pll.v" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1588200514991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11661 " "Implemented 11661 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588200515623 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588200515623 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588200515623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11384 " "Implemented 11384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588200515623 ""} { "Info" "ICUT_CUT_TM_RAMS" "214 " "Implemented 214 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588200515623 ""} { "Info" "ICUT_CUT_TM_PLLS" "5 " "Implemented 5 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588200515623 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1588200515623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588200515623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5040 " "Peak virtual memory: 5040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588200515693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 17:48:35 2020 " "Processing ended: Wed Apr 29 17:48:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588200515693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588200515693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588200515693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588200515693 ""}
