{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718270953144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718270953151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 14:59:13 2024 " "Processing started: Thu Jun 13 14:59:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718270953151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718270953151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test2_Multiplier -c Test2_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test2_Multiplier -c Test2_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718270953151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718270953514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718270953514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/fourbitadder/fourbitadder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/fourbitadder/fourbitadder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder_1-halfadder " "Found design unit 1: FourBitAdder_1-halfadder" {  } { { "../FourBitAdder/FourBitAdder_1.vhd" "" { Text "C:/intelFPGA_lite/18.1/FourBitAdder/FourBitAdder_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder_1 " "Found entity 1: FourBitAdder_1" {  } { { "../FourBitAdder/FourBitAdder_1.vhd" "" { Text "C:/intelFPGA_lite/18.1/FourBitAdder/FourBitAdder_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718270960963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718270960963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 21 10 " "Found 21 design units, including 10 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULL_ADDER-Equations " "Found design unit 10: FULL_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 MUX_2X1-Equations " "Found design unit 11: MUX_2X1-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULL_ADDER " "Found entity 9: FULL_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""} { "Info" "ISGN_ENTITY_NAME" "10 MUX_2X1 " "Found entity 10: MUX_2X1" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/Gates.vhdl" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718270960963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960978 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/test2/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718270960978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test2_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Test2_Multiplier-struct " "Found design unit 1: Test2_Multiplier-struct" {  } { { "Test2_Multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Test2_Multiplier " "Found entity 1: Test2_Multiplier" {  } { { "Test2_Multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718270960982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718270960982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718270961003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Test2_Multiplier Test2_Multiplier:add_instance " "Elaborating entity \"Test2_Multiplier\" for hierarchy \"Test2_Multiplier:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/intelFPGA_lite/18.1/test2/DUT.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718270961010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig9 Test2_Multiplier.vhd(24) " "Verilog HDL or VHDL warning at Test2_Multiplier.vhd(24): object \"sig9\" assigned a value but never read" {  } { { "Test2_Multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718270961010 "|DUT|Test2_Multiplier:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig10 Test2_Multiplier.vhd(24) " "Verilog HDL or VHDL warning at Test2_Multiplier.vhd(24): object \"sig10\" assigned a value but never read" {  } { { "Test2_Multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718270961010 "|DUT|Test2_Multiplier:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2X1 Test2_Multiplier:add_instance\|MUX_2X1:inst1 " "Elaborating entity \"MUX_2X1\" for hierarchy \"Test2_Multiplier:add_instance\|MUX_2X1:inst1\"" {  } { { "Test2_Multiplier.vhd" "inst1" { Text "C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718270961026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder_1 Test2_Multiplier:add_instance\|FourBitAdder_1:inst9 " "Elaborating entity \"FourBitAdder_1\" for hierarchy \"Test2_Multiplier:add_instance\|FourBitAdder_1:inst9\"" {  } { { "Test2_Multiplier.vhd" "inst9" { Text "C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718270961026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 Test2_Multiplier:add_instance\|FourBitAdder_1:inst9\|XOR_2:inst1 " "Elaborating entity \"XOR_2\" for hierarchy \"Test2_Multiplier:add_instance\|FourBitAdder_1:inst9\|XOR_2:inst1\"" {  } { { "../FourBitAdder/FourBitAdder_1.vhd" "inst1" { Text "C:/intelFPGA_lite/18.1/FourBitAdder/FourBitAdder_1.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718270961032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER Test2_Multiplier:add_instance\|FourBitAdder_1:inst9\|FULL_ADDER:inst5 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"Test2_Multiplier:add_instance\|FourBitAdder_1:inst9\|FULL_ADDER:inst5\"" {  } { { "../FourBitAdder/FourBitAdder_1.vhd" "inst5" { Text "C:/intelFPGA_lite/18.1/FourBitAdder/FourBitAdder_1.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718270961034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718270961231 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718270961231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718270961231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718270961231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718270961275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 14:59:21 2024 " "Processing ended: Thu Jun 13 14:59:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718270961275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718270961275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718270961275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718270961275 ""}
