{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605665028505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605665028506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 09:03:48 2020 " "Processing started: Wed Nov 18 09:03:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605665028506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605665028506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Lab4 -c Lab4 --generate_functional_sim_netlist " "Command: quartus_map Lab4 -c Lab4 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605665028506 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605665028951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGFile " "Found entity 1: REGFile" {  } { { "REGFile.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/REGFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/MUX2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshiftonebit.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshiftonebit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShiftOneBit " "Found entity 1: LeftShiftOneBit" {  } { { "LeftShiftOneBit.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/LeftShiftOneBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datablock.v 1 1 " "Found 1 design units, including 1 entities, in source file datablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATABLOCK " "Found entity 1: DATABLOCK" {  } { { "DATABLOCK.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_3bit " "Found entity 1: MUX2to1_3bit" {  } { { "MUX2to1_3bit.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/MUX2to1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665029073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665029073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATABLOCK " "Elaborating entity \"DATABLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605665029189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:PC " "Elaborating entity \"REG\" for hierarchy \"REG:PC\"" {  } { { "DATABLOCK.v" "PC" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 MUX2to1:PCSrc_Sel " "Elaborating entity \"MUX2to1\" for hierarchy \"MUX2to1:PCSrc_Sel\"" {  } { { "DATABLOCK.v" "PCSrc_Sel" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:Add_Two " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:Add_Two\"" {  } { { "DATABLOCK.v" "Add_Two" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:IMEM_Inst " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:IMEM_Inst\"" {  } { { "DATABLOCK.v" "IMEM_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029246 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 IMEM.v(6) " "Net \"rom.data_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605665029251 "|DATABLOCK|IMEM:IMEM_Inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 IMEM.v(6) " "Net \"rom.waddr_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605665029251 "|DATABLOCK|IMEM:IMEM_Inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 IMEM.v(6) " "Net \"rom.we_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605665029252 "|DATABLOCK|IMEM:IMEM_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_3bit MUX2to1_3bit:RegSrc_Sel " "Elaborating entity \"MUX2to1_3bit\" for hierarchy \"MUX2to1_3bit:RegSrc_Sel\"" {  } { { "DATABLOCK.v" "RegSrc_Sel" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFile REGFile:REGFile_Inst " "Elaborating entity \"REGFile\" for hierarchy \"REGFile:REGFile_Inst\"" {  } { { "DATABLOCK.v" "REGFile_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_Inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_Inst\"" {  } { { "DATABLOCK.v" "ALU_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:DMEM_Inst " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:DMEM_Inst\"" {  } { { "DATABLOCK.v" "DMEM_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtend_Inst " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtend_Inst\"" {  } { { "DATABLOCK.v" "SignExtend_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShiftOneBit LeftShiftOneBit:LSOB_Inst " "Elaborating entity \"LeftShiftOneBit\" for hierarchy \"LeftShiftOneBit:LSOB_Inst\"" {  } { { "DATABLOCK.v" "LSOB_Inst" { Text "C:/GitHub/Verilog-Assignments/Lab4/DATABLOCK.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029315 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IMEM:IMEM_Inst\|rom " "RAM logic \"IMEM:IMEM_Inst\|rom\" is uninferred due to inappropriate RAM size" {  } { { "IMEM.v" "rom" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1605665029406 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1605665029406 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~0\"" {  } { { "IMEM.v" "rom~0" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~1\"" {  } { { "IMEM.v" "rom~1" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~2\"" {  } { { "IMEM.v" "rom~2" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~3\"" {  } { { "IMEM.v" "rom~3" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~4\"" {  } { { "IMEM.v" "rom~4" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~5\"" {  } { { "IMEM.v" "rom~5" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~6\"" {  } { { "IMEM.v" "rom~6" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~7\"" {  } { { "IMEM.v" "rom~7" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "IMEM:IMEM_Inst\|rom~8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"IMEM:IMEM_Inst\|rom~8\"" {  } { { "IMEM.v" "rom~8" { Text "C:/GitHub/Verilog-Assignments/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029430 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1605665029430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_0 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665029837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_0 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665029850 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665029850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "C:/GitHub/Verilog-Assignments/Lab4/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605665030199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605665030199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_1 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665030222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_1 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030222 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665030222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_2 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665030240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_2 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030240 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665030240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_3 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665030253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_3 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030253 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665030253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_4 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665030266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_4 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030266 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665030266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_5 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665030278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_5 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030278 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665030278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_6 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665030291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_6 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030291 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665030291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_7 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665030304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_7 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665030304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_8 " "Elaborated megafunction instantiation \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605665030317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:IMEM_Inst\|lpm_mux:rom_rtl_8 " "Instantiated megafunction \"IMEM:IMEM_Inst\|lpm_mux:rom_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605665030317 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605665030317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605665030445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 09:03:50 2020 " "Processing ended: Wed Nov 18 09:03:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605665030445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605665030445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605665030445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605665030445 ""}
