Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 25297054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 25301954 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s1/sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 25349440 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 25364451 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 25651954 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 25734554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 25739454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 25997054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 26084554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 26166916 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 26511937 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 26511943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/TChk150_5485 at time 26511968 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 26754454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 27099554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 27104454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 27449554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 27454454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/TChk150_5485 at time 27546968 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 27799554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 27804454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 27891916 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/TChk153_5488 at time 27891921 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 27891937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 28066954 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 28149554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 28154454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 28236943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 28412054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 28499554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 29169454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 29271937 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 29514554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 29519454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 29616916 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 29864554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 29869454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 29961943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 30214554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 30219454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 30481954 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 30564554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 30569454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/TChk153_5488 at time 30651889 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/TChk150_5485 at time 30651921 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 30651937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 30827054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 30914554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 31341916 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 31584454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 31686943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 31686975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 31929554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 31934454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 32031937 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 32279554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 32284454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 32629554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 32634454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 32896954 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 32979554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 32984454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 33066916 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 33242054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 33329554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/TChk153_5488 at time 33411921 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 33411937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 33411943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/TChk153_5488 at time 33411968 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 33999454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 34344554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 34349454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/TChk153_5488 at time 34446968 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 34694554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 34699454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 34791916 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 34791937 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 34791985 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 34806903 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 35044554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 35049454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 35136943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 35311954 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 35394554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 35399454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 35496903 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 35657054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 35744554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 35826943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/TChk150_5485 at time 36171889 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/TChk150_5485 at time 36171889 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/TChk150_5485 at time 36171921 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 36171937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 36171943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 36186903 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 36414454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 36516943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 36531903 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 36759554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 36764454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 36861943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 36861975 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 37109554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 37114454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 37206943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 37221903 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 37459554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 37464454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/TChk153_5488 at time 37551889 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 37551937 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 37551943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/TChk150_5485 at time 37551996 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 37726954 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 37809554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 37814454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 37896943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 37911903 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 38072054 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 38159554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 38241943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 38256903 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk150_5485 at time 38586943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 38829454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/TChk150_5485 at time 38931889 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/TChk153_5488 at time 38931921 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 38931937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 38931943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk150_5485 at time 38946903 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 39174554 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 39179454 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/TChk153_5488 at time 39276889 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s2/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/TChk153_5488 at time 39276943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/control/s3/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/TChk153_5488 at time 39291903 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk150_6534 at time 39524554 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/acd_inst/adc/sync/sreg_dco_reg[0]/TChk153_6537 at time 39529454 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timi