Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 14CD9383C05
	for <lists+amd-gfx@lfdr.de>; Mon, 17 May 2021 20:15:32 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id D98D96E047;
	Mon, 17 May 2021 18:15:29 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM12-DM6-obe.outbound.protection.outlook.com
 (mail-dm6nam12on2073.outbound.protection.outlook.com [40.107.243.73])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 460516E047
 for <amd-gfx@lists.freedesktop.org>; Mon, 17 May 2021 18:15:28 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=YjB5F/MQkobMbuHrSSZGaFGZEkjGHTlmRY6jGIPOrGVBCfmPqaDyfql7XqB2NclRGHV4B1XTyKbVtPw9VSOeQqT/1JgfycfC8hHvXLVLzw/ydG/JRAEl1xsEKlKp2S9q/J9eYXIgTZw8cgqrChIA2L+fMdyqitiPPca9bcFyHCkNorAaP5iCe7CK/IIX/YUQFbJyynczf8gPWvKPMHWvenp3ImL0pe/tiRHcVIgOL+iS5PBJ2mRuP4tgUZIWS3veJw8j2MIcnbIjaooMP5uq/vleAKtfpjb++7kOCmAJrMAjp7x36syIXZFhfGeNLeo0ttUh81g8iCtW8uocXSQtAQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=952syEhvOlHKgptgOV1TN0IAYu0RYFxMFcwA78bhHII=;
 b=J1L0ZnWzMx5x8WVUdFNxfz9KK0hGtc+9jskI6BWnd8LOoKAJ2gWznqWLYM2VkkEYngaBYk5GiWUUuF5uv9I7h2oR4PA9YqN3ps2Wc5Os4VQgbZedGMwucoUK0zXnaQ9/NWOOvdGAVX0F4RnEeOjJywuX6k7rVjx74+0j18fFaJH7wFFXSdZlrh0WfGLEQH4VF1Hc4MThIW1a5tDQgZN2ZrmFmVr6X9OVLoDfllJAnimD0TmUJBJakZmO4d6HhC0P/JaKeCkQ79iAftpBbH0Q6lKIYe8lCv6ph7NyKQfifTmRn3D7WxwDzsFT8t0BfnEZNWD4L9yMIo8qTiXEY4c35w==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=952syEhvOlHKgptgOV1TN0IAYu0RYFxMFcwA78bhHII=;
 b=HqTfefYFaHcoYpH2ewYL4mNPVF/RuI3L5gRA9nz7ZqYJnTiCvSTWT4QBB411OY66I1vRQXsJ2MtAMWnIlV7pnswiiJNr8nvuUKC8Xes6JWdGAt1EkBIx8U8g2oSPVR7MZAz/fQZjKrV3juWvQAwRD2GkUK4rWK5ltQY9wIAKnG8=
Authentication-Results: lists.freedesktop.org; dkim=none (message not signed)
 header.d=none; lists.freedesktop.org;
 dmarc=none action=none header.from=amd.com;
Received: from DM5PR12MB1787.namprd12.prod.outlook.com (2603:10b6:3:113::12)
 by DM6PR12MB3323.namprd12.prod.outlook.com (2603:10b6:5:11f::19) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4129.25; Mon, 17 May
 2021 18:15:26 +0000
Received: from DM5PR12MB1787.namprd12.prod.outlook.com
 ([fe80::e516:6700:6c7:55fd]) by DM5PR12MB1787.namprd12.prod.outlook.com
 ([fe80::e516:6700:6c7:55fd%5]) with mapi id 15.20.4129.031; Mon, 17 May 2021
 18:15:26 +0000
Subject: Re: [PATCH v2 1/2] drm/amdgpu: enhance amdgpu_vcn_suspend
To: "Zhu, James" <James.Zhu@amd.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
References: <1621263428-8631-1-git-send-email-James.Zhu@amd.com>
 <1621266752-11959-1-git-send-email-James.Zhu@amd.com>
 <85106a30-90ee-6e04-65cd-90f8e290c3d2@amd.com>
 <15dbc004-f5d6-6722-d7bf-40ade20d2cee@amd.com>
 <3c6a0bf3-b4b4-0a93-573e-fd9ae02f16a8@amd.com>
 <8659d46e-58b6-d090-f95f-2ad9d4533f0e@amd.com>
 <184b0f99-fd6f-6180-50dc-ddb6072d006c@amd.com>
 <DM5PR12MB25173E8B288010950417C2E2E42D9@DM5PR12MB2517.namprd12.prod.outlook.com>
From: Leo Liu <leo.liu@amd.com>
Message-ID: <a09ac369-8d0c-5fc1-77c9-070498143861@amd.com>
Date: Mon, 17 May 2021 14:15:24 -0400
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101
 Thunderbird/78.8.1
In-Reply-To: <DM5PR12MB25173E8B288010950417C2E2E42D9@DM5PR12MB2517.namprd12.prod.outlook.com>
Content-Language: en-US
X-Originating-IP: [2607:9880:2088:19:f4f:23a9:7d8c:1040]
X-ClientProxiedBy: YTBPR01CA0019.CANPRD01.PROD.OUTLOOK.COM
 (2603:10b6:b01:14::32) To DM5PR12MB1787.namprd12.prod.outlook.com
 (2603:10b6:3:113::12)
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from [IPv6:2607:9880:2088:19:f4f:23a9:7d8c:1040]
 (2607:9880:2088:19:f4f:23a9:7d8c:1040) by
 YTBPR01CA0019.CANPRD01.PROD.OUTLOOK.COM (2603:10b6:b01:14::32) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.4108.30 via Frontend Transport; Mon, 17 May 2021 18:15:25 +0000
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: ea7ba7e8-c4f9-4804-634a-08d9195fbeac
X-MS-TrafficTypeDiagnostic: DM6PR12MB3323:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM6PR12MB33233950077073D7C3D5835EE52D9@DM6PR12MB3323.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:9508;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: j4tr0XeYWBnC9/pWusRkIH+0pQX5lcDw/JFLP0iOs29lo1t3NNK1+UK1Ghfb150FB+LXsmk0j3HNLkVONXzwToLsl3hNEVHXAfhGWDFRHdYbZccBbadtkxA5kL+q8V8Tw2m04xPu1M7whwwA4w/9uHLgn6IISdDUPiXIAk+2ALQyaGhhzPu3milSDMJd6H0BbxImkEaIOYjdJZ35/NmYpFys93tBFnpE1hk7py+plJNOr54uxk76qtxZF+mdgRW78YcRZAIabbE5UQ+KOCr9kXQMrsv3zD7nrxlkHJdd+A9weE4tMFVLWIpjkx2wHt7Jbh09bIy1Ccqlkt2uDKdIQPdfQe4OvYvUqc3D+R6ievgR4z/BZnA6rTwC2egFBKmNIy390DJMvVWs48BzlMYlRj858TAsTki3NY67vxmPjRWTZYcXnRXbd2xzwbrYr8cplTKiuKNCjtR/TPIH0ygEXVaGUao+4bYNLFt+IY6yc+k0tVBSWMXaIOIfAfVcZ+geTHKlQpIL2Fb+9mg/3M2sIvqbpnUn11MO+GU65dKmBpEf7tlaJatAz9oPzRqt1435qQUe4/bNhAUbKffAeifboMpwEneCkU/XaKY4GS5pKVwEb57jlE+RSuEdW/b98Nim4lMLfyQgfTUZX/SGXf30RgkNtrGdr7b3O1LoQEo0SSWuWxKzWx5EbGW+XDIPab/e
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM5PR12MB1787.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(4636009)(396003)(366004)(376002)(346002)(136003)(39860400002)(53546011)(31696002)(86362001)(2906002)(66946007)(66476007)(8936002)(478600001)(44832011)(31686004)(66556008)(2616005)(19627405001)(8676002)(5660300002)(33964004)(316002)(36756003)(110136005)(186003)(16526019)(38100700002)(6486002)(52116002)(83380400001)(43740500002)(45980500001);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData: =?utf-8?B?Sm9TSEtqeXNUMHJLQ3c0U2pMcDdjYmZJOHRvNEZQc3RPV3Z2RXBYOVBnczdD?=
 =?utf-8?B?VjAyYUNBREo5akRBQnBrYTNqdkU2V0NHbGVVYzdmMUxTdWpVYmFMSmh1and0?=
 =?utf-8?B?cXpZcFlhaWdRVVNac0Vad2xFK05ieEtPajVBU3JVMEdQQ25FbXBVLzJsdUp2?=
 =?utf-8?B?ek45Y2hUVmxjcFBNMXZ3MmtUaklBb3oyVmdyQ29aY2dMc3VPOS9zK1M1YVJG?=
 =?utf-8?B?ZG9yV3dNVXN2WVdpKzJteEZvT0JORWFSZm5xb3BzeDl3SDc5cHc3eklBMURP?=
 =?utf-8?B?aDZ0UEh0Q0Nwa04yaWxQRUxBMnhCV0c3cHUwYkxoUjFOajBIa081NlliWDlo?=
 =?utf-8?B?VndzeGNVaW40Y0w1VzlPb1pHSXYxSFhPSTZibXhKZDZEVGhqcDZXa1UxZVdx?=
 =?utf-8?B?OW1MRUhUd09jMjY3N29mWEhVRGhNUUpCWG0rMGQ4WHF1M2owVE5iZkpqR240?=
 =?utf-8?B?YktJYk1kMEUwaWEvZmJQaStpQk11eFFvNElFNTZhQ2hTb0RoVEd0VEU4d1dy?=
 =?utf-8?B?K01UM1VKWjRoQUoxd2Z2SjhYUTRTeVhKSnRxSGRhMDF3aDBVNHhGMExRUCtn?=
 =?utf-8?B?d1RNNC84dDVHK1JPM1Jsc3phR2kweURqR2oyaVNmMFdieWl6d1hmK0sxWlNZ?=
 =?utf-8?B?UjFEanlERWswcFlhVHRUaXNOYUR2WlZVRk9PY3JlQVdQMG9HcXVFTWg2UDlq?=
 =?utf-8?B?U3V5ZUhuSm9jVlF2a1owazZhREUrUTBqcHlqRmVLVkhZbVlITmh4bmxvZmNJ?=
 =?utf-8?B?cFhuQ2d3WGNiWHE2SzB4NTN0WFpyVE9HMm9OY3RVbzdNYVVva0lNTi90cmg4?=
 =?utf-8?B?Qno1WUwzRVN4L1RCMXY1NnNaREJKU1RsMFA2dk9LWEROWndFWkZBYTBsTms5?=
 =?utf-8?B?c3hNWmd0Ni9SeXVUdnNCNXJ6M2ZQOUpJQjdqU2tiL1U3Tzh1MmdGTkxubVFp?=
 =?utf-8?B?UTAyNE5RWXdjdWF5NmY3WjVpK2w0MXgxQ1dkb0hRMjRzaHNjYThQK3A3UnJj?=
 =?utf-8?B?b1diUWFhNzJSNXJuZEN6c3RhQjRmeHlVWjNqNXlyU3BtN2p5enVrMUhyYmRp?=
 =?utf-8?B?by9POGZUTFJzRGlZU1ZGZm5FRm9PNzFkb21nSnVLZkhFYzRrK3pVNUh1dzl4?=
 =?utf-8?B?TVhmMFpOYmthemhES2xidjJxMVQ0ZEJEelY4OGFSTkI1c1NKUjJNVW9taDZp?=
 =?utf-8?B?OUFZT3dqdldEc2VpUWJoN3hKMmJPYU00R20yU0t3V2hvTW5Wa0VhL3lpNk92?=
 =?utf-8?B?eG9jYTEvRnRKaHhaREQ2WlNBMitzVUQ0Mnh0TTBUZDFoVzFoekMyRlMvZ1VK?=
 =?utf-8?B?NGwramZXcndwZkMzZWpaakRzZ3hXUGMwS1VhWHQrRC8rNFBybjlDYjFzZGRK?=
 =?utf-8?B?OVE4cW5xM1pQeFhTUHpKNXNJRE4zWmJIMDRCdHB2ajhGSnB4a0NDMFV3UDZ6?=
 =?utf-8?B?dm9XOHpIcGhWdEtRY0dWNnp1b0JxUkphMFg1WC9UMFh4SnovQ2hOUFo5dzAv?=
 =?utf-8?B?V3RlMVdhUUswNVI3N0VNMzVQT1ZVQnJIWWFINFRKRmxKNmFSbE52YnRVTzhR?=
 =?utf-8?B?ZmxHZ0NtOWUwOERXaVM3VUk4L2RmTHNhSnhVbjhicEdCbzRBMzJtOW1kY1RN?=
 =?utf-8?B?cnBjVVZmckNlbml2WVlXR0VoNGVHZFE5cERXUy9BRit0TWRSR2VvdUJVcWVv?=
 =?utf-8?B?VDhydEhtYVgxdGFKMEUxaC90bHN0V3ViMG1NeWZ2S3p3QzhPOGhCK0kvTk0y?=
 =?utf-8?B?eDJ5d0RZNjFjRjU3WlduU3NENDRyWlhPNEt5UjhOZEZrVlJFcmF5Wnp2eGp5?=
 =?utf-8?B?aHBTZ0tjL0FxeE5sVzNQME12SHJvbUJuVFczL3lBc3VZNzd6TW9BLzJJdGw4?=
 =?utf-8?Q?uWpTOB8cid6b8?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ea7ba7e8-c4f9-4804-634a-08d9195fbeac
X-MS-Exchange-CrossTenant-AuthSource: DM5PR12MB1787.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 May 2021 18:15:26.2371 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 7IMDB1GwYY0/VMzPNKsV2eSd9l/2fI6ZxfRGDCD9zDAFxOS0cgTjXFwsvJYg2CQi
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3323
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Content-Type: multipart/mixed; boundary="===============0460987111=="
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

--===============0460987111==
Content-Type: multipart/alternative;
 boundary="------------2735B8E0BF5B9F22B439FE33"
Content-Language: en-US

--------------2735B8E0BF5B9F22B439FE33
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit

The saved data are from the engine cache, it's the runtime of engine 
before suspend, it might be different after you have the engine powered off.


Regards,

Leo



On 2021-05-17 2:11 p.m., Zhu, James wrote:
>
> [AMD Official Use Only - Internal Distribution Only]
>
>
> save_bo needn't ungate vcn,  it just keeps data in memory.
>
> Thanks & Best Regards!
>
>
> James Zhu
>
> ------------------------------------------------------------------------
> *From:* Liu, Leo <Leo.Liu@amd.com>
> *Sent:* Monday, May 17, 2021 2:07 PM
> *To:* Zhu, James <James.Zhu@amd.com>; Zhu, James <James.Zhu@amd.com>; 
> amd-gfx@lists.freedesktop.org <amd-gfx@lists.freedesktop.org>
> *Subject:* Re: [PATCH v2 1/2] drm/amdgpu: enhance amdgpu_vcn_suspend
>
> Definitely, we need to move cancel_delayed_work_sync moved to before 
> power gate.
>
> Should "save_bo" be step 4 before power gate ?
>
> Regards,
>
> Leo
>
>
> On 2021-05-17 1:59 p.m., James Zhu wrote:
>>
>> Then we forgot the proposal I provided before.
>>
>> I think the below seq may fixed the race condition issue that we are 
>> facing.
>>
>> 1. stop scheduling new jobs
>>
>>     for (i = 0; i < adev->vcn.num_vcn_inst; ++i) {
>>         if (adev->vcn.harvest_config & (1 << i))
>>             continue;
>>
>>         ring = &adev->vcn.inst[i].ring_dec;
>>         ring->sched.ready = false;
>>
>>         for (j = 0; j < adev->vcn.num_enc_rings; ++j) {
>>             ring = &adev->vcn.inst[i].ring_enc[j];
>>             ring->sched.ready = false;
>>         }
>>     }
>>
>> 2. cancel_delayed_work_sync(&adev->vcn.idle_work);
>>
>> 3. SOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_POWER_STATUS, 1,
>>          UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);
>>
>> 4. amdgpu_device_ip_set_powergating_state(adev, 
>> AMD_IP_BLOCK_TYPE_VCN,   AMD_PG_STATE_GATE);
>>
>> 5.  saved_bo
>>
>> Best Regards!
>>
>> James
>>
>> On 2021-05-17 1:43 p.m., Leo Liu wrote:
>>>
>>> On 2021-05-17 12:54 p.m., James Zhu wrote:
>>>> I am wondering if there are still some jobs kept in the queue, it 
>>>> is lucky to check
>>>
>>> Yes it's possible, in this case delayed handler is set, so 
>>> cancelling once is enough.
>>>
>>>
>>>>
>>>> UVD_POWER_STATUS done, but after, fw start a new job that list in 
>>>> the queue.
>>>>
>>>> To handle this situation perfectly, we need add mechanism to 
>>>> suspend fw first.
>>>
>>> I think that should be handled by the sequence from 
>>> vcn_v3_0_stop_dpg_mode().
>>>
>>>
>>>>
>>>> Another case, if it is unlucky, that  vcn fw hung at that time, 
>>>> UVD_POWER_STATUS
>>>>
>>>> always keeps busy.   then it needs force powering gate the vcn hw 
>>>> after certain time waiting.
>>>
>>> Yep, we still need to gate VCN power after certain timeout.
>>>
>>>
>>> Regards,
>>>
>>> Leo
>>>
>>>
>>>
>>>>
>>>> Best Regards!
>>>>
>>>> James
>>>>
>>>> On 2021-05-17 12:34 p.m., Leo Liu wrote:
>>>>>
>>>>> On 2021-05-17 11:52 a.m., James Zhu wrote:
>>>>>> During vcn suspends, stop ring continue to receive new requests,
>>>>>> and try to wait for all vcn jobs to finish gracefully.
>>>>>>
>>>>>> v2: Forced powering gate vcn hardware after few wainting retry.
>>>>>>
>>>>>> Signed-off-by: James Zhu <James.Zhu@amd.com> 
>>>>>> <mailto:James.Zhu@amd.com>
>>>>>> ---
>>>>>>   drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c | 22 
>>>>>> +++++++++++++++++++++-
>>>>>>   1 file changed, 21 insertions(+), 1 deletion(-)
>>>>>>
>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c 
>>>>>> b/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
>>>>>> index 2016459..9f3a6e7 100644
>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
>>>>>> @@ -275,9 +275,29 @@ int amdgpu_vcn_suspend(struct amdgpu_device 
>>>>>> *adev)
>>>>>>   {
>>>>>>       unsigned size;
>>>>>>       void *ptr;
>>>>>> +    int retry_max = 6;
>>>>>>       int i;
>>>>>>   - cancel_delayed_work_sync(&adev->vcn.idle_work);
>>>>>> +    for (i = 0; i < adev->vcn.num_vcn_inst; ++i) {
>>>>>> +        if (adev->vcn.harvest_config & (1 << i))
>>>>>> +            continue;
>>>>>> +        ring = &adev->vcn.inst[i].ring_dec;
>>>>>> +        ring->sched.ready = false;
>>>>>> +
>>>>>> +        for (j = 0; j < adev->vcn.num_enc_rings; ++j) {
>>>>>> +            ring = &adev->vcn.inst[i].ring_enc[j];
>>>>>> +            ring->sched.ready = false;
>>>>>> +        }
>>>>>> +    }
>>>>>> +
>>>>>> +    while (retry_max-- && 
>>>>>> cancel_delayed_work_sync(&adev->vcn.idle_work))
>>>>>> +        mdelay(5);
>>>>>
>>>>> I think it's possible to have one pending job unprocessed with VCN 
>>>>> when suspend sequence getting here, but it shouldn't be more than 
>>>>> one, cancel_delayed_work_sync probably return false after the 
>>>>> first time, so calling cancel_delayed_work_sync once should be 
>>>>> enough here. we probably need to wait longer from:
>>>>>
>>>>> SOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_POWER_STATUS, 1,
>>>>>         UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);
>>>>>
>>>>> to make sure the unprocessed job get done.
>>>>>
>>>>>
>>>>> Regards,
>>>>>
>>>>> Leo
>>>>>
>>>>>
>>>>>> +    if (!retry_max && !amdgpu_sriov_vf(adev)) {
>>>>>> +        if (RREG32_SOC15(VCN, i, mmUVD_STATUS)) {
>>>>>> +            dev_warn(adev->dev, "Forced powering gate vcn 
>>>>>> hardware!");
>>>>>> +            vcn_v3_0_set_powergating_state(adev, 
>>>>>> AMD_PG_STATE_GATE);
>>>>>> +        }
>>>>>> +    }
>>>>>>         for (i = 0; i < adev->vcn.num_vcn_inst; ++i) {
>>>>>>           if (adev->vcn.harvest_config & (1 << i))

--------------2735B8E0BF5B9F22B439FE33
Content-Type: text/html; charset=utf-8
Content-Transfer-Encoding: 8bit

<html><head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  </head>
  <body>
    <p>The saved data are from the engine cache, it's the runtime of
      engine before suspend, it might be different after you have the
      engine powered off.</p>
    <p><br>
    </p>
    <p>Regards,</p>
    <p>Leo</p>
    <p><br>
    </p>
    <p><br>
    </p>
    <div class="moz-cite-prefix">On 2021-05-17 2:11 p.m., Zhu, James
      wrote:<br>
    </div>
    <blockquote type="cite" cite="mid:DM5PR12MB25173E8B288010950417C2E2E42D9@DM5PR12MB2517.namprd12.prod.outlook.com">
      
      <style type="text/css" style="display:none;">P {margin-top:0;margin-bottom:0;}</style>
      <p style="font-family:Arial;font-size:11pt;color:#0078D7;margin:5pt;" align="Left">
        [AMD Official Use Only - Internal Distribution Only]<br>
      </p>
      <br>
      <div>
        <div style="font-family: Calibri, Arial, Helvetica, sans-serif;
          font-size: 12pt; color: rgb(0, 0, 0);">
          save_bo needn't ungate vcn,&nbsp; it just keeps data in memory.<br>
        </div>
        <div>
          <div style="font-family: Calibri, Arial, Helvetica,
            sans-serif; font-size: 12pt; color: rgb(0, 0, 0);">
            <br>
          </div>
          <div id="Signature">
            <div>
              <div id="divtagdefaultwrapper" dir="ltr" style="font-size:12pt; color:#000000;
                font-family:Calibri,Arial,Helvetica,sans-serif">
                <p style="margin-top: 0px; margin-bottom: 0px;">Thanks
                  &amp; Best Regards!</p>
                <p style="margin-top: 0px; margin-bottom: 0px;"><br>
                </p>
                <p style="margin-top: 0px; margin-bottom: 0px;">James
                  Zhu<br>
                </p>
              </div>
            </div>
          </div>
        </div>
        <hr style="display:inline-block;width:98%" tabindex="-1">
        <div id="divRplyFwdMsg" dir="ltr"><font style="font-size:11pt" face="Calibri, sans-serif" color="#000000"><b>From:</b> Liu,
            Leo <a class="moz-txt-link-rfc2396E" href="mailto:Leo.Liu@amd.com">&lt;Leo.Liu@amd.com&gt;</a><br>
            <b>Sent:</b> Monday, May 17, 2021 2:07 PM<br>
            <b>To:</b> Zhu, James <a class="moz-txt-link-rfc2396E" href="mailto:James.Zhu@amd.com">&lt;James.Zhu@amd.com&gt;</a>; Zhu, James
            <a class="moz-txt-link-rfc2396E" href="mailto:James.Zhu@amd.com">&lt;James.Zhu@amd.com&gt;</a>; <a class="moz-txt-link-abbreviated" href="mailto:amd-gfx@lists.freedesktop.org">amd-gfx@lists.freedesktop.org</a>
            <a class="moz-txt-link-rfc2396E" href="mailto:amd-gfx@lists.freedesktop.org">&lt;amd-gfx@lists.freedesktop.org&gt;</a><br>
            <b>Subject:</b> Re: [PATCH v2 1/2] drm/amdgpu: enhance
            amdgpu_vcn_suspend</font>
          <div>&nbsp;</div>
        </div>
        <div>
          <p>Definitely, we need to move cancel_delayed_work_sync moved
            to before power gate.<br>
          </p>
          <p>Should &quot;save_bo&quot; be step 4 before power gate ?<br>
          </p>
          <p>Regards,<br>
          </p>
          <p>Leo</p>
          <p><br>
          </p>
          <div class="x_moz-cite-prefix">On 2021-05-17 1:59 p.m., James
            Zhu wrote:<br>
          </div>
          <blockquote type="cite">
            <p>Then we forgot the proposal I provided before.</p>
            <p>I think the below seq may fixed the race condition issue
              that we are facing.<br>
            </p>
            <p>1. stop scheduling new jobs <br>
            </p>
            <p>&nbsp;&nbsp;&nbsp; for (i = 0; i &lt; adev-&gt;vcn.num_vcn_inst; ++i) {<br>
              &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; if (adev-&gt;vcn.harvest_config &amp; (1 &lt;&lt;
              i))<br>
              &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; continue;<br>
              <br>
              &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; ring = &amp;adev-&gt;vcn.inst[i].ring_dec;<br>
              &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; ring-&gt;sched.ready = false;<br>
              <br>
              &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; for (j = 0; j &lt; adev-&gt;vcn.num_enc_rings;
              ++j) {<br>
              &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; ring = &amp;adev-&gt;vcn.inst[i].ring_enc[j];<br>
              &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; ring-&gt;sched.ready = false;<br>
              &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; }<br>
              &nbsp;&nbsp;&nbsp; }</p>
            <p>2.&nbsp;&nbsp;&nbsp;
              cancel_delayed_work_sync(&amp;adev-&gt;vcn.idle_work);</p>
            <p>3.&nbsp; &nbsp; <font size="2"><span style="font-size:11pt">SOC15_WAIT_ON_RREG(VCN,
                  inst_idx, mmUVD_POWER_STATUS, 1,<br>
                  &nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);</span></font></p>
            <p><font size="2"><span style="font-size:11pt">4.&nbsp;&nbsp;&nbsp; </span></font>amdgpu_device_ip_set_powergating_state(adev,
              AMD_IP_BLOCK_TYPE_VCN,&nbsp;&nbsp; AMD_PG_STATE_GATE);</p>
            <p>5.&nbsp; saved_bo</p>
            <p>Best Regards!</p>
            <p>James<br>
            </p>
            <div class="x_moz-cite-prefix">On 2021-05-17 1:43 p.m., Leo
              Liu wrote:<br>
            </div>
            <blockquote type="cite"><br>
              On 2021-05-17 12:54 p.m., James Zhu wrote: <br>
              <blockquote type="cite">I am wondering if there are still
                some jobs kept in the queue, it is lucky to check
                <br>
              </blockquote>
              <br>
              Yes it's possible, in this case delayed handler is set, so
              cancelling once is enough.
              <br>
              <br>
              <br>
              <blockquote type="cite"><br>
                UVD_POWER_STATUS done, but after, fw start a new job
                that list in the queue. <br>
                <br>
                To handle this situation perfectly, we need add
                mechanism to suspend fw first. <br>
              </blockquote>
              <br>
              I think that should be handled by the sequence from
              vcn_v3_0_stop_dpg_mode(). <br>
              <br>
              <br>
              <blockquote type="cite"><br>
                Another case, if it is unlucky, that&nbsp; vcn fw hung at
                that time, UVD_POWER_STATUS <br>
                <br>
                always keeps busy.&nbsp;&nbsp; then it needs force powering gate
                the vcn hw after certain time waiting.
                <br>
              </blockquote>
              <br>
              Yep, we still need to gate VCN power after certain
              timeout. <br>
              <br>
              <br>
              Regards, <br>
              <br>
              Leo <br>
              <br>
              <br>
              <br>
              <blockquote type="cite"><br>
                Best Regards! <br>
                <br>
                James <br>
                <br>
                On 2021-05-17 12:34 p.m., Leo Liu wrote: <br>
                <blockquote type="cite"><br>
                  On 2021-05-17 11:52 a.m., James Zhu wrote: <br>
                  <blockquote type="cite">During vcn suspends, stop ring
                    continue to receive new requests,
                    <br>
                    and try to wait for all vcn jobs to finish
                    gracefully. <br>
                    <br>
                    v2: Forced powering gate vcn hardware after few
                    wainting retry. <br>
                    <br>
                    Signed-off-by: James Zhu <a class="x_moz-txt-link-rfc2396E" href="mailto:James.Zhu@amd.com" moz-do-not-send="true">
                      &lt;James.Zhu@amd.com&gt;</a> <br>
                    --- <br>
                    &nbsp; drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c | 22
                    +++++++++++++++++++++- <br>
                    &nbsp; 1 file changed, 21 insertions(+), 1 deletion(-) <br>
                    <br>
                    diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
                    b/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
                    <br>
                    index 2016459..9f3a6e7 100644 <br>
                    --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c <br>
                    +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c <br>
                    @@ -275,9 +275,29 @@ int amdgpu_vcn_suspend(struct
                    amdgpu_device *adev) <br>
                    &nbsp; { <br>
                    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; unsigned size; <br>
                    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; void *ptr; <br>
                    +&nbsp;&nbsp;&nbsp; int retry_max = 6; <br>
                    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; int i; <br>
                    &nbsp; -&nbsp;&nbsp;&nbsp;
                    cancel_delayed_work_sync(&amp;adev-&gt;vcn.idle_work);
                    <br>
                    +&nbsp;&nbsp;&nbsp; for (i = 0; i &lt; adev-&gt;vcn.num_vcn_inst;
                    ++i) { <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if (adev-&gt;vcn.harvest_config &amp; (1
                    &lt;&lt; i)) <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; continue; <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ring = &amp;adev-&gt;vcn.inst[i].ring_dec;
                    <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ring-&gt;sched.ready = false; <br>
                    + <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; for (j = 0; j &lt;
                    adev-&gt;vcn.num_enc_rings; ++j) { <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ring =
                    &amp;adev-&gt;vcn.inst[i].ring_enc[j]; <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ring-&gt;sched.ready = false; <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; } <br>
                    +&nbsp;&nbsp;&nbsp; } <br>
                    + <br>
                    +&nbsp;&nbsp;&nbsp; while (retry_max-- &amp;&amp;
                    cancel_delayed_work_sync(&amp;adev-&gt;vcn.idle_work))
                    <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; mdelay(5); <br>
                  </blockquote>
                  <br>
                  I think it's possible to have one pending job
                  unprocessed with VCN when suspend sequence getting
                  here, but it shouldn't be more than one,
                  cancel_delayed_work_sync probably return false after
                  the first time, so calling cancel_delayed_work_sync
                  once should be enough here. we probably need to wait
                  longer from: <br>
                  <br>
                  SOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_POWER_STATUS,
                  1, <br>
                  &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; UVD_POWER_STATUS__UVD_POWER_STATUS_MASK); <br>
                  <br>
                  to make sure the unprocessed job get done. <br>
                  <br>
                  <br>
                  Regards, <br>
                  <br>
                  Leo <br>
                  <br>
                  <br>
                  <blockquote type="cite">+&nbsp;&nbsp;&nbsp; if (!retry_max &amp;&amp;
                    !amdgpu_sriov_vf(adev)) { <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if (RREG32_SOC15(VCN, i, mmUVD_STATUS)) { <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; dev_warn(adev-&gt;dev, &quot;Forced powering
                    gate vcn hardware!&quot;); <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; vcn_v3_0_set_powergating_state(adev,
                    AMD_PG_STATE_GATE); <br>
                    +&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; } <br>
                    +&nbsp;&nbsp;&nbsp; } <br>
                    &nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; for (i = 0; i &lt;
                    adev-&gt;vcn.num_vcn_inst; ++i) { <br>
                    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if (adev-&gt;vcn.harvest_config &amp; (1
                    &lt;&lt; i)) <br>
                  </blockquote>
                </blockquote>
              </blockquote>
            </blockquote>
          </blockquote>
        </div>
      </div>
    </blockquote>
  </body>
</html>

--------------2735B8E0BF5B9F22B439FE33--

--===============0460987111==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

--===============0460987111==--
