module pc (

    input logic clk,
    input logic rst,

    input logic stall,

    input logic [31:0] next_pc,

    output logic [31:0] pc_out

);

always_ff @(posedge clk) begin

    if (rst)

        pc_out <= 32'd0;

    else if (!stall)

        pc_out <= next_pc;

end

endmodule