{"Source Block": ["oh/axi/hdl/emaxi.v@474:527@HdlStmProcess", "\t  rr_access_fifo   <= fifo_rd_en;\n\t  rr_access        <= rr_access_fifo;\t  \n       end\n\n   //Alignment Mux (one cycle)\n   always @ (posedge m_axi_aclk)    \n     begin\t  \n\tm_axi_rdata_fifo[63:0] <= m_axi_rdata[63:0];      \t  \n\trr_datamode[1:0] <= rr_datamode_fifo[1:0];\n\trr_ctrlmode[3:0] <= rr_ctrlmode_fifo[3:0];\n\trr_dstaddr[31:0] <= rr_dstaddr_fifo[31:0];\t  \n\t//all data needs to be right aligned\n\t//(this is due to the Epiphany right aligning all words)\n\tcase(rr_datamode_fifo[1:0])//datamode\n          2'd0:  // byte read\n            case(rr_alignaddr_fifo[2:0])\n\t      3'd0:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[7:0]};\n\t      3'd1:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[15:8]};\n\t      3'd2:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[23:16]};\n\t      3'd3:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[31:24]};\n\t      3'd4:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[39:32]};\n\t      3'd5:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[47:40]};\n\t      3'd6:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[55:48]};\n\t      3'd7:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[63:56]};\n\t      default:  rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[7:0]};\n            endcase\t    \n          2'd1:  // 16b hword\n            case(rr_alignaddr_fifo[2:1])\n\t      2'd0:    rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[15:0]};\n\t      2'd1:    rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[31:16]};\n\t      2'd2:    rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[47:32]};\n\t      2'd3:    rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[63:48]};\n\t      default: rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[15:0]};\n            endcase\n          2'd2:  // 32b word\n\t    begin\n               if(rr_alignaddr_fifo[2])\n\t\t rr_data[31:0] <= m_axi_rdata_fifo[63:32];\n               else\n\t\t rr_data[31:0] <= m_axi_rdata_fifo[31:0];\n\t    end\n          // 64b word already defined by defaults above\n          2'd3: \n\t    begin // 64b dword\n\t       rr_data[31:0]     <= m_axi_rdata_fifo[31:0];\n\t       rr_srcaddr[31:0]  <= m_axi_rdata_fifo[63:32];\n            end\n        endcase         \n     end // always @ (posedge m_axi_aclk1 )\n   \nendmodule // emaxi\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../emesh/hdl\" \"../../memory/hdl\" \"../../common/hdl\"  )\n// End:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[482, "\trr_datamode[1:0] <= rr_datamode_fifo[1:0];\n"], [483, "\trr_ctrlmode[3:0] <= rr_ctrlmode_fifo[3:0];\n"], [484, "\trr_dstaddr[31:0] <= rr_dstaddr_fifo[31:0];\t  \n"]], "Add": [[484, "\trr_datamode[1:0]       <= rr_datamode_fifo[1:0];\n"], [484, "\trr_ctrlmode[3:0]       <= rr_ctrlmode_fifo[3:0];\n"], [484, "\trr_dstaddr[31:0]       <= rr_dstaddr_fifo[31:0];\t  \n"]]}}