Analysis & Elaboration report for CPU
Thu Dec 29 02:48:09 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "CPU:cpunit|data_path:dp|condition:CONDL|decoder_3to8:dec"
  6. Port Connectivity Checks: "CPU:cpunit|data_path:dp|PC:PCL"
  7. Port Connectivity Checks: "CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32"
  8. Port Connectivity Checks: "CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0"
  9. Port Connectivity Checks: "CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0"
 10. Port Connectivity Checks: "CPU:cpunit|data_path:dp|register_file:RegFIleL|decoder_5to32:dec"
 11. Port Connectivity Checks: "CPU:cpunit|control_unit:cu|step_generator:st|counter_4bit_L:con"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Dec 29 02:48:09 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; src                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; src                ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpunit|data_path:dp|condition:CONDL|decoder_3to8:dec"                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; output[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpunit|data_path:dp|PC:PCL"                                                     ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; d_bus ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32"                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0" ;
+--------------+-------+----------+---------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                 ;
+--------------+-------+----------+---------------------------------------------------------+
; input[31..1] ; Input ; Info     ; Stuck at GND                                            ;
+--------------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0"                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpunit|data_path:dp|register_file:RegFIleL|decoder_5to32:dec" ;
+-------------+-------+----------+-------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                     ;
+-------------+-------+----------+-------------------------------------------------------------+
; input[4..1] ; Input ; Info     ; Stuck at GND                                                ;
+-------------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpunit|control_unit:cu|step_generator:st|counter_4bit_L:con" ;
+----------------+-------+----------+---------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                 ;
+----------------+-------+----------+---------------------------------------------------------+
; count_in[2..1] ; Input ; Info     ; Stuck at VCC                                            ;
; count_in[3]    ; Input ; Info     ; Stuck at GND                                            ;
; count_in[0]    ; Input ; Info     ; Stuck at GND                                            ;
+----------------+-------+----------+---------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 29 02:47:59 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file controlunitlogic.vhd
    Info (12022): Found design unit 1: Controlunitlogic-rtl File: C:/ITCE364 Quartus/P/Controlunitlogic.vhd Line: 87
    Info (12023): Found entity 1: Controlunitlogic File: C:/ITCE364 Quartus/P/Controlunitlogic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file control_step_decoder.vhd
    Info (12022): Found design unit 1: Control_Step_Decoder-rtl File: C:/ITCE364 Quartus/P/Control_Step_Decoder.vhd Line: 18
    Info (12023): Found entity 1: Control_Step_Decoder File: C:/ITCE364 Quartus/P/Control_Step_Decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter_4bit_l.vhd
    Info (12022): Found design unit 1: counter_4bit_L-rtl File: C:/ITCE364 Quartus/P/counter_4bit_L.vhd Line: 16
    Info (12023): Found entity 1: counter_4bit_L File: C:/ITCE364 Quartus/P/counter_4bit_L.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file d_flip_flop.vhd
    Info (12022): Found design unit 1: D_Flip_Flop-rtl File: C:/ITCE364 Quartus/P/D_Flip_Flop.vhd Line: 13
    Info (12023): Found entity 1: D_Flip_Flop File: C:/ITCE364 Quartus/P/D_Flip_Flop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file d_flip_flop_load.vhd
    Info (12022): Found design unit 1: D_Flip_Flop_Load-rtl File: C:/ITCE364 Quartus/P/D_Flip_Flop_Load.vhd Line: 15
    Info (12023): Found entity 1: D_Flip_Flop_Load File: C:/ITCE364 Quartus/P/D_Flip_Flop_Load.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file d_flip_flop_load_32.vhd
    Info (12022): Found design unit 1: D_Flip_Flop_load_32-rtl File: C:/ITCE364 Quartus/P/D_Flip_Flop_load_32.vhd Line: 14
    Info (12023): Found entity 1: D_Flip_Flop_load_32 File: C:/ITCE364 Quartus/P/D_Flip_Flop_load_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file jk_flip_flop.vhd
    Info (12022): Found design unit 1: JK_Flip_Flop-rtl File: C:/ITCE364 Quartus/P/JK_Flip_Flop.vhd Line: 14
    Info (12023): Found entity 1: JK_Flip_Flop File: C:/ITCE364 Quartus/P/JK_Flip_Flop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file op_code_decoder.vhd
    Info (12022): Found design unit 1: op_code_decoder-rtl File: C:/ITCE364 Quartus/P/op_code_decoder.vhd Line: 32
    Info (12023): Found entity 1: op_code_decoder File: C:/ITCE364 Quartus/P/op_code_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file step_generator.vhd
    Info (12022): Found design unit 1: step_generator-rtl File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 21
    Info (12023): Found entity 1: step_generator File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clocking_logic.vhd
    Info (12022): Found design unit 1: clocking_logic-rtl File: C:/ITCE364 Quartus/P/clocking_logic.vhd Line: 20
    Info (12023): Found entity 1: clocking_logic File: C:/ITCE364 Quartus/P/clocking_logic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-control_unit_arch File: C:/ITCE364 Quartus/P/control_unit.vhd Line: 57
    Info (12023): Found entity 1: control_unit File: C:/ITCE364 Quartus/P/control_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file half_adder.vhd
    Info (12022): Found design unit 1: half_adder-rtl File: C:/ITCE364 Quartus/P/half_adder.vhd Line: 13
    Info (12023): Found entity 1: half_adder File: C:/ITCE364 Quartus/P/half_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fulladder_struct.vhd
    Info (12022): Found design unit 1: fullAdder_struct-rtl File: C:/ITCE364 Quartus/P/fullAdder_struct.vhd Line: 14
    Info (12023): Found entity 1: fullAdder_struct File: C:/ITCE364 Quartus/P/fullAdder_struct.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder_32.vhd
    Info (12022): Found design unit 1: adder_32-rtl File: C:/ITCE364 Quartus/P/adder_32.vhd Line: 14
    Info (12023): Found entity 1: adder_32 File: C:/ITCE364 Quartus/P/adder_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_c.vhd
    Info (12022): Found design unit 1: Buffer_C-rtl File: C:/ITCE364 Quartus/P/Buffer_C.vhd Line: 12
    Info (12023): Found entity 1: Buffer_C File: C:/ITCE364 Quartus/P/Buffer_C.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_32.vhd
    Info (12022): Found design unit 1: Buffer_32-rtl File: C:/ITCE364 Quartus/P/Buffer_32.vhd Line: 12
    Info (12023): Found entity 1: Buffer_32 File: C:/ITCE364 Quartus/P/Buffer_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file r_shift.vhd
    Info (12022): Found design unit 1: R_shift-rtl File: C:/ITCE364 Quartus/P/R_shift.vhd Line: 13
    Info (12023): Found entity 1: R_shift File: C:/ITCE364 Quartus/P/R_shift.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file l_shift.vhd
    Info (12022): Found design unit 1: L_shift-rtl File: C:/ITCE364 Quartus/P/L_shift.vhd Line: 13
    Info (12023): Found entity 1: L_shift File: C:/ITCE364 Quartus/P/L_shift.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adderalu.vhd
    Info (12022): Found design unit 1: adderALU-rtl File: C:/ITCE364 Quartus/P/adderALU.vhd Line: 20
    Info (12023): Found entity 1: adderALU File: C:/ITCE364 Quartus/P/adderALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file logic_gate.vhd
    Info (12022): Found design unit 1: logic_gate-rtl File: C:/ITCE364 Quartus/P/logic_gate.vhd Line: 14
    Info (12023): Found entity 1: logic_gate File: C:/ITCE364 Quartus/P/logic_gate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file a_register.vhd
    Info (12022): Found design unit 1: A_register-rtl File: C:/ITCE364 Quartus/P/A_register.vhd Line: 15
    Info (12023): Found entity 1: A_register File: C:/ITCE364 Quartus/P/A_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file c_register.vhd
    Info (12022): Found design unit 1: C_register-rtl File: C:/ITCE364 Quartus/P/C_register.vhd Line: 16
    Info (12023): Found entity 1: C_register File: C:/ITCE364 Quartus/P/C_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-rtl File: C:/ITCE364 Quartus/P/alu.vhd Line: 16
    Info (12023): Found entity 1: alu File: C:/ITCE364 Quartus/P/alu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift_counter.vhd
    Info (12022): Found design unit 1: shift_counter-rtl File: C:/ITCE364 Quartus/P/shift_counter.vhd Line: 15
    Info (12023): Found entity 1: shift_counter File: C:/ITCE364 Quartus/P/shift_counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-rtl File: C:/ITCE364 Quartus/P/PC.vhd Line: 14
    Info (12023): Found entity 1: PC File: C:/ITCE364 Quartus/P/PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder_5to32.vhd
    Info (12022): Found design unit 1: decoder_5to32-rtl File: C:/ITCE364 Quartus/P/decoder_5to32.vhd Line: 11
    Info (12023): Found entity 1: decoder_5to32 File: C:/ITCE364 Quartus/P/decoder_5to32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder_3to8.vhd
    Info (12022): Found design unit 1: decoder_3to8-rtl File: C:/ITCE364 Quartus/P/decoder_3to8.vhd Line: 11
    Info (12023): Found entity 1: decoder_3to8 File: C:/ITCE364 Quartus/P/decoder_3to8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-rtl File: C:/ITCE364 Quartus/P/register_file.vhd Line: 21
    Info (12023): Found entity 1: register_file File: C:/ITCE364 Quartus/P/register_file.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file condition.vhd
    Info (12022): Found design unit 1: condition-rtl File: C:/ITCE364 Quartus/P/condition.vhd Line: 16
    Info (12023): Found entity 1: condition File: C:/ITCE364 Quartus/P/condition.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory_interface.vhd
    Info (12022): Found design unit 1: memory_interface-memory_interface_arch File: C:/ITCE364 Quartus/P/memory_interface.vhd Line: 19
    Info (12023): Found entity 1: memory_interface File: C:/ITCE364 Quartus/P/memory_interface.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-instruction_register_arch File: C:/ITCE364 Quartus/P/instruction_register.vhd Line: 20
    Info (12023): Found entity 1: instruction_register File: C:/ITCE364 Quartus/P/instruction_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data_path.vhd
    Info (12022): Found design unit 1: data_path-data_path_arch File: C:/ITCE364 Quartus/P/data_path.vhd Line: 40
    Info (12023): Found entity 1: data_path File: C:/ITCE364 Quartus/P/data_path.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-rtl File: C:/ITCE364 Quartus/P/CPU.vhd Line: 21
    Info (12023): Found entity 1: CPU File: C:/ITCE364 Quartus/P/CPU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-rtl File: C:/ITCE364 Quartus/P/memory.vhd Line: 21
    Info (12023): Found entity 1: memory File: C:/ITCE364 Quartus/P/memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src.vhd
    Info (12022): Found design unit 1: src-rtl File: C:/ITCE364 Quartus/P/src.vhd Line: 12
    Info (12023): Found entity 1: src File: C:/ITCE364 Quartus/P/src.vhd Line: 4
Info (12127): Elaborating entity "src" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpunit" File: C:/ITCE364 Quartus/P/src.vhd Line: 51
Info (12128): Elaborating entity "control_unit" for hierarchy "CPU:cpunit|control_unit:cu" File: C:/ITCE364 Quartus/P/CPU.vhd Line: 138
Info (12128): Elaborating entity "step_generator" for hierarchy "CPU:cpunit|control_unit:cu|step_generator:st" File: C:/ITCE364 Quartus/P/control_unit.vhd Line: 246
Warning (10631): VHDL Process Statement warning at step_generator.vhd(54): inferring latch(es) for signal or variable "sig_counter_in", which holds its previous value in one or more paths through the process File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 54
Info (10041): Inferred latch for "sig_counter_in[0]" at step_generator.vhd(54) File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 54
Info (10041): Inferred latch for "sig_counter_in[1]" at step_generator.vhd(54) File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 54
Info (10041): Inferred latch for "sig_counter_in[2]" at step_generator.vhd(54) File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 54
Info (10041): Inferred latch for "sig_counter_in[3]" at step_generator.vhd(54) File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 54
Info (12128): Elaborating entity "counter_4bit_L" for hierarchy "CPU:cpunit|control_unit:cu|step_generator:st|counter_4bit_L:con" File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 66
Info (12128): Elaborating entity "Control_Step_Decoder" for hierarchy "CPU:cpunit|control_unit:cu|step_generator:st|Control_Step_Decoder:dec" File: C:/ITCE364 Quartus/P/step_generator.vhd Line: 68
Info (12128): Elaborating entity "clocking_logic" for hierarchy "CPU:cpunit|control_unit:cu|clocking_logic:clock_logic" File: C:/ITCE364 Quartus/P/control_unit.vhd Line: 261
Info (12128): Elaborating entity "JK_Flip_Flop" for hierarchy "CPU:cpunit|control_unit:cu|clocking_logic:clock_logic|JK_Flip_Flop:jk0" File: C:/ITCE364 Quartus/P/clocking_logic.vhd Line: 54
Info (12128): Elaborating entity "D_Flip_Flop" for hierarchy "CPU:cpunit|control_unit:cu|clocking_logic:clock_logic|D_Flip_Flop:dff0" File: C:/ITCE364 Quartus/P/clocking_logic.vhd Line: 58
Info (12128): Elaborating entity "op_code_decoder" for hierarchy "CPU:cpunit|control_unit:cu|op_code_decoder:de" File: C:/ITCE364 Quartus/P/control_unit.vhd Line: 275
Info (12128): Elaborating entity "Controlunitlogic" for hierarchy "CPU:cpunit|control_unit:cu|Controlunitlogic:control" File: C:/ITCE364 Quartus/P/control_unit.vhd Line: 301
Info (12128): Elaborating entity "data_path" for hierarchy "CPU:cpunit|data_path:dp" File: C:/ITCE364 Quartus/P/CPU.vhd Line: 147
Info (12128): Elaborating entity "register_file" for hierarchy "CPU:cpunit|data_path:dp|register_file:RegFIleL" File: C:/ITCE364 Quartus/P/data_path.vhd Line: 146
Info (12128): Elaborating entity "decoder_5to32" for hierarchy "CPU:cpunit|data_path:dp|register_file:RegFIleL|decoder_5to32:dec" File: C:/ITCE364 Quartus/P/register_file.vhd Line: 79
Info (12128): Elaborating entity "D_Flip_Flop_load_32" for hierarchy "CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0" File: C:/ITCE364 Quartus/P/register_file.vhd Line: 91
Info (12128): Elaborating entity "D_Flip_Flop_Load" for hierarchy "CPU:cpunit|data_path:dp|register_file:RegFIleL|D_Flip_Flop_load_32:R0|D_Flip_Flop_Load:\c:0:dff32" File: C:/ITCE364 Quartus/P/D_Flip_Flop_load_32.vhd Line: 29
Info (12128): Elaborating entity "Buffer_32" for hierarchy "CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0" File: C:/ITCE364 Quartus/P/register_file.vhd Line: 141
Info (12128): Elaborating entity "Buffer_C" for hierarchy "CPU:cpunit|data_path:dp|register_file:RegFIleL|Buffer_32:buf0|Buffer_C:\c:0:buf32" File: C:/ITCE364 Quartus/P/Buffer_32.vhd Line: 24
Info (12128): Elaborating entity "alu" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL" File: C:/ITCE364 Quartus/P/data_path.vhd Line: 148
Info (12128): Elaborating entity "A_register" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|A_register:regA" File: C:/ITCE364 Quartus/P/alu.vhd Line: 116
Info (12128): Elaborating entity "C_register" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|C_register:regC" File: C:/ITCE364 Quartus/P/alu.vhd Line: 117
Info (12128): Elaborating entity "R_shift" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|R_shift:r_s" File: C:/ITCE364 Quartus/P/alu.vhd Line: 118
Info (12128): Elaborating entity "L_shift" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|L_shift:l_s" File: C:/ITCE364 Quartus/P/alu.vhd Line: 119
Info (12128): Elaborating entity "adderALU" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add" File: C:/ITCE364 Quartus/P/alu.vhd Line: 120
Info (12128): Elaborating entity "adder_32" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32" File: C:/ITCE364 Quartus/P/adderALU.vhd Line: 77
Info (12128): Elaborating entity "fullAdder_struct" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:0:full32" File: C:/ITCE364 Quartus/P/adder_32.vhd Line: 31
Info (12128): Elaborating entity "half_adder" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|adderALU:add|adder_32:add_32|fullAdder_struct:\Y:0:full32|half_adder:first_HA" File: C:/ITCE364 Quartus/P/fullAdder_struct.vhd Line: 29
Info (12128): Elaborating entity "logic_gate" for hierarchy "CPU:cpunit|data_path:dp|alu:ALUL|logic_gate:a_b_AndOR" File: C:/ITCE364 Quartus/P/alu.vhd Line: 122
Info (12128): Elaborating entity "PC" for hierarchy "CPU:cpunit|data_path:dp|PC:PCL" File: C:/ITCE364 Quartus/P/data_path.vhd Line: 150
Info (12128): Elaborating entity "condition" for hierarchy "CPU:cpunit|data_path:dp|condition:CONDL" File: C:/ITCE364 Quartus/P/data_path.vhd Line: 152
Info (12128): Elaborating entity "decoder_3to8" for hierarchy "CPU:cpunit|data_path:dp|condition:CONDL|decoder_3to8:dec" File: C:/ITCE364 Quartus/P/condition.vhd Line: 48
Info (12128): Elaborating entity "instruction_register" for hierarchy "CPU:cpunit|data_path:dp|instruction_register:IRL" File: C:/ITCE364 Quartus/P/data_path.vhd Line: 154
Info (12128): Elaborating entity "memory_interface" for hierarchy "CPU:cpunit|data_path:dp|memory_interface:MEML" File: C:/ITCE364 Quartus/P/data_path.vhd Line: 156
Info (12128): Elaborating entity "shift_counter" for hierarchy "CPU:cpunit|data_path:dp|shift_counter:shLable" File: C:/ITCE364 Quartus/P/data_path.vhd Line: 158
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem" File: C:/ITCE364 Quartus/P/src.vhd Line: 53
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Thu Dec 29 02:48:09 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


