{
	"finish__design__instance__count__class:antenna_cell": 20,
	"finish__design__instance__area__class:antenna_cell": 112.896,
	"finish__design__instance__count__class:buffer": 42,
	"finish__design__instance__area__class:buffer": 2438.55,
	"finish__design__instance__count__class:clock_buffer": 12,
	"finish__design__instance__area__class:clock_buffer": 1964.39,
	"finish__design__instance__count__class:timing_repair_buffer": 72,
	"finish__design__instance__area__class:timing_repair_buffer": 3759.44,
	"finish__design__instance__count__class:inverter": 24,
	"finish__design__instance__area__class:inverter": 609.638,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 304.819,
	"finish__design__instance__count__class:sequential_cell": 292,
	"finish__design__instance__area__class:sequential_cell": 25198.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 554,
	"finish__design__instance__area__class:multi_input_combinational_cell": 27986.9,
	"finish__design__instance__count": 1021,
	"finish__design__instance__area": 62375,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.95852,
	"finish__clock__skew__setup": 0.0342953,
	"finish__clock__skew__hold": 0.0342953,
	"finish__timing__drv__max_slew_limit": 0.732223,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.976449,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 1,
	"finish__power__internal__total": 0.148325,
	"finish__power__switching__total": 0.0652227,
	"finish__power__leakage__total": 5.39598e-06,
	"finish__power__total": 0.213553,
	"finish__design__io": 56,
	"finish__design__die__area": 9.89713e+06,
	"finish__design__core__area": 9.87141e+06,
	"finish__design__instance__count": 11954,
	"finish__design__instance__area": 124090,
	"finish__design__instance__count__stdcell": 11954,
	"finish__design__instance__area__stdcell": 124090,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0125706,
	"finish__design__instance__utilization__stdcell": 0.0125706,
	"finish__design__rows": 623,
	"finish__design__rows:GF018hv5v_green_sc9": 623,
	"finish__design__sites": 3497522,
	"finish__design__sites:GF018hv5v_green_sc9": 3497522,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}